
RUthless_ECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003668  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000096c  20070000  00083668  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00001834  2007096c  00083fd4  0002096c  2**2
                  ALLOC
  3 .stack        00002000  200721a0  00085808  0002096c  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  0002096c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020995  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001edab  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000353c  00000000  00000000  0003f799  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005f4b  00000000  00000000  00042cd5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000c30  00000000  00000000  00048c20  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b38  00000000  00000000  00049850  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001d58e  00000000  00000000  0004a388  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00017556  00000000  00000000  00067916  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00065e45  00000000  00000000  0007ee6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001d10  00000000  00000000  000e4cb4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	200741a0 	.word	0x200741a0
   80004:	00080a19 	.word	0x00080a19
   80008:	00080a15 	.word	0x00080a15
   8000c:	00080a15 	.word	0x00080a15
   80010:	00080a15 	.word	0x00080a15
   80014:	00080a15 	.word	0x00080a15
   80018:	00080a15 	.word	0x00080a15
	...
   8002c:	00080a15 	.word	0x00080a15
   80030:	00080a15 	.word	0x00080a15
   80034:	00000000 	.word	0x00000000
   80038:	00080a15 	.word	0x00080a15
   8003c:	00080a15 	.word	0x00080a15
   80040:	00080a15 	.word	0x00080a15
   80044:	00080a15 	.word	0x00080a15
   80048:	00080a15 	.word	0x00080a15
   8004c:	00080a15 	.word	0x00080a15
   80050:	00080a15 	.word	0x00080a15
   80054:	00080a15 	.word	0x00080a15
   80058:	00080a15 	.word	0x00080a15
   8005c:	00080a15 	.word	0x00080a15
   80060:	000820fd 	.word	0x000820fd
   80064:	00080a15 	.word	0x00080a15
   80068:	00000000 	.word	0x00000000
   8006c:	00081149 	.word	0x00081149
   80070:	00080a15 	.word	0x00080a15
   80074:	00080a15 	.word	0x00080a15
   80078:	00080a15 	.word	0x00080a15
	...
   80084:	00080a15 	.word	0x00080a15
   80088:	00080a15 	.word	0x00080a15
   8008c:	00080a15 	.word	0x00080a15
   80090:	00080a15 	.word	0x00080a15
   80094:	00080a15 	.word	0x00080a15
   80098:	00080a15 	.word	0x00080a15
   8009c:	00080a15 	.word	0x00080a15
   800a0:	00080a15 	.word	0x00080a15
   800a4:	00000000 	.word	0x00000000
   800a8:	00080a15 	.word	0x00080a15
   800ac:	00081699 	.word	0x00081699
   800b0:	000816b1 	.word	0x000816b1
   800b4:	000816c9 	.word	0x000816c9
   800b8:	000816e5 	.word	0x000816e5
   800bc:	000816fd 	.word	0x000816fd
   800c0:	00081701 	.word	0x00081701
   800c4:	00081705 	.word	0x00081705
   800c8:	00081709 	.word	0x00081709
   800cc:	0008170d 	.word	0x0008170d
   800d0:	00080a15 	.word	0x00080a15
   800d4:	00080d09 	.word	0x00080d09
   800d8:	00080a15 	.word	0x00080a15
   800dc:	00080a15 	.word	0x00080a15
   800e0:	00080a15 	.word	0x00080a15
   800e4:	00080a15 	.word	0x00080a15
   800e8:	00080a15 	.word	0x00080a15
   800ec:	00080a15 	.word	0x00080a15
   800f0:	00080a15 	.word	0x00080a15

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2007096c 	.word	0x2007096c
   80110:	00000000 	.word	0x00000000
   80114:	00083668 	.word	0x00083668

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	20070970 	.word	0x20070970
   80144:	00083668 	.word	0x00083668
   80148:	00083668 	.word	0x00083668
   8014c:	00000000 	.word	0x00000000

00080150 <at24cxx_acknowledge_polling>:
 *
 * \param twi_package Pointer to TWI data package. Only the slave address is
 * used in the acknowledge polling.
 */
static void at24cxx_acknowledge_polling(twi_package_t *twi_package)
{
   80150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80154:	b082      	sub	sp, #8
   80156:	4604      	mov	r4, r0
	uint8_t data = 0;
   80158:	2200      	movs	r2, #0
   8015a:	ab02      	add	r3, sp, #8
   8015c:	f803 2d01 	strb.w	r2, [r3, #-1]!

	/* Store the package parameters */
	uint8_t addr = twi_package->addr[0];
   80160:	f890 a000 	ldrb.w	sl, [r0]
	uint32_t addr_length = twi_package->addr_length;
   80164:	f8d0 9004 	ldr.w	r9, [r0, #4]
	void *buffer = twi_package->buffer;
   80168:	f8d0 8008 	ldr.w	r8, [r0, #8]
	uint32_t length = twi_package->length;
   8016c:	68c7      	ldr	r7, [r0, #12]

	/* Configure the data packet to be transmitted */
	twi_package->addr[0] = 0;
   8016e:	7002      	strb	r2, [r0, #0]
	twi_package->addr_length = 0;
   80170:	6042      	str	r2, [r0, #4]
	twi_package->buffer = &data;
   80172:	6083      	str	r3, [r0, #8]
	twi_package->length = 1;
   80174:	2301      	movs	r3, #1
   80176:	60c3      	str	r3, [r0, #12]

	while (twi_master_write(BOARD_AT24C_TWI_INSTANCE, twi_package) !=
   80178:	4e08      	ldr	r6, [pc, #32]	; (8019c <at24cxx_acknowledge_polling+0x4c>)
   8017a:	4d09      	ldr	r5, [pc, #36]	; (801a0 <at24cxx_acknowledge_polling+0x50>)
   8017c:	4621      	mov	r1, r4
   8017e:	4630      	mov	r0, r6
   80180:	47a8      	blx	r5
   80182:	2800      	cmp	r0, #0
   80184:	d1fa      	bne.n	8017c <at24cxx_acknowledge_polling+0x2c>
		TWI_SUCCESS);

	/* Restore the package parameters */
	twi_package->addr[0] = addr;
   80186:	f884 a000 	strb.w	sl, [r4]
	twi_package->addr_length = addr_length;
   8018a:	f8c4 9004 	str.w	r9, [r4, #4]
	twi_package->buffer = buffer;
   8018e:	f8c4 8008 	str.w	r8, [r4, #8]
	twi_package->length = length;
   80192:	60e7      	str	r7, [r4, #12]
}
   80194:	b002      	add	sp, #8
   80196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8019a:	bf00      	nop
   8019c:	40090000 	.word	0x40090000
   801a0:	0008098d 	.word	0x0008098d

000801a4 <at24cxx_write_byte>:
 *
 * \return AT24C_WRITE_SUCCESS if single byte was written, AT24C_WRITE_FAIL
 * otherwise.
 */
uint32_t at24cxx_write_byte(uint32_t u32_address, uint8_t u8_value)
{
   801a4:	b510      	push	{r4, lr}
   801a6:	b088      	sub	sp, #32
   801a8:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_package_t twi_package;

	/* Configure the data packet to be transmitted */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   801ac:	2350      	movs	r3, #80	; 0x50
   801ae:	f88d 301c 	strb.w	r3, [sp, #28]
	at24c_build_word_address(twi_package.addr, u32_address);
   801b2:	0a03      	lsrs	r3, r0, #8
   801b4:	f88d 300c 	strb.w	r3, [sp, #12]
   801b8:	f88d 000d 	strb.w	r0, [sp, #13]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   801bc:	2302      	movs	r3, #2
   801be:	9304      	str	r3, [sp, #16]
	twi_package.buffer = &u8_value;
   801c0:	f10d 0307 	add.w	r3, sp, #7
   801c4:	9305      	str	r3, [sp, #20]
	twi_package.length = 1;
   801c6:	2301      	movs	r3, #1
   801c8:	9306      	str	r3, [sp, #24]

	if (twi_master_write(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   801ca:	a903      	add	r1, sp, #12
   801cc:	4806      	ldr	r0, [pc, #24]	; (801e8 <at24cxx_write_byte+0x44>)
   801ce:	4b07      	ldr	r3, [pc, #28]	; (801ec <at24cxx_write_byte+0x48>)
   801d0:	4798      	blx	r3
   801d2:	b920      	cbnz	r0, 801de <at24cxx_write_byte+0x3a>
   801d4:	4604      	mov	r4, r0
			TWI_SUCCESS) {
		return AT24C_WRITE_FAIL;
	}
	at24cxx_acknowledge_polling(&twi_package);
   801d6:	a803      	add	r0, sp, #12
   801d8:	4b05      	ldr	r3, [pc, #20]	; (801f0 <at24cxx_write_byte+0x4c>)
   801da:	4798      	blx	r3

	return AT24C_WRITE_SUCCESS;
   801dc:	e000      	b.n	801e0 <at24cxx_write_byte+0x3c>
	twi_package.buffer = &u8_value;
	twi_package.length = 1;

	if (twi_master_write(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
			TWI_SUCCESS) {
		return AT24C_WRITE_FAIL;
   801de:	2401      	movs	r4, #1
	}
	at24cxx_acknowledge_polling(&twi_package);

	return AT24C_WRITE_SUCCESS;
}
   801e0:	4620      	mov	r0, r4
   801e2:	b008      	add	sp, #32
   801e4:	bd10      	pop	{r4, pc}
   801e6:	bf00      	nop
   801e8:	40090000 	.word	0x40090000
   801ec:	0008098d 	.word	0x0008098d
   801f0:	00080151 	.word	0x00080151

000801f4 <at24cxx_read_byte>:
 * \param p_rd_byte Pointer to memory where the read byte will be stored.
 *
 * \return AT24C_READ_SUCCESS if one byte was read, AT24C_READ_FAIL otherwise.
 */
uint32_t at24cxx_read_byte(uint32_t u32_address, uint8_t *p_rd_byte)
{
   801f4:	b500      	push	{lr}
   801f6:	b087      	sub	sp, #28
	twi_package_t twi_package;

	/* Configure the data packet to be received */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   801f8:	2350      	movs	r3, #80	; 0x50
   801fa:	f88d 3014 	strb.w	r3, [sp, #20]
	at24c_build_word_address(twi_package.addr, u32_address);
   801fe:	0a03      	lsrs	r3, r0, #8
   80200:	f88d 3004 	strb.w	r3, [sp, #4]
   80204:	f88d 0005 	strb.w	r0, [sp, #5]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   80208:	2302      	movs	r3, #2
   8020a:	9302      	str	r3, [sp, #8]
	twi_package.buffer = p_rd_byte;
   8020c:	9103      	str	r1, [sp, #12]
	twi_package.length = 1;
   8020e:	2301      	movs	r3, #1
   80210:	9304      	str	r3, [sp, #16]

	if (twi_master_read(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   80212:	a901      	add	r1, sp, #4
   80214:	4804      	ldr	r0, [pc, #16]	; (80228 <at24cxx_read_byte+0x34>)
   80216:	4b05      	ldr	r3, [pc, #20]	; (8022c <at24cxx_read_byte+0x38>)
   80218:	4798      	blx	r3
			TWI_SUCCESS) {
		return AT24C_READ_FAIL;
	}

	return AT24C_READ_SUCCESS;
}
   8021a:	3000      	adds	r0, #0
   8021c:	bf18      	it	ne
   8021e:	2001      	movne	r0, #1
   80220:	b007      	add	sp, #28
   80222:	f85d fb04 	ldr.w	pc, [sp], #4
   80226:	bf00      	nop
   80228:	40090000 	.word	0x40090000
   8022c:	000808b9 	.word	0x000808b9

00080230 <at24cxx_read_continuous>:
 *
 * \return AT24C_READ_SUCCESS if one byte was read, AT24C_READ_FAIL otherwise.
 */
uint32_t at24cxx_read_continuous(uint32_t u32_start_address,
		uint16_t u16_length, uint8_t *p_rd_buffer)
{
   80230:	b500      	push	{lr}
   80232:	b087      	sub	sp, #28
	twi_package_t twi_package;

	/* Configure the data packet to be received */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   80234:	2350      	movs	r3, #80	; 0x50
   80236:	f88d 3014 	strb.w	r3, [sp, #20]
	at24c_build_word_address(twi_package.addr, u32_start_address);
   8023a:	0a03      	lsrs	r3, r0, #8
   8023c:	f88d 3004 	strb.w	r3, [sp, #4]
   80240:	f88d 0005 	strb.w	r0, [sp, #5]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   80244:	2302      	movs	r3, #2
   80246:	9302      	str	r3, [sp, #8]
	twi_package.buffer = p_rd_buffer;
   80248:	9203      	str	r2, [sp, #12]
	twi_package.length = u16_length;
   8024a:	9104      	str	r1, [sp, #16]

	if (twi_master_read(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   8024c:	a901      	add	r1, sp, #4
   8024e:	4804      	ldr	r0, [pc, #16]	; (80260 <at24cxx_read_continuous+0x30>)
   80250:	4b04      	ldr	r3, [pc, #16]	; (80264 <at24cxx_read_continuous+0x34>)
   80252:	4798      	blx	r3
			TWI_SUCCESS) {
		return AT24C_READ_FAIL;
	}

	return AT24C_READ_SUCCESS;
}
   80254:	3000      	adds	r0, #0
   80256:	bf18      	it	ne
   80258:	2001      	movne	r0, #1
   8025a:	b007      	add	sp, #28
   8025c:	f85d fb04 	ldr.w	pc, [sp], #4
   80260:	40090000 	.word	0x40090000
   80264:	000808b9 	.word	0x000808b9

00080268 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80268:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   8026a:	2401      	movs	r4, #1
   8026c:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   8026e:	2500      	movs	r5, #0
   80270:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   80272:	f240 2402 	movw	r4, #514	; 0x202
   80276:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   8027a:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   8027e:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   80282:	6844      	ldr	r4, [r0, #4]
   80284:	0052      	lsls	r2, r2, #1
   80286:	fbb1 f1f2 	udiv	r1, r1, r2
   8028a:	1e4a      	subs	r2, r1, #1
   8028c:	0212      	lsls	r2, r2, #8
   8028e:	b292      	uxth	r2, r2
   80290:	4323      	orrs	r3, r4
   80292:	431a      	orrs	r2, r3
   80294:	6042      	str	r2, [r0, #4]
	return 0;
}
   80296:	4628      	mov	r0, r5
   80298:	bc30      	pop	{r4, r5}
   8029a:	4770      	bx	lr

0008029c <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   8029c:	6843      	ldr	r3, [r0, #4]
   8029e:	f023 0310 	bic.w	r3, r3, #16
   802a2:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   802a4:	6843      	ldr	r3, [r0, #4]
   802a6:	4319      	orrs	r1, r3
   802a8:	6041      	str	r1, [r0, #4]
   802aa:	4770      	bx	lr

000802ac <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   802ac:	6843      	ldr	r3, [r0, #4]
   802ae:	01d2      	lsls	r2, r2, #7
   802b0:	b2d2      	uxtb	r2, r2
   802b2:	4319      	orrs	r1, r3
   802b4:	4311      	orrs	r1, r2
   802b6:	6041      	str	r1, [r0, #4]
   802b8:	4770      	bx	lr
   802ba:	bf00      	nop

000802bc <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   802bc:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   802be:	6844      	ldr	r4, [r0, #4]
   802c0:	0609      	lsls	r1, r1, #24
   802c2:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   802c6:	4322      	orrs	r2, r4
   802c8:	430a      	orrs	r2, r1
   802ca:	071b      	lsls	r3, r3, #28
   802cc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   802d0:	4313      	orrs	r3, r2
   802d2:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   802d4:	bc10      	pop	{r4}
   802d6:	4770      	bx	lr

000802d8 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   802d8:	2302      	movs	r3, #2
   802da:	6003      	str	r3, [r0, #0]
   802dc:	4770      	bx	lr
   802de:	bf00      	nop

000802e0 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   802e0:	2301      	movs	r3, #1
   802e2:	fa03 f101 	lsl.w	r1, r3, r1
   802e6:	6101      	str	r1, [r0, #16]
   802e8:	4770      	bx	lr
   802ea:	bf00      	nop

000802ec <adc_enable_tag>:
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_tag(Adc *p_adc)
{
	p_adc->ADC_EMR |= ADC_EMR_TAG;
   802ec:	6c03      	ldr	r3, [r0, #64]	; 0x40
   802ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   802f2:	6403      	str	r3, [r0, #64]	; 0x40
   802f4:	4770      	bx	lr
   802f6:	bf00      	nop

000802f8 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
   802f8:	6241      	str	r1, [r0, #36]	; 0x24
   802fa:	4770      	bx	lr

000802fc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   802fc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   802fe:	480e      	ldr	r0, [pc, #56]	; (80338 <sysclk_init+0x3c>)
   80300:	4b0e      	ldr	r3, [pc, #56]	; (8033c <sysclk_init+0x40>)
   80302:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80304:	213e      	movs	r1, #62	; 0x3e
   80306:	2000      	movs	r0, #0
   80308:	4b0d      	ldr	r3, [pc, #52]	; (80340 <sysclk_init+0x44>)
   8030a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8030c:	4c0d      	ldr	r4, [pc, #52]	; (80344 <sysclk_init+0x48>)
   8030e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80310:	2800      	cmp	r0, #0
   80312:	d0fc      	beq.n	8030e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80314:	4b0c      	ldr	r3, [pc, #48]	; (80348 <sysclk_init+0x4c>)
   80316:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80318:	4a0c      	ldr	r2, [pc, #48]	; (8034c <sysclk_init+0x50>)
   8031a:	4b0d      	ldr	r3, [pc, #52]	; (80350 <sysclk_init+0x54>)
   8031c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8031e:	4c0d      	ldr	r4, [pc, #52]	; (80354 <sysclk_init+0x58>)
   80320:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80322:	2800      	cmp	r0, #0
   80324:	d0fc      	beq.n	80320 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80326:	2010      	movs	r0, #16
   80328:	4b0b      	ldr	r3, [pc, #44]	; (80358 <sysclk_init+0x5c>)
   8032a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8032c:	4b0b      	ldr	r3, [pc, #44]	; (8035c <sysclk_init+0x60>)
   8032e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80330:	4801      	ldr	r0, [pc, #4]	; (80338 <sysclk_init+0x3c>)
   80332:	4b02      	ldr	r3, [pc, #8]	; (8033c <sysclk_init+0x40>)
   80334:	4798      	blx	r3
   80336:	bd10      	pop	{r4, pc}
   80338:	0501bd00 	.word	0x0501bd00
   8033c:	200700a5 	.word	0x200700a5
   80340:	00080681 	.word	0x00080681
   80344:	000806d5 	.word	0x000806d5
   80348:	000806e5 	.word	0x000806e5
   8034c:	200d3f01 	.word	0x200d3f01
   80350:	400e0600 	.word	0x400e0600
   80354:	000806f5 	.word	0x000806f5
   80358:	00080619 	.word	0x00080619
   8035c:	00080ac5 	.word	0x00080ac5

00080360 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80360:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80362:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80366:	4b16      	ldr	r3, [pc, #88]	; (803c0 <board_init+0x60>)
   80368:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8036a:	200b      	movs	r0, #11
   8036c:	4c15      	ldr	r4, [pc, #84]	; (803c4 <board_init+0x64>)
   8036e:	47a0      	blx	r4
   80370:	200c      	movs	r0, #12
   80372:	47a0      	blx	r4
   80374:	200d      	movs	r0, #13
   80376:	47a0      	blx	r4
   80378:	200e      	movs	r0, #14
   8037a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   8037c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80380:	203b      	movs	r0, #59	; 0x3b
   80382:	4c11      	ldr	r4, [pc, #68]	; (803c8 <board_init+0x68>)
   80384:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80386:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8038a:	2055      	movs	r0, #85	; 0x55
   8038c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8038e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80392:	2056      	movs	r0, #86	; 0x56
   80394:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80396:	490d      	ldr	r1, [pc, #52]	; (803cc <board_init+0x6c>)
   80398:	2068      	movs	r0, #104	; 0x68
   8039a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8039c:	490c      	ldr	r1, [pc, #48]	; (803d0 <board_init+0x70>)
   8039e:	205c      	movs	r0, #92	; 0x5c
   803a0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   803a2:	4a0c      	ldr	r2, [pc, #48]	; (803d4 <board_init+0x74>)
   803a4:	f44f 7140 	mov.w	r1, #768	; 0x300
   803a8:	480b      	ldr	r0, [pc, #44]	; (803d8 <board_init+0x78>)
   803aa:	4b0c      	ldr	r3, [pc, #48]	; (803dc <board_init+0x7c>)
   803ac:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   803ae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803b2:	202b      	movs	r0, #43	; 0x2b
   803b4:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   803b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803ba:	202a      	movs	r0, #42	; 0x2a
   803bc:	47a0      	blx	r4
   803be:	bd10      	pop	{r4, pc}
   803c0:	400e1a50 	.word	0x400e1a50
   803c4:	00080705 	.word	0x00080705
   803c8:	000804a5 	.word	0x000804a5
   803cc:	28000079 	.word	0x28000079
   803d0:	28000001 	.word	0x28000001
   803d4:	08000001 	.word	0x08000001
   803d8:	400e0e00 	.word	0x400e0e00
   803dc:	00080579 	.word	0x00080579

000803e0 <pdc_tx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
   803e0:	460b      	mov	r3, r1
   803e2:	b119      	cbz	r1, 803ec <pdc_tx_init+0xc>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
   803e4:	6809      	ldr	r1, [r1, #0]
   803e6:	6081      	str	r1, [r0, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
   803e8:	685b      	ldr	r3, [r3, #4]
   803ea:	60c3      	str	r3, [r0, #12]
	}
	if (p_next_packet) {
   803ec:	b11a      	cbz	r2, 803f6 <pdc_tx_init+0x16>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
   803ee:	6813      	ldr	r3, [r2, #0]
   803f0:	6183      	str	r3, [r0, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
   803f2:	6853      	ldr	r3, [r2, #4]
   803f4:	61c3      	str	r3, [r0, #28]
   803f6:	4770      	bx	lr

000803f8 <pdc_enable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
   803f8:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
   803fc:	05c9      	lsls	r1, r1, #23
   803fe:	0dc9      	lsrs	r1, r1, #23
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
   80400:	6201      	str	r1, [r0, #32]
   80402:	4770      	bx	lr

00080404 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
   80404:	6341      	str	r1, [r0, #52]	; 0x34
   80406:	4770      	bx	lr

00080408 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80408:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8040a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8040e:	d016      	beq.n	8043e <pio_set_peripheral+0x36>
   80410:	d804      	bhi.n	8041c <pio_set_peripheral+0x14>
   80412:	b1c1      	cbz	r1, 80446 <pio_set_peripheral+0x3e>
   80414:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80418:	d00a      	beq.n	80430 <pio_set_peripheral+0x28>
   8041a:	e013      	b.n	80444 <pio_set_peripheral+0x3c>
   8041c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80420:	d011      	beq.n	80446 <pio_set_peripheral+0x3e>
   80422:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80426:	d00e      	beq.n	80446 <pio_set_peripheral+0x3e>
   80428:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8042c:	d10a      	bne.n	80444 <pio_set_peripheral+0x3c>
   8042e:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80430:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80432:	6f03      	ldr	r3, [r0, #112]	; 0x70
   80434:	400b      	ands	r3, r1
   80436:	ea23 0302 	bic.w	r3, r3, r2
   8043a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8043c:	e002      	b.n	80444 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8043e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80440:	4313      	orrs	r3, r2
   80442:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80444:	6042      	str	r2, [r0, #4]
   80446:	4770      	bx	lr

00080448 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80448:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8044a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8044e:	bf14      	ite	ne
   80450:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80452:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80454:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80458:	bf14      	ite	ne
   8045a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   8045c:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8045e:	f012 0f02 	tst.w	r2, #2
   80462:	d002      	beq.n	8046a <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80464:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80468:	e004      	b.n	80474 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8046a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8046e:	bf18      	it	ne
   80470:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80474:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80476:	6001      	str	r1, [r0, #0]
   80478:	4770      	bx	lr
   8047a:	bf00      	nop

0008047c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   8047c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8047e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80480:	9c01      	ldr	r4, [sp, #4]
   80482:	b10c      	cbz	r4, 80488 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80484:	6641      	str	r1, [r0, #100]	; 0x64
   80486:	e000      	b.n	8048a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80488:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8048a:	b10b      	cbz	r3, 80490 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   8048c:	6501      	str	r1, [r0, #80]	; 0x50
   8048e:	e000      	b.n	80492 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80490:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80492:	b10a      	cbz	r2, 80498 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80494:	6301      	str	r1, [r0, #48]	; 0x30
   80496:	e000      	b.n	8049a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80498:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8049a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   8049c:	6001      	str	r1, [r0, #0]
}
   8049e:	bc10      	pop	{r4}
   804a0:	4770      	bx	lr
   804a2:	bf00      	nop

000804a4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   804a4:	b570      	push	{r4, r5, r6, lr}
   804a6:	b082      	sub	sp, #8
   804a8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   804aa:	0943      	lsrs	r3, r0, #5
   804ac:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   804b0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   804b4:	025c      	lsls	r4, r3, #9
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   804b6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   804ba:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   804be:	d030      	beq.n	80522 <pio_configure_pin+0x7e>
   804c0:	d806      	bhi.n	804d0 <pio_configure_pin+0x2c>
   804c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   804c6:	d00a      	beq.n	804de <pio_configure_pin+0x3a>
   804c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   804cc:	d018      	beq.n	80500 <pio_configure_pin+0x5c>
   804ce:	e049      	b.n	80564 <pio_configure_pin+0xc0>
   804d0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   804d4:	d030      	beq.n	80538 <pio_configure_pin+0x94>
   804d6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   804da:	d02d      	beq.n	80538 <pio_configure_pin+0x94>
   804dc:	e042      	b.n	80564 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   804de:	f000 001f 	and.w	r0, r0, #31
   804e2:	2601      	movs	r6, #1
   804e4:	4086      	lsls	r6, r0
   804e6:	4632      	mov	r2, r6
   804e8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804ec:	4620      	mov	r0, r4
   804ee:	4b1f      	ldr	r3, [pc, #124]	; (8056c <pio_configure_pin+0xc8>)
   804f0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   804f2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   804f6:	bf14      	ite	ne
   804f8:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   804fa:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   804fc:	2001      	movs	r0, #1
   804fe:	e032      	b.n	80566 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80500:	f000 001f 	and.w	r0, r0, #31
   80504:	2601      	movs	r6, #1
   80506:	4086      	lsls	r6, r0
   80508:	4632      	mov	r2, r6
   8050a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8050e:	4620      	mov	r0, r4
   80510:	4b16      	ldr	r3, [pc, #88]	; (8056c <pio_configure_pin+0xc8>)
   80512:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80514:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80518:	bf14      	ite	ne
   8051a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8051c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8051e:	2001      	movs	r0, #1
   80520:	e021      	b.n	80566 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80522:	f000 011f 	and.w	r1, r0, #31
   80526:	2601      	movs	r6, #1
   80528:	462a      	mov	r2, r5
   8052a:	fa06 f101 	lsl.w	r1, r6, r1
   8052e:	4620      	mov	r0, r4
   80530:	4b0f      	ldr	r3, [pc, #60]	; (80570 <pio_configure_pin+0xcc>)
   80532:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80534:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80536:	e016      	b.n	80566 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80538:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   8053c:	f000 011f 	and.w	r1, r0, #31
   80540:	2601      	movs	r6, #1
   80542:	ea05 0306 	and.w	r3, r5, r6
   80546:	9300      	str	r3, [sp, #0]
   80548:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8054c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80550:	bf14      	ite	ne
   80552:	2200      	movne	r2, #0
   80554:	2201      	moveq	r2, #1
   80556:	fa06 f101 	lsl.w	r1, r6, r1
   8055a:	4620      	mov	r0, r4
   8055c:	4c05      	ldr	r4, [pc, #20]	; (80574 <pio_configure_pin+0xd0>)
   8055e:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80560:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80562:	e000      	b.n	80566 <pio_configure_pin+0xc2>

	default:
		return 0;
   80564:	2000      	movs	r0, #0
	}

	return 1;
}
   80566:	b002      	add	sp, #8
   80568:	bd70      	pop	{r4, r5, r6, pc}
   8056a:	bf00      	nop
   8056c:	00080409 	.word	0x00080409
   80570:	00080449 	.word	0x00080449
   80574:	0008047d 	.word	0x0008047d

00080578 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80578:	b570      	push	{r4, r5, r6, lr}
   8057a:	b082      	sub	sp, #8
   8057c:	4605      	mov	r5, r0
   8057e:	460e      	mov	r6, r1
   80580:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80582:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80586:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8058a:	d026      	beq.n	805da <pio_configure_pin_group+0x62>
   8058c:	d806      	bhi.n	8059c <pio_configure_pin_group+0x24>
   8058e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80592:	d00a      	beq.n	805aa <pio_configure_pin_group+0x32>
   80594:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80598:	d013      	beq.n	805c2 <pio_configure_pin_group+0x4a>
   8059a:	e034      	b.n	80606 <pio_configure_pin_group+0x8e>
   8059c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   805a0:	d01f      	beq.n	805e2 <pio_configure_pin_group+0x6a>
   805a2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   805a6:	d01c      	beq.n	805e2 <pio_configure_pin_group+0x6a>
   805a8:	e02d      	b.n	80606 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   805aa:	460a      	mov	r2, r1
   805ac:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   805b0:	4b16      	ldr	r3, [pc, #88]	; (8060c <pio_configure_pin_group+0x94>)
   805b2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   805b4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   805b8:	bf14      	ite	ne
   805ba:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   805bc:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   805be:	2001      	movs	r0, #1
   805c0:	e022      	b.n	80608 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   805c2:	460a      	mov	r2, r1
   805c4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   805c8:	4b10      	ldr	r3, [pc, #64]	; (8060c <pio_configure_pin_group+0x94>)
   805ca:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   805cc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   805d0:	bf14      	ite	ne
   805d2:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   805d4:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   805d6:	2001      	movs	r0, #1
   805d8:	e016      	b.n	80608 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   805da:	4b0d      	ldr	r3, [pc, #52]	; (80610 <pio_configure_pin_group+0x98>)
   805dc:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   805de:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   805e0:	e012      	b.n	80608 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   805e2:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   805e6:	f004 0301 	and.w	r3, r4, #1
   805ea:	9300      	str	r3, [sp, #0]
   805ec:	f3c4 0380 	ubfx	r3, r4, #2, #1
   805f0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   805f4:	bf14      	ite	ne
   805f6:	2200      	movne	r2, #0
   805f8:	2201      	moveq	r2, #1
   805fa:	4631      	mov	r1, r6
   805fc:	4628      	mov	r0, r5
   805fe:	4c05      	ldr	r4, [pc, #20]	; (80614 <pio_configure_pin_group+0x9c>)
   80600:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80602:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80604:	e000      	b.n	80608 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80606:	2000      	movs	r0, #0
	}

	return 1;
}
   80608:	b002      	add	sp, #8
   8060a:	bd70      	pop	{r4, r5, r6, pc}
   8060c:	00080409 	.word	0x00080409
   80610:	00080449 	.word	0x00080449
   80614:	0008047d 	.word	0x0008047d

00080618 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80618:	4a18      	ldr	r2, [pc, #96]	; (8067c <pmc_switch_mck_to_pllack+0x64>)
   8061a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8061c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80620:	4318      	orrs	r0, r3
   80622:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80624:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80626:	f013 0f08 	tst.w	r3, #8
   8062a:	d003      	beq.n	80634 <pmc_switch_mck_to_pllack+0x1c>
   8062c:	e009      	b.n	80642 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8062e:	3b01      	subs	r3, #1
   80630:	d103      	bne.n	8063a <pmc_switch_mck_to_pllack+0x22>
   80632:	e01e      	b.n	80672 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80634:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80638:	4910      	ldr	r1, [pc, #64]	; (8067c <pmc_switch_mck_to_pllack+0x64>)
   8063a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8063c:	f012 0f08 	tst.w	r2, #8
   80640:	d0f5      	beq.n	8062e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80642:	4a0e      	ldr	r2, [pc, #56]	; (8067c <pmc_switch_mck_to_pllack+0x64>)
   80644:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80646:	f023 0303 	bic.w	r3, r3, #3
   8064a:	f043 0302 	orr.w	r3, r3, #2
   8064e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80650:	6e90      	ldr	r0, [r2, #104]	; 0x68
   80652:	f010 0008 	ands.w	r0, r0, #8
   80656:	d004      	beq.n	80662 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80658:	2000      	movs	r0, #0
   8065a:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   8065c:	3b01      	subs	r3, #1
   8065e:	d103      	bne.n	80668 <pmc_switch_mck_to_pllack+0x50>
   80660:	e009      	b.n	80676 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80662:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80666:	4905      	ldr	r1, [pc, #20]	; (8067c <pmc_switch_mck_to_pllack+0x64>)
   80668:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8066a:	f012 0f08 	tst.w	r2, #8
   8066e:	d0f5      	beq.n	8065c <pmc_switch_mck_to_pllack+0x44>
   80670:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80672:	2001      	movs	r0, #1
   80674:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80676:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80678:	4770      	bx	lr
   8067a:	bf00      	nop
   8067c:	400e0600 	.word	0x400e0600

00080680 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80680:	b138      	cbz	r0, 80692 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80682:	4911      	ldr	r1, [pc, #68]	; (806c8 <pmc_switch_mainck_to_xtal+0x48>)
   80684:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80686:	4a11      	ldr	r2, [pc, #68]	; (806cc <pmc_switch_mainck_to_xtal+0x4c>)
   80688:	401a      	ands	r2, r3
   8068a:	4b11      	ldr	r3, [pc, #68]	; (806d0 <pmc_switch_mainck_to_xtal+0x50>)
   8068c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8068e:	620b      	str	r3, [r1, #32]
   80690:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80692:	480d      	ldr	r0, [pc, #52]	; (806c8 <pmc_switch_mainck_to_xtal+0x48>)
   80694:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80696:	0209      	lsls	r1, r1, #8
   80698:	b289      	uxth	r1, r1
   8069a:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   8069e:	f023 0303 	bic.w	r3, r3, #3
   806a2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   806a6:	f043 0301 	orr.w	r3, r3, #1
   806aa:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   806ac:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   806ae:	4602      	mov	r2, r0
   806b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
   806b2:	f013 0f01 	tst.w	r3, #1
   806b6:	d0fb      	beq.n	806b0 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   806b8:	4a03      	ldr	r2, [pc, #12]	; (806c8 <pmc_switch_mainck_to_xtal+0x48>)
   806ba:	6a13      	ldr	r3, [r2, #32]
   806bc:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   806c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   806c4:	6213      	str	r3, [r2, #32]
   806c6:	4770      	bx	lr
   806c8:	400e0600 	.word	0x400e0600
   806cc:	fec8fffc 	.word	0xfec8fffc
   806d0:	01370002 	.word	0x01370002

000806d4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   806d4:	4b02      	ldr	r3, [pc, #8]	; (806e0 <pmc_osc_is_ready_mainck+0xc>)
   806d6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   806d8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   806dc:	4770      	bx	lr
   806de:	bf00      	nop
   806e0:	400e0600 	.word	0x400e0600

000806e4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   806e4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   806e8:	4b01      	ldr	r3, [pc, #4]	; (806f0 <pmc_disable_pllack+0xc>)
   806ea:	629a      	str	r2, [r3, #40]	; 0x28
   806ec:	4770      	bx	lr
   806ee:	bf00      	nop
   806f0:	400e0600 	.word	0x400e0600

000806f4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   806f4:	4b02      	ldr	r3, [pc, #8]	; (80700 <pmc_is_locked_pllack+0xc>)
   806f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   806f8:	f000 0002 	and.w	r0, r0, #2
   806fc:	4770      	bx	lr
   806fe:	bf00      	nop
   80700:	400e0600 	.word	0x400e0600

00080704 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80704:	282c      	cmp	r0, #44	; 0x2c
   80706:	d81e      	bhi.n	80746 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80708:	281f      	cmp	r0, #31
   8070a:	d80c      	bhi.n	80726 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8070c:	4b11      	ldr	r3, [pc, #68]	; (80754 <pmc_enable_periph_clk+0x50>)
   8070e:	699a      	ldr	r2, [r3, #24]
   80710:	2301      	movs	r3, #1
   80712:	4083      	lsls	r3, r0
   80714:	4393      	bics	r3, r2
   80716:	d018      	beq.n	8074a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80718:	2301      	movs	r3, #1
   8071a:	fa03 f000 	lsl.w	r0, r3, r0
   8071e:	4b0d      	ldr	r3, [pc, #52]	; (80754 <pmc_enable_periph_clk+0x50>)
   80720:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80722:	2000      	movs	r0, #0
   80724:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   80726:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80728:	4b0a      	ldr	r3, [pc, #40]	; (80754 <pmc_enable_periph_clk+0x50>)
   8072a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   8072e:	2301      	movs	r3, #1
   80730:	4083      	lsls	r3, r0
   80732:	4393      	bics	r3, r2
   80734:	d00b      	beq.n	8074e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   80736:	2301      	movs	r3, #1
   80738:	fa03 f000 	lsl.w	r0, r3, r0
   8073c:	4b05      	ldr	r3, [pc, #20]	; (80754 <pmc_enable_periph_clk+0x50>)
   8073e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80742:	2000      	movs	r0, #0
   80744:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80746:	2001      	movs	r0, #1
   80748:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8074a:	2000      	movs	r0, #0
   8074c:	4770      	bx	lr
   8074e:	2000      	movs	r0, #0
}
   80750:	4770      	bx	lr
   80752:	bf00      	nop
   80754:	400e0600 	.word	0x400e0600

00080758 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80758:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8075a:	0189      	lsls	r1, r1, #6
   8075c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8075e:	2402      	movs	r4, #2
   80760:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80762:	f04f 31ff 	mov.w	r1, #4294967295
   80766:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80768:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8076a:	605a      	str	r2, [r3, #4]
}
   8076c:	bc10      	pop	{r4}
   8076e:	4770      	bx	lr

00080770 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80770:	0189      	lsls	r1, r1, #6
   80772:	2305      	movs	r3, #5
   80774:	5043      	str	r3, [r0, r1]
   80776:	4770      	bx	lr

00080778 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   80778:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   8077c:	6908      	ldr	r0, [r1, #16]
}
   8077e:	4770      	bx	lr

00080780 <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
   80780:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80784:	614a      	str	r2, [r1, #20]
   80786:	4770      	bx	lr

00080788 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   80788:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   8078c:	61ca      	str	r2, [r1, #28]
   8078e:	4770      	bx	lr

00080790 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80790:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   80794:	624a      	str	r2, [r1, #36]	; 0x24
   80796:	4770      	bx	lr

00080798 <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80798:	4b2b      	ldr	r3, [pc, #172]	; (80848 <twi_set_speed+0xb0>)
   8079a:	4299      	cmp	r1, r3
   8079c:	d849      	bhi.n	80832 <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   8079e:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
   807a2:	4299      	cmp	r1, r3
   807a4:	d92b      	bls.n	807fe <twi_set_speed+0x66>
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
   807a6:	b410      	push	{r4}
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   807a8:	4c28      	ldr	r4, [pc, #160]	; (8084c <twi_set_speed+0xb4>)
   807aa:	fba4 3402 	umull	r3, r4, r4, r2
   807ae:	0ba4      	lsrs	r4, r4, #14
   807b0:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   807b2:	4b27      	ldr	r3, [pc, #156]	; (80850 <twi_set_speed+0xb8>)
   807b4:	440b      	add	r3, r1
   807b6:	009b      	lsls	r3, r3, #2
   807b8:	fbb2 f2f3 	udiv	r2, r2, r3
   807bc:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807be:	2cff      	cmp	r4, #255	; 0xff
   807c0:	d939      	bls.n	80836 <twi_set_speed+0x9e>
   807c2:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
   807c4:	3301      	adds	r3, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   807c6:	0864      	lsrs	r4, r4, #1
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807c8:	2cff      	cmp	r4, #255	; 0xff
   807ca:	d902      	bls.n	807d2 <twi_set_speed+0x3a>
   807cc:	2b07      	cmp	r3, #7
   807ce:	d1f9      	bne.n	807c4 <twi_set_speed+0x2c>
   807d0:	e00a      	b.n	807e8 <twi_set_speed+0x50>
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807d2:	2aff      	cmp	r2, #255	; 0xff
   807d4:	d908      	bls.n	807e8 <twi_set_speed+0x50>
   807d6:	2b06      	cmp	r3, #6
   807d8:	d900      	bls.n	807dc <twi_set_speed+0x44>
   807da:	e005      	b.n	807e8 <twi_set_speed+0x50>
			/* Increase clock divider */
			ckdiv++;
   807dc:	3301      	adds	r3, #1
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
   807de:	0852      	lsrs	r2, r2, #1
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807e0:	2aff      	cmp	r2, #255	; 0xff
   807e2:	d901      	bls.n	807e8 <twi_set_speed+0x50>
   807e4:	2b06      	cmp	r3, #6
   807e6:	d9f9      	bls.n	807dc <twi_set_speed+0x44>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   807e8:	0212      	lsls	r2, r2, #8
   807ea:	b292      	uxth	r2, r2
   807ec:	041b      	lsls	r3, r3, #16
   807ee:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
   807f2:	431a      	orrs	r2, r3
   807f4:	b2e4      	uxtb	r4, r4
   807f6:	4322      	orrs	r2, r4
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
   807f8:	6102      	str	r2, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
   807fa:	2000      	movs	r0, #0
   807fc:	e021      	b.n	80842 <twi_set_speed+0xaa>
		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   807fe:	0049      	lsls	r1, r1, #1
   80800:	fbb2 f2f1 	udiv	r2, r2, r1
   80804:	3a04      	subs	r2, #4

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80806:	2aff      	cmp	r2, #255	; 0xff
   80808:	d907      	bls.n	8081a <twi_set_speed+0x82>
   8080a:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
   8080c:	3301      	adds	r3, #1
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
   8080e:	0852      	lsrs	r2, r2, #1
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80810:	2aff      	cmp	r2, #255	; 0xff
   80812:	d903      	bls.n	8081c <twi_set_speed+0x84>
   80814:	2b07      	cmp	r3, #7
   80816:	d1f9      	bne.n	8080c <twi_set_speed+0x74>
   80818:	e000      	b.n	8081c <twi_set_speed+0x84>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8081a:	2300      	movs	r3, #0
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8081c:	0211      	lsls	r1, r2, #8
   8081e:	b289      	uxth	r1, r1
   80820:	041b      	lsls	r3, r3, #16
   80822:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
   80826:	430b      	orrs	r3, r1
   80828:	b2d2      	uxtb	r2, r2
   8082a:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
   8082c:	6102      	str	r2, [r0, #16]
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
   8082e:	2000      	movs	r0, #0
}
   80830:	4770      	bx	lr
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   80832:	2001      	movs	r0, #1
   80834:	4770      	bx	lr
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80836:	2aff      	cmp	r2, #255	; 0xff
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   80838:	bf88      	it	hi
   8083a:	2300      	movhi	r3, #0
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8083c:	d8ce      	bhi.n	807dc <twi_set_speed+0x44>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8083e:	2300      	movs	r3, #0
   80840:	e7d2      	b.n	807e8 <twi_set_speed+0x50>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
}
   80842:	bc10      	pop	{r4}
   80844:	4770      	bx	lr
   80846:	bf00      	nop
   80848:	00061a80 	.word	0x00061a80
   8084c:	057619f1 	.word	0x057619f1
   80850:	3ffd1200 	.word	0x3ffd1200

00080854 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   80854:	b538      	push	{r3, r4, r5, lr}
   80856:	4604      	mov	r4, r0
   80858:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   8085a:	f04f 33ff 	mov.w	r3, #4294967295
   8085e:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   80860:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   80862:	2380      	movs	r3, #128	; 0x80
   80864:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   80866:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80868:	2308      	movs	r3, #8
   8086a:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   8086c:	2320      	movs	r3, #32
   8086e:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   80870:	2304      	movs	r3, #4
   80872:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   80874:	680a      	ldr	r2, [r1, #0]
   80876:	6849      	ldr	r1, [r1, #4]
   80878:	4b05      	ldr	r3, [pc, #20]	; (80890 <twi_master_init+0x3c>)
   8087a:	4798      	blx	r3
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
	uint32_t status = TWI_SUCCESS;
   8087c:	2801      	cmp	r0, #1
   8087e:	bf14      	ite	ne
   80880:	2000      	movne	r0, #0
   80882:	2001      	moveq	r0, #1
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   80884:	7a6b      	ldrb	r3, [r5, #9]
   80886:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   80888:	bf04      	itt	eq
   8088a:	2340      	moveq	r3, #64	; 0x40
   8088c:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   8088e:	bd38      	pop	{r3, r4, r5, pc}
   80890:	00080799 	.word	0x00080799

00080894 <twi_mk_addr>:
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   80894:	460a      	mov	r2, r1
   80896:	b159      	cbz	r1, 808b0 <twi_mk_addr+0x1c>
		return 0;

	val = addr[0];
   80898:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
   8089a:	2901      	cmp	r1, #1
		val <<= 8;
		val |= addr[1];
   8089c:	bfc4      	itt	gt
   8089e:	7841      	ldrbgt	r1, [r0, #1]
   808a0:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	}
	if (len > 2) {
   808a4:	2a02      	cmp	r2, #2
   808a6:	dd05      	ble.n	808b4 <twi_mk_addr+0x20>
		val <<= 8;
		val |= addr[2];
   808a8:	7880      	ldrb	r0, [r0, #2]
   808aa:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
   808ae:	4770      	bx	lr
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   808b0:	2000      	movs	r0, #0
   808b2:	4770      	bx	lr
   808b4:	4618      	mov	r0, r3
	if (len > 2) {
		val <<= 8;
		val |= addr[2];
	}
	return val;
}
   808b6:	4770      	bx	lr

000808b8 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   808b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
   808bc:	68cc      	ldr	r4, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   808be:	2c00      	cmp	r4, #0
   808c0:	d045      	beq.n	8094e <twi_master_read+0x96>
   808c2:	460b      	mov	r3, r1
   808c4:	4605      	mov	r5, r0
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
   808c6:	688e      	ldr	r6, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   808c8:	2000      	movs	r0, #0
   808ca:	6068      	str	r0, [r5, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   808cc:	684a      	ldr	r2, [r1, #4]
   808ce:	0212      	lsls	r2, r2, #8
   808d0:	f402 7240 	and.w	r2, r2, #768	; 0x300
   808d4:	f442 5180 	orr.w	r1, r2, #4096	; 0x1000
   808d8:	7c1a      	ldrb	r2, [r3, #16]
   808da:	0412      	lsls	r2, r2, #16
   808dc:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
   808e0:	430a      	orrs	r2, r1
   808e2:	606a      	str	r2, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   808e4:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   808e6:	6859      	ldr	r1, [r3, #4]
   808e8:	4618      	mov	r0, r3
   808ea:	4b27      	ldr	r3, [pc, #156]	; (80988 <twi_master_read+0xd0>)
   808ec:	4798      	blx	r3
   808ee:	60e8      	str	r0, [r5, #12]

	/* Send a START condition */
	if (cnt == 1) {
   808f0:	2c01      	cmp	r4, #1
   808f2:	d104      	bne.n	808fe <twi_master_read+0x46>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   808f4:	2303      	movs	r3, #3
   808f6:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
   808f8:	f04f 0e01 	mov.w	lr, #1
   808fc:	e033      	b.n	80966 <twi_master_read+0xae>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   808fe:	2301      	movs	r3, #1
   80900:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
   80902:	f04f 0e00 	mov.w	lr, #0
   80906:	e02e      	b.n	80966 <twi_master_read+0xae>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
   80908:	460a      	mov	r2, r1
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   8090a:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   8090c:	f413 7f80 	tst.w	r3, #256	; 0x100
   80910:	d120      	bne.n	80954 <twi_master_read+0x9c>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80912:	1e51      	subs	r1, r2, #1
   80914:	b30a      	cbz	r2, 8095a <twi_master_read+0xa2>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   80916:	2c01      	cmp	r4, #1
   80918:	d106      	bne.n	80928 <twi_master_read+0x70>
   8091a:	f1be 0f00 	cmp.w	lr, #0
   8091e:	d12f      	bne.n	80980 <twi_master_read+0xc8>
			p_twi->TWI_CR = TWI_CR_STOP;
   80920:	f8c5 8000 	str.w	r8, [r5]
			stop_sent = 1;
   80924:	46e6      	mov	lr, ip
   80926:	e02b      	b.n	80980 <twi_master_read+0xc8>
		}

		if (!(status & TWI_SR_RXRDY)) {
   80928:	f013 0f02 	tst.w	r3, #2
   8092c:	d005      	beq.n	8093a <twi_master_read+0x82>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   8092e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   80930:	7033      	strb	r3, [r6, #0]

		cnt--;
   80932:	3c01      	subs	r4, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80934:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   80936:	463a      	mov	r2, r7
   80938:	e000      	b.n	8093c <twi_master_read+0x84>
   8093a:	460a      	mov	r2, r1
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   8093c:	2c00      	cmp	r4, #0
   8093e:	d1e4      	bne.n	8090a <twi_master_read+0x52>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80940:	6a2b      	ldr	r3, [r5, #32]
   80942:	f013 0f01 	tst.w	r3, #1
   80946:	d0fb      	beq.n	80940 <twi_master_read+0x88>
	}

	p_twi->TWI_SR;
   80948:	6a2b      	ldr	r3, [r5, #32]

	return TWI_SUCCESS;
   8094a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8094e:	2001      	movs	r0, #1
   80950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80954:	2005      	movs	r0, #5
   80956:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   8095a:	2009      	movs	r0, #9
   8095c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80960:	2005      	movs	r0, #5
   80962:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80966:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   80968:	f413 7080 	ands.w	r0, r3, #256	; 0x100
   8096c:	d1f8      	bne.n	80960 <twi_master_read+0xa8>
   8096e:	f643 2197 	movw	r1, #14999	; 0x3a97
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   80972:	f643 2798 	movw	r7, #15000	; 0x3a98
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   80976:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
   8097a:	f04f 0c01 	mov.w	ip, #1
   8097e:	e7ca      	b.n	80916 <twi_master_read+0x5e>
		}

		if (!(status & TWI_SR_RXRDY)) {
   80980:	f013 0f02 	tst.w	r3, #2
   80984:	d0c0      	beq.n	80908 <twi_master_read+0x50>
   80986:	e7d2      	b.n	8092e <twi_master_read+0x76>
   80988:	00080895 	.word	0x00080895

0008098c <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   8098c:	b570      	push	{r4, r5, r6, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
   8098e:	68cd      	ldr	r5, [r1, #12]
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
   80990:	2d00      	cmp	r5, #0
   80992:	d034      	beq.n	809fe <twi_master_write+0x72>
   80994:	460b      	mov	r3, r1
   80996:	4604      	mov	r4, r0
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
   80998:	688e      	ldr	r6, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   8099a:	2000      	movs	r0, #0
   8099c:	6060      	str	r0, [r4, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   8099e:	7c0a      	ldrb	r2, [r1, #16]
   809a0:	0412      	lsls	r2, r2, #16
   809a2:	f402 01fe 	and.w	r1, r2, #8323072	; 0x7f0000
   809a6:	685a      	ldr	r2, [r3, #4]
   809a8:	0212      	lsls	r2, r2, #8
   809aa:	f402 7240 	and.w	r2, r2, #768	; 0x300
   809ae:	430a      	orrs	r2, r1
   809b0:	6062      	str	r2, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   809b2:	60e0      	str	r0, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   809b4:	6859      	ldr	r1, [r3, #4]
   809b6:	4618      	mov	r0, r3
   809b8:	4b15      	ldr	r3, [pc, #84]	; (80a10 <twi_master_write+0x84>)
   809ba:	4798      	blx	r3
   809bc:	60e0      	str	r0, [r4, #12]

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   809be:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   809c0:	f413 7f80 	tst.w	r3, #256	; 0x100
   809c4:	d004      	beq.n	809d0 <twi_master_write+0x44>
   809c6:	e01c      	b.n	80a02 <twi_master_write+0x76>
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   809c8:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   809ca:	f413 7f80 	tst.w	r3, #256	; 0x100
   809ce:	d11a      	bne.n	80a06 <twi_master_write+0x7a>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   809d0:	f013 0f04 	tst.w	r3, #4
   809d4:	d003      	beq.n	809de <twi_master_write+0x52>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   809d6:	7833      	ldrb	r3, [r6, #0]
   809d8:	6363      	str	r3, [r4, #52]	; 0x34

		cnt--;
   809da:	3d01      	subs	r5, #1
		}

		if (!(status & TWI_SR_TXRDY)) {
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   809dc:	3601      	adds	r6, #1
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
   809de:	2d00      	cmp	r5, #0
   809e0:	d1f2      	bne.n	809c8 <twi_master_write+0x3c>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   809e2:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   809e4:	f413 7080 	ands.w	r0, r3, #256	; 0x100
   809e8:	d10f      	bne.n	80a0a <twi_master_write+0x7e>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   809ea:	f013 0f04 	tst.w	r3, #4
   809ee:	d0f8      	beq.n	809e2 <twi_master_write+0x56>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   809f0:	2302      	movs	r3, #2
   809f2:	6023      	str	r3, [r4, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   809f4:	6a23      	ldr	r3, [r4, #32]
   809f6:	f013 0f01 	tst.w	r3, #1
   809fa:	d0fb      	beq.n	809f4 <twi_master_write+0x68>
   809fc:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   809fe:	2001      	movs	r0, #1
   80a00:	bd70      	pop	{r4, r5, r6, pc}

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80a02:	2005      	movs	r0, #5
   80a04:	bd70      	pop	{r4, r5, r6, pc}
   80a06:	2005      	movs	r0, #5
   80a08:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80a0a:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   80a0c:	bd70      	pop	{r4, r5, r6, pc}
   80a0e:	bf00      	nop
   80a10:	00080895 	.word	0x00080895

00080a14 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80a14:	e7fe      	b.n	80a14 <Dummy_Handler>
   80a16:	bf00      	nop

00080a18 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80a18:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80a1a:	4b1e      	ldr	r3, [pc, #120]	; (80a94 <Reset_Handler+0x7c>)
   80a1c:	4a1e      	ldr	r2, [pc, #120]	; (80a98 <Reset_Handler+0x80>)
   80a1e:	429a      	cmp	r2, r3
   80a20:	d003      	beq.n	80a2a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80a22:	4b1e      	ldr	r3, [pc, #120]	; (80a9c <Reset_Handler+0x84>)
   80a24:	4a1b      	ldr	r2, [pc, #108]	; (80a94 <Reset_Handler+0x7c>)
   80a26:	429a      	cmp	r2, r3
   80a28:	d304      	bcc.n	80a34 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80a2a:	4b1d      	ldr	r3, [pc, #116]	; (80aa0 <Reset_Handler+0x88>)
   80a2c:	4a1d      	ldr	r2, [pc, #116]	; (80aa4 <Reset_Handler+0x8c>)
   80a2e:	429a      	cmp	r2, r3
   80a30:	d30f      	bcc.n	80a52 <Reset_Handler+0x3a>
   80a32:	e01a      	b.n	80a6a <Reset_Handler+0x52>
   80a34:	4917      	ldr	r1, [pc, #92]	; (80a94 <Reset_Handler+0x7c>)
   80a36:	4b1c      	ldr	r3, [pc, #112]	; (80aa8 <Reset_Handler+0x90>)
   80a38:	1a5b      	subs	r3, r3, r1
   80a3a:	f023 0303 	bic.w	r3, r3, #3
   80a3e:	3304      	adds	r3, #4
   80a40:	4a15      	ldr	r2, [pc, #84]	; (80a98 <Reset_Handler+0x80>)
   80a42:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   80a44:	f852 0b04 	ldr.w	r0, [r2], #4
   80a48:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80a4c:	429a      	cmp	r2, r3
   80a4e:	d1f9      	bne.n	80a44 <Reset_Handler+0x2c>
   80a50:	e7eb      	b.n	80a2a <Reset_Handler+0x12>
   80a52:	4b16      	ldr	r3, [pc, #88]	; (80aac <Reset_Handler+0x94>)
   80a54:	4a16      	ldr	r2, [pc, #88]	; (80ab0 <Reset_Handler+0x98>)
   80a56:	1ad2      	subs	r2, r2, r3
   80a58:	f022 0203 	bic.w	r2, r2, #3
   80a5c:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80a5e:	3b04      	subs	r3, #4
		*pDest++ = 0;
   80a60:	2100      	movs	r1, #0
   80a62:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80a66:	4293      	cmp	r3, r2
   80a68:	d1fb      	bne.n	80a62 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80a6a:	4b12      	ldr	r3, [pc, #72]	; (80ab4 <Reset_Handler+0x9c>)
   80a6c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80a70:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80a74:	4910      	ldr	r1, [pc, #64]	; (80ab8 <Reset_Handler+0xa0>)
   80a76:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80a78:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80a7c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80a80:	d203      	bcs.n	80a8a <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80a82:	688b      	ldr	r3, [r1, #8]
   80a84:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80a88:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80a8a:	4b0c      	ldr	r3, [pc, #48]	; (80abc <Reset_Handler+0xa4>)
   80a8c:	4798      	blx	r3

	/* Branch to main function */
	main();
   80a8e:	4b0c      	ldr	r3, [pc, #48]	; (80ac0 <Reset_Handler+0xa8>)
   80a90:	4798      	blx	r3
   80a92:	e7fe      	b.n	80a92 <Reset_Handler+0x7a>
   80a94:	20070000 	.word	0x20070000
   80a98:	00083668 	.word	0x00083668
   80a9c:	2007096c 	.word	0x2007096c
   80aa0:	200721a0 	.word	0x200721a0
   80aa4:	2007096c 	.word	0x2007096c
   80aa8:	2007096b 	.word	0x2007096b
   80aac:	20070970 	.word	0x20070970
   80ab0:	200721a3 	.word	0x200721a3
   80ab4:	00080000 	.word	0x00080000
   80ab8:	e000ed00 	.word	0xe000ed00
   80abc:	00082bb9 	.word	0x00082bb9
   80ac0:	000821e9 	.word	0x000821e9

00080ac4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80ac4:	4b3e      	ldr	r3, [pc, #248]	; (80bc0 <SystemCoreClockUpdate+0xfc>)
   80ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80ac8:	f003 0303 	and.w	r3, r3, #3
   80acc:	2b03      	cmp	r3, #3
   80ace:	d85f      	bhi.n	80b90 <SystemCoreClockUpdate+0xcc>
   80ad0:	e8df f003 	tbb	[pc, r3]
   80ad4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80ad8:	4b3a      	ldr	r3, [pc, #232]	; (80bc4 <SystemCoreClockUpdate+0x100>)
   80ada:	695b      	ldr	r3, [r3, #20]
   80adc:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80ae0:	bf14      	ite	ne
   80ae2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80ae6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80aea:	4b37      	ldr	r3, [pc, #220]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80aec:	601a      	str	r2, [r3, #0]
   80aee:	e04f      	b.n	80b90 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80af0:	4b33      	ldr	r3, [pc, #204]	; (80bc0 <SystemCoreClockUpdate+0xfc>)
   80af2:	6a1b      	ldr	r3, [r3, #32]
   80af4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80af8:	d003      	beq.n	80b02 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80afa:	4a34      	ldr	r2, [pc, #208]	; (80bcc <SystemCoreClockUpdate+0x108>)
   80afc:	4b32      	ldr	r3, [pc, #200]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80afe:	601a      	str	r2, [r3, #0]
   80b00:	e046      	b.n	80b90 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80b02:	4a33      	ldr	r2, [pc, #204]	; (80bd0 <SystemCoreClockUpdate+0x10c>)
   80b04:	4b30      	ldr	r3, [pc, #192]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80b06:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80b08:	4b2d      	ldr	r3, [pc, #180]	; (80bc0 <SystemCoreClockUpdate+0xfc>)
   80b0a:	6a1b      	ldr	r3, [r3, #32]
   80b0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b10:	2b10      	cmp	r3, #16
   80b12:	d002      	beq.n	80b1a <SystemCoreClockUpdate+0x56>
   80b14:	2b20      	cmp	r3, #32
   80b16:	d004      	beq.n	80b22 <SystemCoreClockUpdate+0x5e>
   80b18:	e03a      	b.n	80b90 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80b1a:	4a2e      	ldr	r2, [pc, #184]	; (80bd4 <SystemCoreClockUpdate+0x110>)
   80b1c:	4b2a      	ldr	r3, [pc, #168]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80b1e:	601a      	str	r2, [r3, #0]
				break;
   80b20:	e036      	b.n	80b90 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80b22:	4a2a      	ldr	r2, [pc, #168]	; (80bcc <SystemCoreClockUpdate+0x108>)
   80b24:	4b28      	ldr	r3, [pc, #160]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80b26:	601a      	str	r2, [r3, #0]
				break;
   80b28:	e032      	b.n	80b90 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80b2a:	4b25      	ldr	r3, [pc, #148]	; (80bc0 <SystemCoreClockUpdate+0xfc>)
   80b2c:	6a1b      	ldr	r3, [r3, #32]
   80b2e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b32:	d003      	beq.n	80b3c <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80b34:	4a25      	ldr	r2, [pc, #148]	; (80bcc <SystemCoreClockUpdate+0x108>)
   80b36:	4b24      	ldr	r3, [pc, #144]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80b38:	601a      	str	r2, [r3, #0]
   80b3a:	e012      	b.n	80b62 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80b3c:	4a24      	ldr	r2, [pc, #144]	; (80bd0 <SystemCoreClockUpdate+0x10c>)
   80b3e:	4b22      	ldr	r3, [pc, #136]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80b40:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80b42:	4b1f      	ldr	r3, [pc, #124]	; (80bc0 <SystemCoreClockUpdate+0xfc>)
   80b44:	6a1b      	ldr	r3, [r3, #32]
   80b46:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b4a:	2b10      	cmp	r3, #16
   80b4c:	d002      	beq.n	80b54 <SystemCoreClockUpdate+0x90>
   80b4e:	2b20      	cmp	r3, #32
   80b50:	d004      	beq.n	80b5c <SystemCoreClockUpdate+0x98>
   80b52:	e006      	b.n	80b62 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80b54:	4a1f      	ldr	r2, [pc, #124]	; (80bd4 <SystemCoreClockUpdate+0x110>)
   80b56:	4b1c      	ldr	r3, [pc, #112]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80b58:	601a      	str	r2, [r3, #0]
				break;
   80b5a:	e002      	b.n	80b62 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80b5c:	4a1b      	ldr	r2, [pc, #108]	; (80bcc <SystemCoreClockUpdate+0x108>)
   80b5e:	4b1a      	ldr	r3, [pc, #104]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80b60:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80b62:	4b17      	ldr	r3, [pc, #92]	; (80bc0 <SystemCoreClockUpdate+0xfc>)
   80b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b66:	f003 0303 	and.w	r3, r3, #3
   80b6a:	2b02      	cmp	r3, #2
   80b6c:	d10d      	bne.n	80b8a <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80b6e:	4a14      	ldr	r2, [pc, #80]	; (80bc0 <SystemCoreClockUpdate+0xfc>)
   80b70:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b72:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80b74:	4814      	ldr	r0, [pc, #80]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80b76:	f3c3 410a 	ubfx	r1, r3, #16, #11
   80b7a:	6803      	ldr	r3, [r0, #0]
   80b7c:	fb01 3303 	mla	r3, r1, r3, r3
   80b80:	b2d2      	uxtb	r2, r2
   80b82:	fbb3 f3f2 	udiv	r3, r3, r2
   80b86:	6003      	str	r3, [r0, #0]
   80b88:	e002      	b.n	80b90 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80b8a:	4a13      	ldr	r2, [pc, #76]	; (80bd8 <SystemCoreClockUpdate+0x114>)
   80b8c:	4b0e      	ldr	r3, [pc, #56]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80b8e:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80b90:	4b0b      	ldr	r3, [pc, #44]	; (80bc0 <SystemCoreClockUpdate+0xfc>)
   80b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b94:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b98:	2b70      	cmp	r3, #112	; 0x70
   80b9a:	d107      	bne.n	80bac <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80b9c:	4a0a      	ldr	r2, [pc, #40]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80b9e:	6813      	ldr	r3, [r2, #0]
   80ba0:	490e      	ldr	r1, [pc, #56]	; (80bdc <SystemCoreClockUpdate+0x118>)
   80ba2:	fba1 1303 	umull	r1, r3, r1, r3
   80ba6:	085b      	lsrs	r3, r3, #1
   80ba8:	6013      	str	r3, [r2, #0]
   80baa:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80bac:	4b04      	ldr	r3, [pc, #16]	; (80bc0 <SystemCoreClockUpdate+0xfc>)
   80bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80bb0:	4905      	ldr	r1, [pc, #20]	; (80bc8 <SystemCoreClockUpdate+0x104>)
   80bb2:	f3c3 1202 	ubfx	r2, r3, #4, #3
   80bb6:	680b      	ldr	r3, [r1, #0]
   80bb8:	40d3      	lsrs	r3, r2
   80bba:	600b      	str	r3, [r1, #0]
   80bbc:	4770      	bx	lr
   80bbe:	bf00      	nop
   80bc0:	400e0600 	.word	0x400e0600
   80bc4:	400e1a10 	.word	0x400e1a10
   80bc8:	2007012c 	.word	0x2007012c
   80bcc:	00b71b00 	.word	0x00b71b00
   80bd0:	003d0900 	.word	0x003d0900
   80bd4:	007a1200 	.word	0x007a1200
   80bd8:	0e4e1c00 	.word	0x0e4e1c00
   80bdc:	aaaaaaab 	.word	0xaaaaaaab

00080be0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80be0:	4b09      	ldr	r3, [pc, #36]	; (80c08 <_sbrk+0x28>)
   80be2:	681b      	ldr	r3, [r3, #0]
   80be4:	b913      	cbnz	r3, 80bec <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80be6:	4a09      	ldr	r2, [pc, #36]	; (80c0c <_sbrk+0x2c>)
   80be8:	4b07      	ldr	r3, [pc, #28]	; (80c08 <_sbrk+0x28>)
   80bea:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80bec:	4b06      	ldr	r3, [pc, #24]	; (80c08 <_sbrk+0x28>)
   80bee:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80bf0:	181a      	adds	r2, r3, r0
   80bf2:	4907      	ldr	r1, [pc, #28]	; (80c10 <_sbrk+0x30>)
   80bf4:	4291      	cmp	r1, r2
   80bf6:	db04      	blt.n	80c02 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80bf8:	4610      	mov	r0, r2
   80bfa:	4a03      	ldr	r2, [pc, #12]	; (80c08 <_sbrk+0x28>)
   80bfc:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80bfe:	4618      	mov	r0, r3
   80c00:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80c02:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80c06:	4770      	bx	lr
   80c08:	20070988 	.word	0x20070988
   80c0c:	200741a0 	.word	0x200741a0
   80c10:	20087ffc 	.word	0x20087ffc

00080c14 <adc_initialize>:

#include "ADC.h" 

/* A global Analog to Digital Controller initialization function */
void adc_initialize(void)
{
   80c14:	b570      	push	{r4, r5, r6, lr}
	pmc_enable_periph_clk(ID_ADC);
   80c16:	2025      	movs	r0, #37	; 0x25
   80c18:	4b19      	ldr	r3, [pc, #100]	; (80c80 <adc_initialize+0x6c>)
   80c1a:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), ADC_FREQ_MIN, ADC_STARTUP_TIME_4);
   80c1c:	4c19      	ldr	r4, [pc, #100]	; (80c84 <adc_initialize+0x70>)
   80c1e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
   80c22:	4a19      	ldr	r2, [pc, #100]	; (80c88 <adc_initialize+0x74>)
   80c24:	4919      	ldr	r1, [pc, #100]	; (80c8c <adc_initialize+0x78>)
   80c26:	4620      	mov	r0, r4
   80c28:	4d19      	ldr	r5, [pc, #100]	; (80c90 <adc_initialize+0x7c>)
   80c2a:	47a8      	blx	r5
	adc_configure_timing(ADC, 1, ADC_SETTLING_TIME_3, 1);
   80c2c:	2301      	movs	r3, #1
   80c2e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80c32:	4619      	mov	r1, r3
   80c34:	4620      	mov	r0, r4
   80c36:	4d17      	ldr	r5, [pc, #92]	; (80c94 <adc_initialize+0x80>)
   80c38:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   80c3a:	2110      	movs	r1, #16
   80c3c:	4620      	mov	r0, r4
   80c3e:	4b16      	ldr	r3, [pc, #88]	; (80c98 <adc_initialize+0x84>)
   80c40:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
   80c42:	2200      	movs	r2, #0
   80c44:	4611      	mov	r1, r2
   80c46:	4620      	mov	r0, r4
   80c48:	4b14      	ldr	r3, [pc, #80]	; (80c9c <adc_initialize+0x88>)
   80c4a:	4798      	blx	r3
	adc_enable_tag(ADC);
   80c4c:	4620      	mov	r0, r4
   80c4e:	4b14      	ldr	r3, [pc, #80]	; (80ca0 <adc_initialize+0x8c>)
   80c50:	4798      	blx	r3
   80c52:	2300      	movs	r3, #0

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
			AdcChannels[i] = 0;
   80c54:	4e13      	ldr	r6, [pc, #76]	; (80ca4 <adc_initialize+0x90>)
   80c56:	461a      	mov	r2, r3
		for (uint16_t j = 0; j < ADC_MEDIAN_FILTER_LENGTH; j++)
			AdcData[i][j] = 0;
   80c58:	4c13      	ldr	r4, [pc, #76]	; (80ca8 <adc_initialize+0x94>)
		AdcMedianCounter[i] = 0;
   80c5a:	4d14      	ldr	r5, [pc, #80]	; (80cac <adc_initialize+0x98>)
	adc_enable_tag(ADC);

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
   80c5c:	b2d9      	uxtb	r1, r3
   80c5e:	2906      	cmp	r1, #6
			AdcChannels[i] = 0;
   80c60:	bf98      	it	ls
   80c62:	54f2      	strbls	r2, [r6, r3]
		for (uint16_t j = 0; j < ADC_MEDIAN_FILTER_LENGTH; j++)
			AdcData[i][j] = 0;
   80c64:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   80c68:	eb04 0140 	add.w	r1, r4, r0, lsl #1
   80c6c:	f824 2010 	strh.w	r2, [r4, r0, lsl #1]
   80c70:	804a      	strh	r2, [r1, #2]
   80c72:	808a      	strh	r2, [r1, #4]
		AdcMedianCounter[i] = 0;
   80c74:	54ea      	strb	r2, [r5, r3]
   80c76:	3301      	adds	r3, #1
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
	adc_enable_tag(ADC);

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
   80c78:	2b0f      	cmp	r3, #15
   80c7a:	d1ef      	bne.n	80c5c <adc_initialize+0x48>
			AdcData[i][j] = 0;
		AdcMedianCounter[i] = 0;
	}

	
}
   80c7c:	bd70      	pop	{r4, r5, r6, pc}
   80c7e:	bf00      	nop
   80c80:	00080705 	.word	0x00080705
   80c84:	400c0000 	.word	0x400c0000
   80c88:	000f4240 	.word	0x000f4240
   80c8c:	0a037a00 	.word	0x0a037a00
   80c90:	00080269 	.word	0x00080269
   80c94:	000802bd 	.word	0x000802bd
   80c98:	0008029d 	.word	0x0008029d
   80c9c:	000802ad 	.word	0x000802ad
   80ca0:	000802ed 	.word	0x000802ed
   80ca4:	20071cd8 	.word	0x20071cd8
   80ca8:	200717f0 	.word	0x200717f0
   80cac:	20071854 	.word	0x20071854

00080cb0 <adc_turn_on_multiple_channels>:
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
   80cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80cb4:	4689      	mov	r9, r1
   80cb6:	4692      	mov	sl, r2
   80cb8:	1e45      	subs	r5, r0, #1
   80cba:	2400      	movs	r4, #0
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80cbc:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80cfc <adc_turn_on_multiple_channels+0x4c>
   80cc0:	4f0c      	ldr	r7, [pc, #48]	; (80cf4 <adc_turn_on_multiple_channels+0x44>)
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80cc2:	4e0d      	ldr	r6, [pc, #52]	; (80cf8 <adc_turn_on_multiple_channels+0x48>)
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80cc4:	f815 1f01 	ldrb.w	r1, [r5, #1]!
   80cc8:	4640      	mov	r0, r8
   80cca:	47b8      	blx	r7
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80ccc:	782b      	ldrb	r3, [r5, #0]
   80cce:	5533      	strb	r3, [r6, r4]
   80cd0:	3401      	adds	r4, #1
	
}
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
   80cd2:	2c07      	cmp	r4, #7
   80cd4:	d1f6      	bne.n	80cc4 <adc_turn_on_multiple_channels+0x14>
		adc_enable_channel(ADC, ChannelNumber[i]);
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
		//uart_print_string("Channel: "); uart_print_int(channel_number[i]);
	}
	if (EnableAdcInterrupt)
   80cd6:	f1b9 0f00 	cmp.w	r9, #0
   80cda:	d008      	beq.n	80cee <adc_turn_on_multiple_channels+0x3e>
	{
		adc_enable_interrupt(ADC, ADC_IER_DRDY);
   80cdc:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
   80ce0:	4806      	ldr	r0, [pc, #24]	; (80cfc <adc_turn_on_multiple_channels+0x4c>)
   80ce2:	4b07      	ldr	r3, [pc, #28]	; (80d00 <adc_turn_on_multiple_channels+0x50>)
   80ce4:	4798      	blx	r3
		interrupts_enable_interrupt_vector(ADC_IRQn, AdcInterruptPriority);
   80ce6:	4651      	mov	r1, sl
   80ce8:	2025      	movs	r0, #37	; 0x25
   80cea:	4b06      	ldr	r3, [pc, #24]	; (80d04 <adc_turn_on_multiple_channels+0x54>)
   80cec:	4798      	blx	r3
   80cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80cf2:	bf00      	nop
   80cf4:	000802e1 	.word	0x000802e1
   80cf8:	20071cd8 	.word	0x20071cd8
   80cfc:	400c0000 	.word	0x400c0000
   80d00:	000802f9 	.word	0x000802f9
   80d04:	0008107d 	.word	0x0008107d

00080d08 <ADC_Handler>:
	}
}

void ADC_Handler(void)
{
   80d08:	b410      	push	{r4}
	7 6 5 4 3 2 1 0
	     LDATA   
	CHNB: Channel number
	LDATA: Last Data Converted */
	/************************************************************************/
	uint16_t Result = ADC->ADC_LCDR; //Last converted data register
   80d0a:	4b0f      	ldr	r3, [pc, #60]	; (80d48 <ADC_Handler+0x40>)
   80d0c:	6a1b      	ldr	r3, [r3, #32]
   80d0e:	b29b      	uxth	r3, r3
	uint16_t ChannelNumber = ((Result & 0xF000) >> 12);
	AdcData[ChannelNumber][AdcMedianCounter[ChannelNumber]] = (0x0FFF & Result); // Discard channel number from results
   80d10:	0b19      	lsrs	r1, r3, #12
   80d12:	480e      	ldr	r0, [pc, #56]	; (80d4c <ADC_Handler+0x44>)
   80d14:	5c44      	ldrb	r4, [r0, r1]
   80d16:	f3c3 030b 	ubfx	r3, r3, #0, #12
   80d1a:	eb01 0241 	add.w	r2, r1, r1, lsl #1
   80d1e:	4422      	add	r2, r4
   80d20:	4c0b      	ldr	r4, [pc, #44]	; (80d50 <ADC_Handler+0x48>)
   80d22:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
	AdcMedianCounter[ChannelNumber] = (AdcMedianCounter[ChannelNumber] + 1) % ADC_MEDIAN_FILTER_LENGTH;
   80d26:	5c43      	ldrb	r3, [r0, r1]
   80d28:	3301      	adds	r3, #1
   80d2a:	4a0a      	ldr	r2, [pc, #40]	; (80d54 <ADC_Handler+0x4c>)
   80d2c:	fb82 4203 	smull	r4, r2, r2, r3
   80d30:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
   80d34:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   80d38:	1a9b      	subs	r3, r3, r2
   80d3a:	b2db      	uxtb	r3, r3
   80d3c:	5443      	strb	r3, [r0, r1]
	AdcFlag = TRUE;
   80d3e:	2201      	movs	r2, #1
   80d40:	4b05      	ldr	r3, [pc, #20]	; (80d58 <ADC_Handler+0x50>)
   80d42:	701a      	strb	r2, [r3, #0]
   80d44:	bc10      	pop	{r4}
   80d46:	4770      	bx	lr
   80d48:	400c0000 	.word	0x400c0000
   80d4c:	20071854 	.word	0x20071854
   80d50:	200717f0 	.word	0x200717f0
   80d54:	55555556 	.word	0x55555556
   80d58:	20071cd5 	.word	0x20071cd5

00080d5c <decoders_crank_primary>:

#include "decoders.h"


void decoders_crank_primary(void)
{
   80d5c:	b538      	push	{r3, r4, r5, lr}
	if (CrankSignalFlag)
   80d5e:	4b26      	ldr	r3, [pc, #152]	; (80df8 <decoders_crank_primary+0x9c>)
   80d60:	781b      	ldrb	r3, [r3, #0]
   80d62:	f013 0fff 	tst.w	r3, #255	; 0xff
   80d66:	d046      	beq.n	80df6 <decoders_crank_primary+0x9a>
	{
		if(CrankCurrCycleCounts > (3 * (CrankPrevCycleCounts >> 1)))
   80d68:	4b24      	ldr	r3, [pc, #144]	; (80dfc <decoders_crank_primary+0xa0>)
   80d6a:	681b      	ldr	r3, [r3, #0]
   80d6c:	4a24      	ldr	r2, [pc, #144]	; (80e00 <decoders_crank_primary+0xa4>)
   80d6e:	6812      	ldr	r2, [r2, #0]
   80d70:	085b      	lsrs	r3, r3, #1
   80d72:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   80d76:	4293      	cmp	r3, r2
   80d78:	d223      	bcs.n	80dc2 <decoders_crank_primary+0x66>
		{
			CrankTooth = 0;
   80d7a:	2400      	movs	r4, #0
   80d7c:	4b21      	ldr	r3, [pc, #132]	; (80e04 <decoders_crank_primary+0xa8>)
   80d7e:	801c      	strh	r4, [r3, #0]
			CamSignalFlag ^= TRUE;
   80d80:	4a21      	ldr	r2, [pc, #132]	; (80e08 <decoders_crank_primary+0xac>)
   80d82:	7813      	ldrb	r3, [r2, #0]
   80d84:	f083 0301 	eor.w	r3, r3, #1
   80d88:	7013      	strb	r3, [r2, #0]
			CrankFirstTach = 11 - math_ign_time_teeth(DEGREE_TEST);
   80d8a:	2023      	movs	r0, #35	; 0x23
   80d8c:	4b1f      	ldr	r3, [pc, #124]	; (80e0c <decoders_crank_primary+0xb0>)
   80d8e:	4798      	blx	r3
   80d90:	f1c0 000b 	rsb	r0, r0, #11
   80d94:	b2c0      	uxtb	r0, r0
   80d96:	4b1e      	ldr	r3, [pc, #120]	; (80e10 <decoders_crank_primary+0xb4>)
   80d98:	7018      	strb	r0, [r3, #0]
			CrankFirstInterval = math_ign_time_interval(DEGREE_TEST, CrankPrevCycleCounts) + decoders_tooth_degree_correction();
   80d9a:	4d18      	ldr	r5, [pc, #96]	; (80dfc <decoders_crank_primary+0xa0>)
   80d9c:	6829      	ldr	r1, [r5, #0]
   80d9e:	2023      	movs	r0, #35	; 0x23
   80da0:	4b1c      	ldr	r3, [pc, #112]	; (80e14 <decoders_crank_primary+0xb8>)
   80da2:	4798      	blx	r3
// Ignition timing correction.  
// The 0 is at the middle of the tooth and calculations are done at the edge of every tooth.
// This function corrects the calculations by shifting the tach degree (0 and 180 in this case) to the middle of the tooth
uint32_t decoders_tooth_degree_correction(void)
{
	return CrankPrevCycleCounts/4;
   80da4:	682b      	ldr	r3, [r5, #0]
		if(CrankCurrCycleCounts > (3 * (CrankPrevCycleCounts >> 1)))
		{
			CrankTooth = 0;
			CamSignalFlag ^= TRUE;
			CrankFirstTach = 11 - math_ign_time_teeth(DEGREE_TEST);
			CrankFirstInterval = math_ign_time_interval(DEGREE_TEST, CrankPrevCycleCounts) + decoders_tooth_degree_correction();
   80da6:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   80daa:	4b1b      	ldr	r3, [pc, #108]	; (80e18 <decoders_crank_primary+0xbc>)
   80dac:	6018      	str	r0, [r3, #0]
			
			// RPM calculations
			uint64_t CalcRpm = GLOBAL_TIMER_FREQ * 60 / CrankRevCounts;
   80dae:	4a1b      	ldr	r2, [pc, #108]	; (80e1c <decoders_crank_primary+0xc0>)
   80db0:	6811      	ldr	r1, [r2, #0]
			// TODO: CHECK if calculated RPM is crap, well above redline (high frequency filter)
			engine_realtime.Rpm = (uint16_t)CalcRpm; // divide by 2 for testing cranking enrichment 5.6.17
   80db2:	4b1b      	ldr	r3, [pc, #108]	; (80e20 <decoders_crank_primary+0xc4>)
   80db4:	fbb3 f3f1 	udiv	r3, r3, r1
   80db8:	b29b      	uxth	r3, r3
   80dba:	491a      	ldr	r1, [pc, #104]	; (80e24 <decoders_crank_primary+0xc8>)
   80dbc:	81cb      	strh	r3, [r1, #14]
			CrankRevCounts = 0;
   80dbe:	6014      	str	r4, [r2, #0]
   80dc0:	e016      	b.n	80df0 <decoders_crank_primary+0x94>
			
		}
		else if (CrankTooth == 12)
   80dc2:	4b10      	ldr	r3, [pc, #64]	; (80e04 <decoders_crank_primary+0xa8>)
   80dc4:	881b      	ldrh	r3, [r3, #0]
   80dc6:	b29b      	uxth	r3, r3
   80dc8:	2b0c      	cmp	r3, #12
   80dca:	d111      	bne.n	80df0 <decoders_crank_primary+0x94>
		{
			CrankSecondTach = 23 - math_ign_time_teeth(DEGREE_TEST);
   80dcc:	2023      	movs	r0, #35	; 0x23
   80dce:	4b0f      	ldr	r3, [pc, #60]	; (80e0c <decoders_crank_primary+0xb0>)
   80dd0:	4798      	blx	r3
   80dd2:	f1c0 0017 	rsb	r0, r0, #23
   80dd6:	b2c0      	uxtb	r0, r0
   80dd8:	4b13      	ldr	r3, [pc, #76]	; (80e28 <decoders_crank_primary+0xcc>)
   80dda:	7018      	strb	r0, [r3, #0]
			CrankSecondInterval = math_ign_time_interval(DEGREE_TEST, CrankPrevCycleCounts) + decoders_tooth_degree_correction();
   80ddc:	4c07      	ldr	r4, [pc, #28]	; (80dfc <decoders_crank_primary+0xa0>)
   80dde:	6821      	ldr	r1, [r4, #0]
   80de0:	2023      	movs	r0, #35	; 0x23
   80de2:	4b0c      	ldr	r3, [pc, #48]	; (80e14 <decoders_crank_primary+0xb8>)
   80de4:	4798      	blx	r3
// Ignition timing correction.  
// The 0 is at the middle of the tooth and calculations are done at the edge of every tooth.
// This function corrects the calculations by shifting the tach degree (0 and 180 in this case) to the middle of the tooth
uint32_t decoders_tooth_degree_correction(void)
{
	return CrankPrevCycleCounts/4;
   80de6:	6823      	ldr	r3, [r4, #0]
			
		}
		else if (CrankTooth == 12)
		{
			CrankSecondTach = 23 - math_ign_time_teeth(DEGREE_TEST);
			CrankSecondInterval = math_ign_time_interval(DEGREE_TEST, CrankPrevCycleCounts) + decoders_tooth_degree_correction();
   80de8:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   80dec:	4b0f      	ldr	r3, [pc, #60]	; (80e2c <decoders_crank_primary+0xd0>)
   80dee:	6018      	str	r0, [r3, #0]
		}
		CrankSignalFlag = FALSE;
   80df0:	2200      	movs	r2, #0
   80df2:	4b01      	ldr	r3, [pc, #4]	; (80df8 <decoders_crank_primary+0x9c>)
   80df4:	701a      	strb	r2, [r3, #0]
   80df6:	bd38      	pop	{r3, r4, r5, pc}
   80df8:	20072190 	.word	0x20072190
   80dfc:	20072184 	.word	0x20072184
   80e00:	20070a1c 	.word	0x20070a1c
   80e04:	200720e0 	.word	0x200720e0
   80e08:	20071cd4 	.word	0x20071cd4
   80e0c:	00081329 	.word	0x00081329
   80e10:	20071cc0 	.word	0x20071cc0
   80e14:	00081361 	.word	0x00081361
   80e18:	20072198 	.word	0x20072198
   80e1c:	200709d0 	.word	0x200709d0
   80e20:	09634260 	.word	0x09634260
   80e24:	200713b8 	.word	0x200713b8
   80e28:	20071850 	.word	0x20071850
   80e2c:	2007184c 	.word	0x2007184c

00080e30 <decoders_toggle_ign1pin>:


// Toggle ignition pin 1
void decoders_toggle_ign1pin(void)
{
	uint32_t status =	PIOC->PIO_ODSR;			// Store the status on pins in port C
   80e30:	4b05      	ldr	r3, [pc, #20]	; (80e48 <decoders_toggle_ign1pin+0x18>)
   80e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	/*	Toggle output pin PC19	*/
	if (status & PIO_ODSR_P19)					// AND the status on pins in port C and the status of pin 19
   80e34:	f413 2f00 	tst.w	r3, #524288	; 0x80000
	{
		PIOC->PIO_CODR	=	IGN1_OUT;			// If PC19 is high,	Clear Output Data Register	-	Sets pin PC19 to low
   80e38:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80e3c:	4b02      	ldr	r3, [pc, #8]	; (80e48 <decoders_toggle_ign1pin+0x18>)
   80e3e:	bf14      	ite	ne
   80e40:	635a      	strne	r2, [r3, #52]	; 0x34
	}
	else
	{
		PIOC->PIO_SODR	=	IGN1_OUT;			// If PC19 is low,	Set Output Data Register	-	Sets pin PC19 to high
   80e42:	631a      	streq	r2, [r3, #48]	; 0x30
   80e44:	4770      	bx	lr
   80e46:	bf00      	nop
   80e48:	400e1200 	.word	0x400e1200

00080e4c <decoders_toggle_ign2pin>:
}

// Toggle ignition pin 2
void decoders_toggle_ign2pin(void)
{
	uint32_t status =	PIOC->PIO_ODSR;			// Store the status on pins in port C
   80e4c:	4b05      	ldr	r3, [pc, #20]	; (80e64 <decoders_toggle_ign2pin+0x18>)
   80e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	/*	Toggle output pin PC19	*/
	if (status & PIO_ODSR_P23)					// AND the status on pins in port C and the status of pin 19
   80e50:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
	{
		PIOC->PIO_CODR	=	IGN2_OUT;			// If PC19 is high,	Clear Output Data Register	-	Sets pin PC19 to low
   80e54:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80e58:	4b02      	ldr	r3, [pc, #8]	; (80e64 <decoders_toggle_ign2pin+0x18>)
   80e5a:	bf14      	ite	ne
   80e5c:	635a      	strne	r2, [r3, #52]	; 0x34
	}
	else
	{
		PIOC->PIO_SODR	=	IGN2_OUT;			// If PC19 is low,	Set Output Data Register	-	Sets pin PC19 to high
   80e5e:	631a      	streq	r2, [r3, #48]	; 0x30
   80e60:	4770      	bx	lr
   80e62:	bf00      	nop
   80e64:	400e1200 	.word	0x400e1200

00080e68 <decoders_toggle_ign3pin>:
}

// Toggle ignition pin 3
void decoders_toggle_ign3pin(void)
{
	uint32_t status =	PIOC->PIO_ODSR;			// Store the status on pins in port C
   80e68:	4b05      	ldr	r3, [pc, #20]	; (80e80 <decoders_toggle_ign3pin+0x18>)
   80e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	/*	Toggle output pin PC19	*/
	if (status & PIO_ODSR_P17)					// AND the status on pins in port C and the status of pin 19
   80e6c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
	{
		PIOC->PIO_CODR	=	IGN3_OUT;			// If PC19 is high,	Clear Output Data Register	-	Sets pin PC19 to low
   80e70:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   80e74:	4b02      	ldr	r3, [pc, #8]	; (80e80 <decoders_toggle_ign3pin+0x18>)
   80e76:	bf14      	ite	ne
   80e78:	635a      	strne	r2, [r3, #52]	; 0x34
	}
	else
	{
		PIOC->PIO_SODR	=	IGN3_OUT;			// If PC19 is low,	Set Output Data Register	-	Sets pin PC19 to high
   80e7a:	631a      	streq	r2, [r3, #48]	; 0x30
   80e7c:	4770      	bx	lr
   80e7e:	bf00      	nop
   80e80:	400e1200 	.word	0x400e1200

00080e84 <decoders_toggle_ign4pin>:
}

// Toggle ignition pin 4
void decoders_toggle_ign4pin(void)
{
	uint32_t status =	PIOC->PIO_ODSR;			// Store the status on pins in port C
   80e84:	4b05      	ldr	r3, [pc, #20]	; (80e9c <decoders_toggle_ign4pin+0x18>)
   80e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	/*	Toggle output pin PC19	*/
	if (status & PIO_ODSR_P25)					// AND the status on pins in port C and the status of pin 25
   80e88:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
	{
		PIOC->PIO_CODR	=	IGN4_OUT;			// If PC25 is high,	Clear Output Data Register	-	Sets pin PC25 to low
   80e8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80e90:	4b02      	ldr	r3, [pc, #8]	; (80e9c <decoders_toggle_ign4pin+0x18>)
   80e92:	bf14      	ite	ne
   80e94:	635a      	strne	r2, [r3, #52]	; 0x34
	}
	else
	{
		PIOC->PIO_SODR	=	IGN4_OUT;			// If PC25 is low,	Set Output Data Register	-	Sets pin PC25 to high
   80e96:	631a      	streq	r2, [r3, #48]	; 0x30
   80e98:	4770      	bx	lr
   80e9a:	bf00      	nop
   80e9c:	400e1200 	.word	0x400e1200

00080ea0 <eeprom_init>:

 #include "eeprom.h"

 // Initialization function
 void eeprom_init(void)
 {
   80ea0:	b500      	push	{lr}
   80ea2:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_TWI1);				// Enable peripheral clock
   80ea4:	2017      	movs	r0, #23
   80ea6:	4b10      	ldr	r3, [pc, #64]	; (80ee8 <eeprom_init+0x48>)
   80ea8:	4798      	blx	r3
	#define TWI_DATA_PIN PIO_PB12A_TWD1			// Define TWI data pin
	#define TWI_CLOCK_PIN PIO_PB13A_TWCK1		// Define TWI clock pin
	#define TWI_PERIPHERAL PIOB					// Define TWI peripheral (either A(TWI0) or B(TWI1))
	TWI_PERIPHERAL->PIO_IDR = TWI_DATA_PIN;		// Interrupt disable register
   80eaa:	4b10      	ldr	r3, [pc, #64]	; (80eec <eeprom_init+0x4c>)
   80eac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80eb0:	6459      	str	r1, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_IDR = TWI_CLOCK_PIN;	
   80eb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80eb6:	645a      	str	r2, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_PDR = TWI_DATA_PIN;		// Disable input/output which enables peripheral mode
   80eb8:	6059      	str	r1, [r3, #4]
	TWI_PERIPHERAL->PIO_PDR = TWI_CLOCK_PIN;
   80eba:	605a      	str	r2, [r3, #4]
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_DATA_PIN;	// Enable Peripheral A (TWI)
   80ebc:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80ebe:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
   80ec2:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_CLOCK_PIN;
   80ec4:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80ec6:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
   80eca:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_PUER = TWI_DATA_PIN;
   80ecc:	6659      	str	r1, [r3, #100]	; 0x64
	TWI_PERIPHERAL->PIO_PUER = TWI_CLOCK_PIN;
   80ece:	665a      	str	r2, [r3, #100]	; 0x64
	// Initialize TWI 
	twi_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz(); opt.speed = 400000; // 400KHz clock frequency
   80ed0:	4b07      	ldr	r3, [pc, #28]	; (80ef0 <eeprom_init+0x50>)
   80ed2:	9301      	str	r3, [sp, #4]
   80ed4:	4b07      	ldr	r3, [pc, #28]	; (80ef4 <eeprom_init+0x54>)
   80ed6:	9302      	str	r3, [sp, #8]
	twi_master_init(TWI1, &opt);
   80ed8:	a901      	add	r1, sp, #4
   80eda:	4807      	ldr	r0, [pc, #28]	; (80ef8 <eeprom_init+0x58>)
   80edc:	4b07      	ldr	r3, [pc, #28]	; (80efc <eeprom_init+0x5c>)
   80ede:	4798      	blx	r3
 }
   80ee0:	b005      	add	sp, #20
   80ee2:	f85d fb04 	ldr.w	pc, [sp], #4
   80ee6:	bf00      	nop
   80ee8:	00080705 	.word	0x00080705
   80eec:	400e1000 	.word	0x400e1000
   80ef0:	0501bd00 	.word	0x0501bd00
   80ef4:	00061a80 	.word	0x00061a80
   80ef8:	40090000 	.word	0x40090000
   80efc:	00080855 	.word	0x00080855

00080f00 <eeprom_read_byte>:

// More advanced function to read from the EEPROM
// It basicly checks for TWI comm. success and retries until it enables a Fault
uint8_t eeprom_read_byte(uint16_t address)
{
   80f00:	b5f0      	push	{r4, r5, r6, r7, lr}
   80f02:	b083      	sub	sp, #12
   80f04:	4607      	mov	r7, r0
	uint8_t result = 0;
   80f06:	ad02      	add	r5, sp, #8
   80f08:	2300      	movs	r3, #0
   80f0a:	f805 3d01 	strb.w	r3, [r5, #-1]!
   80f0e:	240a      	movs	r4, #10
	// Try to read specific number of times otherwise FAULT
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
		if (!(at24cxx_read_byte(address, &result) & AT24C_READ_FAIL))
   80f10:	4e0d      	ldr	r6, [pc, #52]	; (80f48 <eeprom_read_byte+0x48>)
   80f12:	4629      	mov	r1, r5
   80f14:	4638      	mov	r0, r7
   80f16:	47b0      	blx	r6
   80f18:	f010 0f01 	tst.w	r0, #1
   80f1c:	d102      	bne.n	80f24 <eeprom_read_byte+0x24>
			return result;
   80f1e:	f89d 0007 	ldrb.w	r0, [sp, #7]
   80f22:	e00f      	b.n	80f44 <eeprom_read_byte+0x44>
   80f24:	1e63      	subs	r3, r4, #1
// It basicly checks for TWI comm. success and retries until it enables a Fault
uint8_t eeprom_read_byte(uint16_t address)
{
	uint8_t result = 0;
	// Try to read specific number of times otherwise FAULT
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
   80f26:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   80f2a:	d1f2      	bne.n	80f12 <eeprom_read_byte+0x12>
		if (!(at24cxx_read_byte(address, &result) & AT24C_READ_FAIL))
			return result;

	// Let know that there is a fault on the Two wire interface
	engine_realtime.TwiFault = TRUE;
   80f2c:	4d07      	ldr	r5, [pc, #28]	; (80f4c <eeprom_read_byte+0x4c>)
   80f2e:	2401      	movs	r4, #1
   80f30:	77ec      	strb	r4, [r5, #31]
	uart_print_string("TwiFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   80f32:	4807      	ldr	r0, [pc, #28]	; (80f50 <eeprom_read_byte+0x50>)
   80f34:	4b07      	ldr	r3, [pc, #28]	; (80f54 <eeprom_read_byte+0x54>)
   80f36:	4798      	blx	r3
   80f38:	7fe8      	ldrb	r0, [r5, #31]
   80f3a:	4b07      	ldr	r3, [pc, #28]	; (80f58 <eeprom_read_byte+0x58>)
   80f3c:	4798      	blx	r3
   80f3e:	4b07      	ldr	r3, [pc, #28]	; (80f5c <eeprom_read_byte+0x5c>)
   80f40:	4798      	blx	r3
	return 1; // 1 is the safest number regarding IGN, VE and AFR map
   80f42:	4620      	mov	r0, r4
}
   80f44:	b003      	add	sp, #12
   80f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80f48:	000801f5 	.word	0x000801f5
   80f4c:	200713b8 	.word	0x200713b8
   80f50:	000834f4 	.word	0x000834f4
   80f54:	000820d5 	.word	0x000820d5
   80f58:	00082075 	.word	0x00082075
   80f5c:	000820c5 	.word	0x000820c5

00080f60 <cylinder_init>:
	table_init();
	cylinder_init();
}

void cylinder_init(void)
{
   80f60:	b410      	push	{r4}
   80f62:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NR_OF_CYL; i++)
	{
		cylinder[i].IgnCntTimingOn = 0;
   80f64:	4c06      	ldr	r4, [pc, #24]	; (80f80 <cylinder_init+0x20>)
   80f66:	4613      	mov	r3, r2
   80f68:	0110      	lsls	r0, r2, #4
   80f6a:	1821      	adds	r1, r4, r0
   80f6c:	5023      	str	r3, [r4, r0]
		cylinder[i].IgnCntTimingOff = 0;
   80f6e:	604b      	str	r3, [r1, #4]
		cylinder[i].InjCntTimingOn = 0;
   80f70:	608b      	str	r3, [r1, #8]
		cylinder[i].InjCntTimingOff = 0;
   80f72:	60cb      	str	r3, [r1, #12]
   80f74:	3201      	adds	r2, #1
	cylinder_init();
}

void cylinder_init(void)
{
	for (uint8_t i = 0; i < NR_OF_CYL; i++)
   80f76:	2a04      	cmp	r2, #4
   80f78:	d1f6      	bne.n	80f68 <cylinder_init+0x8>
		cylinder[i].IgnCntTimingOn = 0;
		cylinder[i].IgnCntTimingOff = 0;
		cylinder[i].InjCntTimingOn = 0;
		cylinder[i].InjCntTimingOff = 0;
	}
   80f7a:	bc10      	pop	{r4}
   80f7c:	4770      	bx	lr
   80f7e:	bf00      	nop
   80f80:	20070e24 	.word	0x20070e24

00080f84 <global_init>:
 */ 

#include "global.h"

void global_init(void)
{
   80f84:	b510      	push	{r4, lr}
	// DEBUG
	DebugCounter = 0;
   80f86:	2300      	movs	r3, #0
   80f88:	4a23      	ldr	r2, [pc, #140]	; (81018 <global_init+0x94>)
   80f8a:	6013      	str	r3, [r2, #0]
	// TODO: Read from EEPROM

	// Frequency scalers for ADC, TODO: Finish telemetry
	GlobalTimerFreqADCScaler = 50;
   80f8c:	2132      	movs	r1, #50	; 0x32
   80f8e:	4a23      	ldr	r2, [pc, #140]	; (8101c <global_init+0x98>)
   80f90:	8011      	strh	r1, [r2, #0]
	GlobalTimerFreqUARTScaler = 1;
   80f92:	2201      	movs	r2, #1
   80f94:	4922      	ldr	r1, [pc, #136]	; (81020 <global_init+0x9c>)
   80f96:	800a      	strh	r2, [r1, #0]
	GlobalTimerFreqTelemetryScaler = 1;
   80f98:	4922      	ldr	r1, [pc, #136]	; (81024 <global_init+0xa0>)
   80f9a:	800a      	strh	r2, [r1, #0]

	// Timer Variables
	CrankCurrCycleCounts = 0;
   80f9c:	4922      	ldr	r1, [pc, #136]	; (81028 <global_init+0xa4>)
   80f9e:	600b      	str	r3, [r1, #0]
	CrankPrevCycleCounts = 0;
   80fa0:	4922      	ldr	r1, [pc, #136]	; (8102c <global_init+0xa8>)
   80fa2:	600b      	str	r3, [r1, #0]
	CamCurrCycleCounts = 0;
   80fa4:	4922      	ldr	r1, [pc, #136]	; (81030 <global_init+0xac>)
   80fa6:	600b      	str	r3, [r1, #0]
	CrankTimerCounts = 0;
   80fa8:	4922      	ldr	r1, [pc, #136]	; (81034 <global_init+0xb0>)
   80faa:	600b      	str	r3, [r1, #0]
	CamTimerCounts = 0;
   80fac:	4922      	ldr	r1, [pc, #136]	; (81038 <global_init+0xb4>)
   80fae:	600b      	str	r3, [r1, #0]
	CrankTooth = 1;
   80fb0:	4922      	ldr	r1, [pc, #136]	; (8103c <global_init+0xb8>)
   80fb2:	800a      	strh	r2, [r1, #0]
	CrankSignalFlag = FALSE;
   80fb4:	4a22      	ldr	r2, [pc, #136]	; (81040 <global_init+0xbc>)
   80fb6:	7013      	strb	r3, [r2, #0]
	CamSignalFlag = FALSE;
   80fb8:	4a22      	ldr	r2, [pc, #136]	; (81044 <global_init+0xc0>)
   80fba:	7013      	strb	r3, [r2, #0]
	CrankRevCounts = 0;
   80fbc:	4a22      	ldr	r2, [pc, #136]	; (81048 <global_init+0xc4>)
   80fbe:	6013      	str	r3, [r2, #0]
	TachPulse = 12; // Calculate new RPM every half of the trigger wheel 24 tooths
   80fc0:	220c      	movs	r2, #12
   80fc2:	4b22      	ldr	r3, [pc, #136]	; (8104c <global_init+0xc8>)
   80fc4:	701a      	strb	r2, [r3, #0]

	storage_struct_read_eeprom_init(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);
   80fc6:	f241 3288 	movw	r2, #5000	; 0x1388
   80fca:	2142      	movs	r1, #66	; 0x42
   80fcc:	4820      	ldr	r0, [pc, #128]	; (81050 <global_init+0xcc>)
   80fce:	4c21      	ldr	r4, [pc, #132]	; (81054 <global_init+0xd0>)
   80fd0:	47a0      	blx	r4
	storage_struct_read_eeprom_init(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);
   80fd2:	f241 4250 	movw	r2, #5200	; 0x1450
   80fd6:	2140      	movs	r1, #64	; 0x40
   80fd8:	481f      	ldr	r0, [pc, #124]	; (81058 <global_init+0xd4>)
   80fda:	47a0      	blx	r4
	storage_struct_read_eeprom_init(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);
   80fdc:	f241 5218 	movw	r2, #5400	; 0x1518
   80fe0:	2140      	movs	r1, #64	; 0x40
   80fe2:	481e      	ldr	r0, [pc, #120]	; (8105c <global_init+0xd8>)
   80fe4:	47a0      	blx	r4
	storage_struct_read_eeprom_init(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);
   80fe6:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   80fea:	2140      	movs	r1, #64	; 0x40
   80fec:	481c      	ldr	r0, [pc, #112]	; (81060 <global_init+0xdc>)
   80fee:	47a0      	blx	r4
	storage_struct_read_eeprom_init(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);
   80ff0:	f241 62a8 	movw	r2, #5800	; 0x16a8
   80ff4:	21a0      	movs	r1, #160	; 0xa0
   80ff6:	481b      	ldr	r0, [pc, #108]	; (81064 <global_init+0xe0>)
   80ff8:	47a0      	blx	r4
	storage_struct_read_eeprom_init(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);
   80ffa:	f241 7270 	movw	r2, #6000	; 0x1770
   80ffe:	21c0      	movs	r1, #192	; 0xc0
   81000:	4819      	ldr	r0, [pc, #100]	; (81068 <global_init+0xe4>)
   81002:	47a0      	blx	r4

	storage_init_struct_to_zero(&engine_realtime, sizeof(engine_realtime));
   81004:	2122      	movs	r1, #34	; 0x22
   81006:	4819      	ldr	r0, [pc, #100]	; (8106c <global_init+0xe8>)
   81008:	4b19      	ldr	r3, [pc, #100]	; (81070 <global_init+0xec>)
   8100a:	4798      	blx	r3

	table_init();
   8100c:	4b19      	ldr	r3, [pc, #100]	; (81074 <global_init+0xf0>)
   8100e:	4798      	blx	r3
	cylinder_init();
   81010:	4b19      	ldr	r3, [pc, #100]	; (81078 <global_init+0xf4>)
   81012:	4798      	blx	r3
   81014:	bd10      	pop	{r4, pc}
   81016:	bf00      	nop
   81018:	20070a18 	.word	0x20070a18
   8101c:	20071864 	.word	0x20071864
   81020:	2007184a 	.word	0x2007184a
   81024:	20071c7e 	.word	0x20071c7e
   81028:	20070a1c 	.word	0x20070a1c
   8102c:	20072184 	.word	0x20072184
   81030:	200709c4 	.word	0x200709c4
   81034:	200709c0 	.word	0x200709c0
   81038:	200713dc 	.word	0x200713dc
   8103c:	200720e0 	.word	0x200720e0
   81040:	20072190 	.word	0x20072190
   81044:	20071cd4 	.word	0x20071cd4
   81048:	200709d0 	.word	0x200709d0
   8104c:	20072192 	.word	0x20072192
   81050:	20070f34 	.word	0x20070f34
   81054:	000814c9 	.word	0x000814c9
   81058:	20070f78 	.word	0x20070f78
   8105c:	200709d4 	.word	0x200709d4
   81060:	20071c80 	.word	0x20071c80
   81064:	200720e4 	.word	0x200720e4
   81068:	20070e74 	.word	0x20070e74
   8106c:	200713b8 	.word	0x200713b8
   81070:	000814dd 	.word	0x000814dd
   81074:	000815b9 	.word	0x000815b9
   81078:	00080f61 	.word	0x00080f61

0008107c <interrupts_enable_interrupt_vector>:

#include "interrupts.h"

/* Initialize nested vector interrupts */
void interrupts_enable_interrupt_vector(uint32_t IRQN, uint32_t Priority)
{
   8107c:	b410      	push	{r4}
	NVIC_DisableIRQ(IRQN);
   8107e:	b242      	sxtb	r2, r0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   81080:	b2c0      	uxtb	r0, r0
   81082:	f000 041f 	and.w	r4, r0, #31
   81086:	2301      	movs	r3, #1
   81088:	fa03 f404 	lsl.w	r4, r3, r4
   8108c:	0953      	lsrs	r3, r2, #5
   8108e:	009b      	lsls	r3, r3, #2
   81090:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   81094:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   81098:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   8109c:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
   810a0:	2a00      	cmp	r2, #0
   810a2:	da06      	bge.n	810b2 <interrupts_enable_interrupt_vector+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   810a4:	f000 000f 	and.w	r0, r0, #15
   810a8:	0109      	lsls	r1, r1, #4
   810aa:	b2c9      	uxtb	r1, r1
   810ac:	4a06      	ldr	r2, [pc, #24]	; (810c8 <interrupts_enable_interrupt_vector+0x4c>)
   810ae:	5411      	strb	r1, [r2, r0]
   810b0:	e007      	b.n	810c2 <interrupts_enable_interrupt_vector+0x46>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   810b2:	0109      	lsls	r1, r1, #4
   810b4:	b2c9      	uxtb	r1, r1
   810b6:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   810ba:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
   810be:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   810c2:	601c      	str	r4, [r3, #0]
	NVIC_ClearPendingIRQ(IRQN);
	NVIC_SetPriority(IRQN, Priority); 
	NVIC_EnableIRQ(IRQN);
}
   810c4:	bc10      	pop	{r4}
   810c6:	4770      	bx	lr
   810c8:	e000ed14 	.word	0xe000ed14

000810cc <interrupts_enable_pio>:


void interrupts_enable_pio(uint32_t PeripheralID, uint32_t Pin, uint32_t Priority, uint8_t Mode)
{
   810cc:	b570      	push	{r4, r5, r6, lr}
	// Check if the programmer is legit
	if (PeripheralID < ID_PIOA || PeripheralID > ID_PIOD)	// PIOD is the last register in SAM3x8e
   810ce:	f1a0 040b 	sub.w	r4, r0, #11
   810d2:	2c03      	cmp	r4, #3
   810d4:	d82a      	bhi.n	8112c <interrupts_enable_pio+0x60>
		return;
	
	// Enable interrupt registers 
	PMC->PMC_PCER0	=	(1 << PeripheralID);				// Enable the peripheral clock for port A
   810d6:	2401      	movs	r4, #1
   810d8:	4084      	lsls	r4, r0
   810da:	4d15      	ldr	r5, [pc, #84]	; (81130 <interrupts_enable_pio+0x64>)
   810dc:	612c      	str	r4, [r5, #16]
	
	// Choose the correct peripheral controller
	Pio *CurrentPio;
	switch (PeripheralID)
   810de:	f1a0 040b 	sub.w	r4, r0, #11
   810e2:	2c03      	cmp	r4, #3
   810e4:	d80a      	bhi.n	810fc <interrupts_enable_pio+0x30>
   810e6:	e8df f004 	tbb	[pc, r4]
   810ea:	0402      	.short	0x0402
   810ec:	0806      	.short	0x0806
	{
		case ID_PIOA:
			CurrentPio = PIOA;
   810ee:	4e11      	ldr	r6, [pc, #68]	; (81134 <interrupts_enable_pio+0x68>)
   810f0:	e004      	b.n	810fc <interrupts_enable_pio+0x30>
			break;
		case ID_PIOB:
			CurrentPio = PIOB;
   810f2:	4e11      	ldr	r6, [pc, #68]	; (81138 <interrupts_enable_pio+0x6c>)
			break;
   810f4:	e002      	b.n	810fc <interrupts_enable_pio+0x30>
		case ID_PIOC:
			CurrentPio = PIOC;
   810f6:	4e11      	ldr	r6, [pc, #68]	; (8113c <interrupts_enable_pio+0x70>)
			break;
   810f8:	e000      	b.n	810fc <interrupts_enable_pio+0x30>
		case ID_PIOD:
			CurrentPio = PIOD;
   810fa:	4e11      	ldr	r6, [pc, #68]	; (81140 <interrupts_enable_pio+0x74>)
   810fc:	461d      	mov	r5, r3
   810fe:	460c      	mov	r4, r1
			break;
		default: // SHOULD NEVER HAPPEN, because of if function above
			break;
	}
	CurrentPio->PIO_IER	=	Pin;										// Enable the interrupt register on the configured pin
   81100:	6431      	str	r1, [r6, #64]	; 0x40
	interrupts_enable_interrupt_vector(PeripheralID, Priority);		// Enable nested interrupt vector and set priority for the configured controller
   81102:	4611      	mov	r1, r2
   81104:	4b0f      	ldr	r3, [pc, #60]	; (81144 <interrupts_enable_pio+0x78>)
   81106:	4798      	blx	r3
	
	// Select the interrupt mode, if the programmer is stupid the default mode will be pin change
	switch (Mode)
   81108:	2d01      	cmp	r5, #1
   8110a:	d002      	beq.n	81112 <interrupts_enable_pio+0x46>
   8110c:	2d02      	cmp	r5, #2
   8110e:	d007      	beq.n	81120 <interrupts_enable_pio+0x54>
   81110:	bd70      	pop	{r4, r5, r6, pc}
	{
		case INTERRUPT_PIN_CHANGE_MODE:
			break; // No need to configure anything else, just for show
		case INTERRUPT_RISING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   81112:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   81116:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_REHLSR		=	Pin;				// Select rising edge detection
   8111a:	f8c6 40d4 	str.w	r4, [r6, #212]	; 0xd4
			break;
   8111e:	bd70      	pop	{r4, r5, r6, pc}
		case INTERRUPT_FALLING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   81120:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   81124:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_FELLSR		=	Pin;				// Select falling edge detection
   81128:	f8c6 40d0 	str.w	r4, [r6, #208]	; 0xd0
   8112c:	bd70      	pop	{r4, r5, r6, pc}
   8112e:	bf00      	nop
   81130:	400e0600 	.word	0x400e0600
   81134:	400e0e00 	.word	0x400e0e00
   81138:	400e1000 	.word	0x400e1000
   8113c:	400e1200 	.word	0x400e1200
   81140:	400e1400 	.word	0x400e1400
   81144:	0008107d 	.word	0x0008107d

00081148 <PIOA_Handler>:
}


// Interrupt handler for the crankshaft and camshaft signal
void PIOA_Handler(void)
{
   81148:	b410      	push	{r4}
	uint32_t TimerCounterValue	=		TC2->TC_CHANNEL[2].TC_CV;
   8114a:	4b2d      	ldr	r3, [pc, #180]	; (81200 <PIOA_Handler+0xb8>)
   8114c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
	uint32_t status_register	=		PIOA->PIO_ISR;
   81150:	4a2c      	ldr	r2, [pc, #176]	; (81204 <PIOA_Handler+0xbc>)
   81152:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
	// Check if the interrupt source is from the crankshaft sensor
	if (status_register & CRANK_SIGNAL)
   81154:	f012 0f80 	tst.w	r2, #128	; 0x80
   81158:	d043      	beq.n	811e2 <PIOA_Handler+0x9a>
	{
		CrankPrevCycleCounts	=		CrankCurrCycleCounts;
   8115a:	492b      	ldr	r1, [pc, #172]	; (81208 <PIOA_Handler+0xc0>)
   8115c:	680c      	ldr	r4, [r1, #0]
   8115e:	482b      	ldr	r0, [pc, #172]	; (8120c <PIOA_Handler+0xc4>)
   81160:	6004      	str	r4, [r0, #0]
		CrankCurrCycleCounts	=		TimerCounterValue - CrankTimerCounts;
   81162:	4c2b      	ldr	r4, [pc, #172]	; (81210 <PIOA_Handler+0xc8>)
   81164:	6820      	ldr	r0, [r4, #0]
   81166:	1a18      	subs	r0, r3, r0
   81168:	6008      	str	r0, [r1, #0]
		CrankTimerCounts		=		TimerCounterValue;
   8116a:	6023      	str	r3, [r4, #0]
		CrankRevCounts			+=		CrankCurrCycleCounts;
   8116c:	680c      	ldr	r4, [r1, #0]
   8116e:	4829      	ldr	r0, [pc, #164]	; (81214 <PIOA_Handler+0xcc>)
   81170:	6801      	ldr	r1, [r0, #0]
   81172:	4421      	add	r1, r4
   81174:	6001      	str	r1, [r0, #0]
		CrankTooth++;
   81176:	4828      	ldr	r0, [pc, #160]	; (81218 <PIOA_Handler+0xd0>)
   81178:	8801      	ldrh	r1, [r0, #0]
   8117a:	3101      	adds	r1, #1
   8117c:	b289      	uxth	r1, r1
   8117e:	8001      	strh	r1, [r0, #0]
		CrankSignalFlag			=		TRUE;
   81180:	2401      	movs	r4, #1
   81182:	4926      	ldr	r1, [pc, #152]	; (8121c <PIOA_Handler+0xd4>)
   81184:	700c      	strb	r4, [r1, #0]

		if (CrankTooth == CrankFirstTach)
   81186:	4926      	ldr	r1, [pc, #152]	; (81220 <PIOA_Handler+0xd8>)
   81188:	780c      	ldrb	r4, [r1, #0]
   8118a:	8801      	ldrh	r1, [r0, #0]
   8118c:	b289      	uxth	r1, r1
   8118e:	428c      	cmp	r4, r1
   81190:	d10c      	bne.n	811ac <PIOA_Handler+0x64>
		{
			if (!CamSignalFlag)
   81192:	4924      	ldr	r1, [pc, #144]	; (81224 <PIOA_Handler+0xdc>)
   81194:	7809      	ldrb	r1, [r1, #0]
   81196:	f011 0fff 	tst.w	r1, #255	; 0xff
			{
				TC0->TC_CHANNEL[0].TC_RA	=	CrankFirstInterval;
   8119a:	4923      	ldr	r1, [pc, #140]	; (81228 <PIOA_Handler+0xe0>)
   8119c:	6808      	ldr	r0, [r1, #0]
   8119e:	bf0c      	ite	eq
   811a0:	4922      	ldreq	r1, [pc, #136]	; (8122c <PIOA_Handler+0xe4>)
				TC0->TC_CHANNEL[0].TC_CCR	=	TC_CCR_SWTRG	|	TC_CCR_CLKEN;
			}
			else
			{
				TC1->TC_CHANNEL[0].TC_RA	=	CrankFirstInterval;
   811a2:	4923      	ldrne	r1, [pc, #140]	; (81230 <PIOA_Handler+0xe8>)
   811a4:	6148      	str	r0, [r1, #20]
				TC1->TC_CHANNEL[0].TC_CCR	=	TC_CCR_SWTRG	|	TC_CCR_CLKEN;
   811a6:	2005      	movs	r0, #5
   811a8:	6008      	str	r0, [r1, #0]
   811aa:	e01a      	b.n	811e2 <PIOA_Handler+0x9a>
			}
			
		}
		else if (CrankTooth == CrankSecondTach)
   811ac:	4921      	ldr	r1, [pc, #132]	; (81234 <PIOA_Handler+0xec>)
   811ae:	7808      	ldrb	r0, [r1, #0]
   811b0:	4919      	ldr	r1, [pc, #100]	; (81218 <PIOA_Handler+0xd0>)
   811b2:	8809      	ldrh	r1, [r1, #0]
   811b4:	b289      	uxth	r1, r1
   811b6:	4288      	cmp	r0, r1
   811b8:	d113      	bne.n	811e2 <PIOA_Handler+0x9a>
		{
			if (!CamSignalFlag)
   811ba:	491a      	ldr	r1, [pc, #104]	; (81224 <PIOA_Handler+0xdc>)
   811bc:	7809      	ldrb	r1, [r1, #0]
   811be:	f011 0fff 	tst.w	r1, #255	; 0xff
   811c2:	d106      	bne.n	811d2 <PIOA_Handler+0x8a>
			{
				TC0->TC_CHANNEL[1].TC_RA	=	CrankSecondInterval;
   811c4:	491c      	ldr	r1, [pc, #112]	; (81238 <PIOA_Handler+0xf0>)
   811c6:	6808      	ldr	r0, [r1, #0]
   811c8:	4918      	ldr	r1, [pc, #96]	; (8122c <PIOA_Handler+0xe4>)
   811ca:	6548      	str	r0, [r1, #84]	; 0x54
				TC0->TC_CHANNEL[1].TC_CCR	=	TC_CCR_SWTRG	|	TC_CCR_CLKEN;
   811cc:	2005      	movs	r0, #5
   811ce:	6408      	str	r0, [r1, #64]	; 0x40
   811d0:	e007      	b.n	811e2 <PIOA_Handler+0x9a>
			}
			else
			{
				TC0->TC_CHANNEL[2].TC_RA	=	CrankSecondInterval;
   811d2:	4919      	ldr	r1, [pc, #100]	; (81238 <PIOA_Handler+0xf0>)
   811d4:	6808      	ldr	r0, [r1, #0]
   811d6:	4915      	ldr	r1, [pc, #84]	; (8122c <PIOA_Handler+0xe4>)
   811d8:	f8c1 0094 	str.w	r0, [r1, #148]	; 0x94
				TC0->TC_CHANNEL[2].TC_CCR	=	TC_CCR_SWTRG	|	TC_CCR_CLKEN;
   811dc:	2005      	movs	r0, #5
   811de:	f8c1 0080 	str.w	r0, [r1, #128]	; 0x80
			}
			
		}
	}
	// Check if the interrupt source is from the camshaft sensor
	if (status_register & CAM_SIGNAL)
   811e2:	f412 4f00 	tst.w	r2, #32768	; 0x8000
   811e6:	d008      	beq.n	811fa <PIOA_Handler+0xb2>
	{
		CamCurrCycleCounts		=		TimerCounterValue - CamTimerCounts;
   811e8:	4914      	ldr	r1, [pc, #80]	; (8123c <PIOA_Handler+0xf4>)
   811ea:	680a      	ldr	r2, [r1, #0]
   811ec:	1a9a      	subs	r2, r3, r2
   811ee:	4814      	ldr	r0, [pc, #80]	; (81240 <PIOA_Handler+0xf8>)
   811f0:	6002      	str	r2, [r0, #0]
		CamTimerCounts			=		TimerCounterValue;
   811f2:	600b      	str	r3, [r1, #0]
		CamSignalFlag			=		TRUE;
   811f4:	2201      	movs	r2, #1
   811f6:	4b0b      	ldr	r3, [pc, #44]	; (81224 <PIOA_Handler+0xdc>)
   811f8:	701a      	strb	r2, [r3, #0]
	}
}
   811fa:	bc10      	pop	{r4}
   811fc:	4770      	bx	lr
   811fe:	bf00      	nop
   81200:	40088000 	.word	0x40088000
   81204:	400e0e00 	.word	0x400e0e00
   81208:	20070a1c 	.word	0x20070a1c
   8120c:	20072184 	.word	0x20072184
   81210:	200709c0 	.word	0x200709c0
   81214:	200709d0 	.word	0x200709d0
   81218:	200720e0 	.word	0x200720e0
   8121c:	20072190 	.word	0x20072190
   81220:	20071cc0 	.word	0x20071cc0
   81224:	20071cd4 	.word	0x20071cd4
   81228:	20072198 	.word	0x20072198
   8122c:	40080000 	.word	0x40080000
   81230:	40084000 	.word	0x40084000
   81234:	20071850 	.word	0x20071850
   81238:	2007184c 	.word	0x2007184c
   8123c:	200713dc 	.word	0x200713dc
   81240:	200709c4 	.word	0x200709c4

00081244 <math_map_adc>:

#include "math.h"

uint32_t math_map_adc(uint16_t min, uint16_t max, uint16_t value)
{
	return ((value * max) >> ADC_RESOLUTION) + min;
   81244:	fb01 f202 	mul.w	r2, r1, r2
}
   81248:	eb00 20a2 	add.w	r0, r0, r2, asr #10
   8124c:	4770      	bx	lr
   8124e:	bf00      	nop

00081250 <math_map>:
uint32_t math_map(uint16_t min, uint16_t max, int16_t value, uint16_t div)
{
	if (value < 0)
   81250:	2a00      	cmp	r2, #0
		return 0;
	return ((value * max) / div) + min;
   81252:	bfa3      	ittte	ge
   81254:	4351      	mulge	r1, r2
   81256:	fb91 f3f3 	sdivge	r3, r1, r3
   8125a:	18c0      	addge	r0, r0, r3
	return ((value * max) >> ADC_RESOLUTION) + min;
}
uint32_t math_map(uint16_t min, uint16_t max, int16_t value, uint16_t div)
{
	if (value < 0)
		return 0;
   8125c:	2000      	movlt	r0, #0
	return ((value * max) / div) + min;
}
   8125e:	4770      	bx	lr

00081260 <math_find_median>:

// ATTENTION this will not work if the vector is not 16 bit, not sure how to make it global size since it is a pointer
uint16_t math_find_median(uint16_t * Vector, uint16_t VectorLength)
{
   81260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81262:	af00      	add	r7, sp, #0
   81264:	4605      	mov	r5, r0
   81266:	4608      	mov	r0, r1
	uint16_t TempVector[VectorLength];
   81268:	004b      	lsls	r3, r1, #1
   8126a:	3308      	adds	r3, #8
   8126c:	f023 0307 	bic.w	r3, r3, #7
   81270:	ebad 0d03 	sub.w	sp, sp, r3
   81274:	466c      	mov	r4, sp
	// Copy vector so we won't change him (copy constructor)
	for (uint16_t i = 0; i < VectorLength; i++)
   81276:	2900      	cmp	r1, #0
   81278:	d03b      	beq.n	812f2 <math_find_median+0x92>
   8127a:	1eab      	subs	r3, r5, #2
   8127c:	f1ad 0202 	sub.w	r2, sp, #2
   81280:	3901      	subs	r1, #1
   81282:	b289      	uxth	r1, r1
   81284:	eb05 0541 	add.w	r5, r5, r1, lsl #1
	{
		TempVector[i] = Vector[i];
   81288:	f833 1f02 	ldrh.w	r1, [r3, #2]!
   8128c:	f822 1f02 	strh.w	r1, [r2, #2]!
// ATTENTION this will not work if the vector is not 16 bit, not sure how to make it global size since it is a pointer
uint16_t math_find_median(uint16_t * Vector, uint16_t VectorLength)
{
	uint16_t TempVector[VectorLength];
	// Copy vector so we won't change him (copy constructor)
	for (uint16_t i = 0; i < VectorLength; i++)
   81290:	42ab      	cmp	r3, r5
   81292:	d1f9      	bne.n	81288 <math_find_median+0x28>
	{
		TempVector[i] = Vector[i];
		//uart_print_string("her "); uart_print_int(Vector[i]); uart_new_line();
	}
	// Insertion sort
	for (uint16_t i = 1; i < VectorLength; i++)
   81294:	2801      	cmp	r0, #1
   81296:	d81a      	bhi.n	812ce <math_find_median+0x6e>
   81298:	e02b      	b.n	812f2 <math_find_median+0x92>
	{
		uint16_t j = i;
		while (j > 0 && TempVector[j] < TempVector[j-1])
		{
			uint16_t temp = TempVector[j];
			TempVector[j] = TempVector[j-1];
   8129a:	f824 201e 	strh.w	r2, [r4, lr, lsl #1]
			TempVector[j-1] = temp;
   8129e:	f824 5016 	strh.w	r5, [r4, r6, lsl #1]
			j--;
   812a2:	3b01      	subs	r3, #1
   812a4:	b29b      	uxth	r3, r3
	}
	// Insertion sort
	for (uint16_t i = 1; i < VectorLength; i++)
	{
		uint16_t j = i;
		while (j > 0 && TempVector[j] < TempVector[j-1])
   812a6:	b14b      	cbz	r3, 812bc <math_find_median+0x5c>
   812a8:	469e      	mov	lr, r3
   812aa:	eb04 0243 	add.w	r2, r4, r3, lsl #1
   812ae:	f834 5013 	ldrh.w	r5, [r4, r3, lsl #1]
   812b2:	1e5e      	subs	r6, r3, #1
   812b4:	f832 2c02 	ldrh.w	r2, [r2, #-2]
   812b8:	4295      	cmp	r5, r2
   812ba:	d3ee      	bcc.n	8129a <math_find_median+0x3a>
	{
		TempVector[i] = Vector[i];
		//uart_print_string("her "); uart_print_int(Vector[i]); uart_new_line();
	}
	// Insertion sort
	for (uint16_t i = 1; i < VectorLength; i++)
   812bc:	4584      	cmp	ip, r0
   812be:	d218      	bcs.n	812f2 <math_find_median+0x92>
   812c0:	3101      	adds	r1, #1
   812c2:	f10c 0c01 	add.w	ip, ip, #1
   812c6:	fa1f fc8c 	uxth.w	ip, ip
   812ca:	b289      	uxth	r1, r1
   812cc:	e002      	b.n	812d4 <math_find_median+0x74>
   812ce:	f04f 0c02 	mov.w	ip, #2
   812d2:	2101      	movs	r1, #1
	{
		uint16_t j = i;
		while (j > 0 && TempVector[j] < TempVector[j-1])
   812d4:	2900      	cmp	r1, #0
   812d6:	d0f3      	beq.n	812c0 <math_find_median+0x60>
   812d8:	468e      	mov	lr, r1
   812da:	eb04 0341 	add.w	r3, r4, r1, lsl #1
   812de:	f834 5011 	ldrh.w	r5, [r4, r1, lsl #1]
   812e2:	1e4e      	subs	r6, r1, #1
   812e4:	f833 2c02 	ldrh.w	r2, [r3, #-2]
   812e8:	4295      	cmp	r5, r2
   812ea:	bf38      	it	cc
   812ec:	460b      	movcc	r3, r1
   812ee:	d3d4      	bcc.n	8129a <math_find_median+0x3a>
   812f0:	e7e4      	b.n	812bc <math_find_median+0x5c>
			TempVector[j-1] = temp;
			j--;
		}
	}
	// Return median
	return TempVector[(uint16_t)((VectorLength * 1.0 + 0.5) / 2.0)];
   812f2:	4b08      	ldr	r3, [pc, #32]	; (81314 <math_find_median+0xb4>)
   812f4:	4798      	blx	r3
   812f6:	2200      	movs	r2, #0
   812f8:	4b07      	ldr	r3, [pc, #28]	; (81318 <math_find_median+0xb8>)
   812fa:	4d08      	ldr	r5, [pc, #32]	; (8131c <math_find_median+0xbc>)
   812fc:	47a8      	blx	r5
   812fe:	2200      	movs	r2, #0
   81300:	4b05      	ldr	r3, [pc, #20]	; (81318 <math_find_median+0xb8>)
   81302:	4d07      	ldr	r5, [pc, #28]	; (81320 <math_find_median+0xc0>)
   81304:	47a8      	blx	r5
   81306:	4b07      	ldr	r3, [pc, #28]	; (81324 <math_find_median+0xc4>)
   81308:	4798      	blx	r3
   8130a:	b280      	uxth	r0, r0
}
   8130c:	f834 0010 	ldrh.w	r0, [r4, r0, lsl #1]
   81310:	46bd      	mov	sp, r7
   81312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81314:	00082689 	.word	0x00082689
   81318:	3fe00000 	.word	0x3fe00000
   8131c:	000823f1 	.word	0x000823f1
   81320:	00082755 	.word	0x00082755
   81324:	00082b79 	.word	0x00082b79

00081328 <math_ign_time_teeth>:

// Calculate the amount of teeth to skip for the next ignition event
// Returns an integer to skip
// Example: Skip 7,4 teeth ---> the function returns the integer 7
uint16_t math_ign_time_teeth(uint8_t ign_degree)
{
   81328:	f1c0 00b4 	rsb	r0, r0, #180	; 0xb4
   8132c:	2364      	movs	r3, #100	; 0x64
   8132e:	fb03 f000 	mul.w	r0, r3, r0
   81332:	4b09      	ldr	r3, [pc, #36]	; (81358 <math_ign_time_teeth+0x30>)
   81334:	fb83 2300 	smull	r2, r3, r3, r0
   81338:	4403      	add	r3, r0
   8133a:	17c0      	asrs	r0, r0, #31
   8133c:	ebc0 13e3 	rsb	r3, r0, r3, asr #7
   81340:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   81344:	00db      	lsls	r3, r3, #3
   81346:	4805      	ldr	r0, [pc, #20]	; (8135c <math_ign_time_teeth+0x34>)
   81348:	fb80 2003 	smull	r2, r0, r0, r3
   8134c:	17db      	asrs	r3, r3, #31
   8134e:	ebc3 10a0 	rsb	r0, r3, r0, asr #6
	uint8_t temp = 360/TACH_EVENTS;
	return	((((temp - ign_degree) * 100) / temp) * CRANK_TEETH)/TACH_EVENTS/100;
	return	((((CRANK_DEGREE_INTERVAL - ign_degree) * 100) / CRANK_DEGREE_INTERVAL) * CRANK_TEETH)/TACH_EVENTS/100;
}
   81352:	b280      	uxth	r0, r0
   81354:	4770      	bx	lr
   81356:	bf00      	nop
   81358:	b60b60b7 	.word	0xb60b60b7
   8135c:	51eb851f 	.word	0x51eb851f

00081360 <math_ign_time_interval>:

// Calculate the time between 2 teeth
// Returns the counts to interval from the current tooth
// Example: Skip 7,4 teeth ---> the function uses the decimal number 0,4 to calculate the spark event
uint32_t math_ign_time_interval(uint8_t ign_degree, uint32_t toothInterval)
{
   81360:	b538      	push	{r3, r4, r5, lr}
   81362:	4604      	mov	r4, r0
   81364:	460d      	mov	r5, r1
	uint32_t temp1 = ((((CRANK_DEGREE_INTERVAL - ign_degree) * 10000) / CRANK_DEGREE_INTERVAL) * CRANK_TEETH)/TACH_EVENTS;
	uint32_t temp2 = math_ign_time_teeth(ign_degree) *10000;
   81366:	4b0e      	ldr	r3, [pc, #56]	; (813a0 <math_ign_time_interval+0x40>)
   81368:	4798      	blx	r3
	return (10000 - (temp1 - temp2))*toothInterval/10000;
   8136a:	f1c4 04b4 	rsb	r4, r4, #180	; 0xb4
   8136e:	f242 7210 	movw	r2, #10000	; 0x2710
   81372:	fb02 f304 	mul.w	r3, r2, r4
   81376:	490b      	ldr	r1, [pc, #44]	; (813a4 <math_ign_time_interval+0x44>)
   81378:	fb81 4103 	smull	r4, r1, r1, r3
   8137c:	4419      	add	r1, r3
   8137e:	17db      	asrs	r3, r3, #31
   81380:	ebc3 13e1 	rsb	r3, r3, r1, asr #7
   81384:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   81388:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
   8138c:	fb02 3000 	mla	r0, r2, r0, r3
   81390:	fb05 f500 	mul.w	r5, r5, r0
   81394:	4804      	ldr	r0, [pc, #16]	; (813a8 <math_ign_time_interval+0x48>)
   81396:	fba0 3005 	umull	r3, r0, r0, r5
   8139a:	0b40      	lsrs	r0, r0, #13
   8139c:	bd38      	pop	{r3, r4, r5, pc}
   8139e:	bf00      	nop
   813a0:	00081329 	.word	0x00081329
   813a4:	b60b60b7 	.word	0xb60b60b7
   813a8:	d1b71759 	.word	0xd1b71759

000813ac <sensors_init>:
 */ 

 #include "sensors.h"

void sensors_init(void)
{
   813ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   813b0:	2400      	movs	r4, #0
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   813b2:	4e0e      	ldr	r6, [pc, #56]	; (813ec <sensors_init+0x40>)
   813b4:	f8df 8040 	ldr.w	r8, [pc, #64]	; 813f8 <sensors_init+0x4c>
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   813b8:	4f0d      	ldr	r7, [pc, #52]	; (813f0 <sensors_init+0x44>)
   813ba:	b2a5      	uxth	r5, r4
void sensors_init(void)
{
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   813bc:	f505 7058 	add.w	r0, r5, #864	; 0x360
   813c0:	b280      	uxth	r0, r0
   813c2:	47b0      	blx	r6
   813c4:	f808 0004 	strb.w	r0, [r8, r4]
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   813c8:	f505 60ec 	add.w	r0, r5, #1888	; 0x760
   813cc:	b280      	uxth	r0, r0
   813ce:	47b0      	blx	r6
   813d0:	5538      	strb	r0, [r7, r4]
		AfrAdc_LUT[i]		= eeprom_read_byte(EEPROM_AFR_ADC_INDEX + i);
   813d2:	f505 6036 	add.w	r0, r5, #2912	; 0xb60
   813d6:	b280      	uxth	r0, r0
   813d8:	47b0      	blx	r6
   813da:	4b06      	ldr	r3, [pc, #24]	; (813f4 <sensors_init+0x48>)
   813dc:	5518      	strb	r0, [r3, r4]
   813de:	3401      	adds	r4, #1
 #include "sensors.h"

void sensors_init(void)
{
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   813e0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   813e4:	d1e9      	bne.n	813ba <sensors_init+0xe>
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
		AfrAdc_LUT[i]		= eeprom_read_byte(EEPROM_AFR_ADC_INDEX + i);
	}
}
   813e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   813ea:	bf00      	nop
   813ec:	00080f01 	.word	0x00080f01
   813f0:	20071868 	.word	0x20071868
   813f4:	20071ce0 	.word	0x20071ce0
   813f8:	200713ec 	.word	0x200713ec

000813fc <sensors_read_adc>:

void sensors_read_adc(void)
{
   813fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// TODO: TURN GLOBAL INTERRUPTS OFF
	engine_realtime.Clt = CltAdc_LUT[math_find_median(AdcData[ADC_CLT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81400:	4d28      	ldr	r5, [pc, #160]	; (814a4 <sensors_read_adc+0xa8>)
   81402:	2103      	movs	r1, #3
   81404:	4628      	mov	r0, r5
   81406:	4e28      	ldr	r6, [pc, #160]	; (814a8 <sensors_read_adc+0xac>)
   81408:	47b0      	blx	r6
   8140a:	4b28      	ldr	r3, [pc, #160]	; (814ac <sensors_read_adc+0xb0>)
   8140c:	5c1b      	ldrb	r3, [r3, r0]
   8140e:	b2db      	uxtb	r3, r3
   81410:	4c27      	ldr	r4, [pc, #156]	; (814b0 <sensors_read_adc+0xb4>)
   81412:	71e3      	strb	r3, [r4, #7]
	engine_realtime.Iat = IatAdc_LUT[math_find_median(AdcData[ADC_IAT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81414:	2103      	movs	r1, #3
   81416:	f105 000c 	add.w	r0, r5, #12
   8141a:	47b0      	blx	r6
   8141c:	4b25      	ldr	r3, [pc, #148]	; (814b4 <sensors_read_adc+0xb8>)
   8141e:	5c1b      	ldrb	r3, [r3, r0]
   81420:	b2db      	uxtb	r3, r3
   81422:	71a3      	strb	r3, [r4, #6]
	engine_realtime.Afr = AfrAdc_LUT[math_find_median(AdcData[ADC_AFR_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81424:	2103      	movs	r1, #3
   81426:	1da8      	adds	r0, r5, #6
   81428:	47b0      	blx	r6
   8142a:	4b23      	ldr	r3, [pc, #140]	; (814b8 <sensors_read_adc+0xbc>)
   8142c:	5c1b      	ldrb	r3, [r3, r0]
   8142e:	b2db      	uxtb	r3, r3
   81430:	72a3      	strb	r3, [r4, #10]
	engine_realtime.Map = math_map_adc(engine_config2.MapMin, engine_config2.MapMax, math_find_median(AdcData[ADC_MAP_CH], ADC_MEDIAN_FILTER_LENGTH));
   81432:	4f22      	ldr	r7, [pc, #136]	; (814bc <sensors_read_adc+0xc0>)
   81434:	f897 803d 	ldrb.w	r8, [r7, #61]	; 0x3d
   81438:	fa5f f888 	uxtb.w	r8, r8
   8143c:	f8b7 903e 	ldrh.w	r9, [r7, #62]	; 0x3e
   81440:	fa1f f989 	uxth.w	r9, r9
   81444:	2103      	movs	r1, #3
   81446:	f105 0012 	add.w	r0, r5, #18
   8144a:	47b0      	blx	r6
   8144c:	4602      	mov	r2, r0
   8144e:	4649      	mov	r1, r9
   81450:	4640      	mov	r0, r8
   81452:	f8df 8070 	ldr.w	r8, [pc, #112]	; 814c4 <sensors_read_adc+0xc8>
   81456:	47c0      	blx	r8
   81458:	b280      	uxth	r0, r0
   8145a:	80a0      	strh	r0, [r4, #4]
	engine_realtime.TpsAdc = math_find_median(AdcData[ADC_TPS_CH], ADC_MEDIAN_FILTER_LENGTH) >> 2; // Change to 8 bit 
   8145c:	3d18      	subs	r5, #24
   8145e:	2103      	movs	r1, #3
   81460:	4628      	mov	r0, r5
   81462:	47b0      	blx	r6
   81464:	f3c0 0087 	ubfx	r0, r0, #2, #8
   81468:	7220      	strb	r0, [r4, #8]
	engine_realtime.Tps = math_map(0, 100, engine_realtime.TpsAdc - engine_config2.TpsMin, engine_config2.TpsMax - engine_config2.TpsMin);
   8146a:	7a21      	ldrb	r1, [r4, #8]
   8146c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
   81470:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
   81474:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
   81478:	1a1b      	subs	r3, r3, r0
   8147a:	b29b      	uxth	r3, r3
   8147c:	1a8a      	subs	r2, r1, r2
   8147e:	2164      	movs	r1, #100	; 0x64
   81480:	2000      	movs	r0, #0
   81482:	4f0f      	ldr	r7, [pc, #60]	; (814c0 <sensors_read_adc+0xc4>)
   81484:	47b8      	blx	r7
   81486:	b2c0      	uxtb	r0, r0
   81488:	7620      	strb	r0, [r4, #24]
	engine_realtime.BattVolt = math_map_adc(0, 150, math_find_median(AdcData[ADC_BATT_CH], ADC_MEDIAN_FILTER_LENGTH));
   8148a:	2103      	movs	r1, #3
   8148c:	f105 0048 	add.w	r0, r5, #72	; 0x48
   81490:	47b0      	blx	r6
   81492:	4602      	mov	r2, r0
   81494:	2196      	movs	r1, #150	; 0x96
   81496:	2000      	movs	r0, #0
   81498:	47c0      	blx	r8
   8149a:	b2c0      	uxtb	r0, r0
   8149c:	7260      	strb	r0, [r4, #9]
   8149e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   814a2:	bf00      	nop
   814a4:	20071808 	.word	0x20071808
   814a8:	00081261 	.word	0x00081261
   814ac:	200713ec 	.word	0x200713ec
   814b0:	200713b8 	.word	0x200713b8
   814b4:	20071868 	.word	0x20071868
   814b8:	20071ce0 	.word	0x20071ce0
   814bc:	20070f34 	.word	0x20070f34
   814c0:	00081251 	.word	0x00081251
   814c4:	00081245 	.word	0x00081245

000814c8 <storage_struct_read_eeprom_init>:
 #include "storage.h"


 // Read the EEPROM and store the according byte in ascending order
 void storage_struct_read_eeprom_init(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
 {
   814c8:	b508      	push	{r3, lr}
   814ca:	4613      	mov	r3, r2
	at24cxx_read_continuous(EepromIndex, ConfigLen, ConfigStructPointer);
   814cc:	4602      	mov	r2, r0
   814ce:	4618      	mov	r0, r3
   814d0:	4b01      	ldr	r3, [pc, #4]	; (814d8 <storage_struct_read_eeprom_init+0x10>)
   814d2:	4798      	blx	r3
   814d4:	bd08      	pop	{r3, pc}
   814d6:	bf00      	nop
   814d8:	00080231 	.word	0x00080231

000814dc <storage_init_struct_to_zero>:
 }

 void storage_init_struct_to_zero(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
 {
	 for (uint16_t i = 0; i < ConfigLen; i++)
   814dc:	b141      	cbz	r1, 814f0 <storage_init_struct_to_zero+0x14>
   814de:	1e43      	subs	r3, r0, #1
   814e0:	1e4a      	subs	r2, r1, #1
   814e2:	b292      	uxth	r2, r2
   814e4:	4410      	add	r0, r2
		 *(ConfigStructPointer + i) = 0;
   814e6:	2200      	movs	r2, #0
   814e8:	f803 2f01 	strb.w	r2, [r3, #1]!
	at24cxx_read_continuous(EepromIndex, ConfigLen, ConfigStructPointer);
 }

 void storage_init_struct_to_zero(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
 {
	 for (uint16_t i = 0; i < ConfigLen; i++)
   814ec:	4283      	cmp	r3, r0
   814ee:	d1fb      	bne.n	814e8 <storage_init_struct_to_zero+0xc>
   814f0:	4770      	bx	lr
   814f2:	bf00      	nop

000814f4 <tables_Table3D_alloc_mem>:
 */ 

#include "tables.h"

void tables_Table3D_alloc_mem(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize)
{
   814f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   814f8:	4606      	mov	r6, r0
   814fa:	460f      	mov	r7, r1
   814fc:	4691      	mov	r9, r2
// LSD, lna svo dlkur (line then column)
	Current->Table = (uint8_t **)malloc(Ysize * sizeof(uint8_t*));
   814fe:	0090      	lsls	r0, r2, #2
   81500:	4b13      	ldr	r3, [pc, #76]	; (81550 <tables_Table3D_alloc_mem+0x5c>)
   81502:	4798      	blx	r3
   81504:	6030      	str	r0, [r6, #0]
	for (uint8_t i = 0; i < Ysize; i++)
   81506:	f1b9 0f00 	cmp.w	r9, #0
   8150a:	d011      	beq.n	81530 <tables_Table3D_alloc_mem+0x3c>
   8150c:	f109 38ff 	add.w	r8, r9, #4294967295
   81510:	fa5f f888 	uxtb.w	r8, r8
   81514:	f108 0801 	add.w	r8, r8, #1
   81518:	ea4f 0888 	mov.w	r8, r8, lsl #2
   8151c:	2400      	movs	r4, #0
		Current->Table[i] = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   8151e:	f8df a030 	ldr.w	sl, [pc, #48]	; 81550 <tables_Table3D_alloc_mem+0x5c>
   81522:	6835      	ldr	r5, [r6, #0]
   81524:	4638      	mov	r0, r7
   81526:	47d0      	blx	sl
   81528:	5128      	str	r0, [r5, r4]
   8152a:	3404      	adds	r4, #4

void tables_Table3D_alloc_mem(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize)
{
// LSD, lna svo dlkur (line then column)
	Current->Table = (uint8_t **)malloc(Ysize * sizeof(uint8_t*));
	for (uint8_t i = 0; i < Ysize; i++)
   8152c:	4544      	cmp	r4, r8
   8152e:	d1f8      	bne.n	81522 <tables_Table3D_alloc_mem+0x2e>
		Current->Table[i] = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
	Current->Xbin = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   81530:	4638      	mov	r0, r7
   81532:	4c07      	ldr	r4, [pc, #28]	; (81550 <tables_Table3D_alloc_mem+0x5c>)
   81534:	47a0      	blx	r4
   81536:	6070      	str	r0, [r6, #4]
	Current->Ybin = (uint8_t *)malloc(Ysize * sizeof(uint8_t));
   81538:	4648      	mov	r0, r9
   8153a:	47a0      	blx	r4
   8153c:	60b0      	str	r0, [r6, #8]
	Current->Xsize = Xsize;
   8153e:	7337      	strb	r7, [r6, #12]
	Current->Ysize = Ysize;
   81540:	f886 900d 	strb.w	r9, [r6, #13]
	Current->Bytes = (uint16_t) Xsize * Ysize + Xsize + Ysize;
   81544:	fb09 7707 	mla	r7, r9, r7, r7
   81548:	444f      	add	r7, r9
   8154a:	81f7      	strh	r7, [r6, #14]
   8154c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81550:	00082c09 	.word	0x00082c09

00081554 <tables_Table3D_read_eeprom>:
}

void tables_Table3D_read_eeprom(struct Table3D *Current, uint16_t EepromIndex)
{
   81554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81556:	4605      	mov	r5, r0
   81558:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   8155a:	7b43      	ldrb	r3, [r0, #13]
   8155c:	b17b      	cbz	r3, 8157e <tables_Table3D_read_eeprom+0x2a>
   8155e:	2400      	movs	r4, #0
	{
		storage_struct_read_eeprom_init(Current->Table[i], Current->Xsize, EepromIndex);
   81560:	4f0d      	ldr	r7, [pc, #52]	; (81598 <tables_Table3D_read_eeprom+0x44>)
   81562:	682b      	ldr	r3, [r5, #0]
   81564:	4632      	mov	r2, r6
   81566:	7b29      	ldrb	r1, [r5, #12]
   81568:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8156c:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   8156e:	7b2a      	ldrb	r2, [r5, #12]
   81570:	4432      	add	r2, r6
   81572:	b296      	uxth	r6, r2
	Current->Bytes = (uint16_t) Xsize * Ysize + Xsize + Ysize;
}

void tables_Table3D_read_eeprom(struct Table3D *Current, uint16_t EepromIndex)
{
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81574:	3401      	adds	r4, #1
   81576:	b2e4      	uxtb	r4, r4
   81578:	7b6b      	ldrb	r3, [r5, #13]
   8157a:	42a3      	cmp	r3, r4
   8157c:	d8f1      	bhi.n	81562 <tables_Table3D_read_eeprom+0xe>
	{
		storage_struct_read_eeprom_init(Current->Table[i], Current->Xsize, EepromIndex);
		EepromIndex += Current->Xsize;
	} 
	storage_struct_read_eeprom_init(Current->Xbin, Current->Xsize, EepromIndex);
   8157e:	4632      	mov	r2, r6
   81580:	7b29      	ldrb	r1, [r5, #12]
   81582:	6868      	ldr	r0, [r5, #4]
   81584:	4c04      	ldr	r4, [pc, #16]	; (81598 <tables_Table3D_read_eeprom+0x44>)
   81586:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
	storage_struct_read_eeprom_init(Current->Ybin, Current->Ysize, EepromIndex);
   81588:	7b2a      	ldrb	r2, [r5, #12]
   8158a:	4432      	add	r2, r6
   8158c:	b292      	uxth	r2, r2
   8158e:	7b69      	ldrb	r1, [r5, #13]
   81590:	68a8      	ldr	r0, [r5, #8]
   81592:	47a0      	blx	r4
   81594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81596:	bf00      	nop
   81598:	000814c9 	.word	0x000814c9

0008159c <tables_Table3D_init>:
}

void tables_Table3D_init(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize, uint16_t EepromIndex)
{
   8159c:	b538      	push	{r3, r4, r5, lr}
   8159e:	4604      	mov	r4, r0
   815a0:	461d      	mov	r5, r3
	tables_Table3D_alloc_mem(Current, Xsize, Ysize);
   815a2:	4b03      	ldr	r3, [pc, #12]	; (815b0 <tables_Table3D_init+0x14>)
   815a4:	4798      	blx	r3
	tables_Table3D_read_eeprom(Current, EepromIndex);
   815a6:	4629      	mov	r1, r5
   815a8:	4620      	mov	r0, r4
   815aa:	4b02      	ldr	r3, [pc, #8]	; (815b4 <tables_Table3D_init+0x18>)
   815ac:	4798      	blx	r3
   815ae:	bd38      	pop	{r3, r4, r5, pc}
   815b0:	000814f5 	.word	0x000814f5
   815b4:	00081555 	.word	0x00081555

000815b8 <table_init>:
}

// Initialization function for arrays
void table_init(void)
{
   815b8:	b510      	push	{r4, lr}
	tables_Table3D_init(&VE, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_VE_INDEX);
   815ba:	2300      	movs	r3, #0
   815bc:	2210      	movs	r2, #16
   815be:	4611      	mov	r1, r2
   815c0:	4807      	ldr	r0, [pc, #28]	; (815e0 <table_init+0x28>)
   815c2:	4c08      	ldr	r4, [pc, #32]	; (815e4 <table_init+0x2c>)
   815c4:	47a0      	blx	r4
	tables_Table3D_init(&AFR, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_AFR_INDEX);
   815c6:	f44f 7390 	mov.w	r3, #288	; 0x120
   815ca:	2210      	movs	r2, #16
   815cc:	4611      	mov	r1, r2
   815ce:	4806      	ldr	r0, [pc, #24]	; (815e8 <table_init+0x30>)
   815d0:	47a0      	blx	r4
	tables_Table3D_init(&IGN, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_IGN_INDEX);
   815d2:	f44f 7310 	mov.w	r3, #576	; 0x240
   815d6:	2210      	movs	r2, #16
   815d8:	4611      	mov	r1, r2
   815da:	4804      	ldr	r0, [pc, #16]	; (815ec <table_init+0x34>)
   815dc:	47a0      	blx	r4
   815de:	bd10      	pop	{r4, pc}
   815e0:	20070e64 	.word	0x20070e64
   815e4:	0008159d 	.word	0x0008159d
   815e8:	20071c6c 	.word	0x20071c6c
   815ec:	20071cc4 	.word	0x20071cc4

000815f0 <timer_init>:

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
	// Check if the programmer is screwed
	if (TimerChannel > 8)
   815f0:	2808      	cmp	r0, #8
   815f2:	d839      	bhi.n	81668 <timer_init+0x78>
	TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
}

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
   815f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   815f8:	461f      	mov	r7, r3
   815fa:	4616      	mov	r6, r2
   815fc:	4688      	mov	r8, r1
   815fe:	4605      	mov	r5, r0
	// Check if the programmer is screwed
	if (TimerChannel > 8)
		return;
		
	// Enable peripheral clock
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
   81600:	f100 0a1b 	add.w	sl, r0, #27
   81604:	4650      	mov	r0, sl
   81606:	4b19      	ldr	r3, [pc, #100]	; (8166c <timer_init+0x7c>)
   81608:	4798      	blx	r3
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
   8160a:	2d02      	cmp	r5, #2
   8160c:	d906      	bls.n	8161c <timer_init+0x2c>
		Timer = TC0; 
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
   8160e:	4b18      	ldr	r3, [pc, #96]	; (81670 <timer_init+0x80>)
   81610:	4a18      	ldr	r2, [pc, #96]	; (81674 <timer_init+0x84>)
   81612:	2d05      	cmp	r5, #5
   81614:	bf94      	ite	ls
   81616:	4691      	movls	r9, r2
   81618:	4699      	movhi	r9, r3
   8161a:	e001      	b.n	81620 <timer_init+0x30>
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
		Timer = TC0; 
   8161c:	f8df 9074 	ldr.w	r9, [pc, #116]	; 81694 <timer_init+0xa4>
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
		
	tc_init(Timer, (TimerChannel%3), TimerMode);
   81620:	4c15      	ldr	r4, [pc, #84]	; (81678 <timer_init+0x88>)
   81622:	fba4 3405 	umull	r3, r4, r4, r5
   81626:	0864      	lsrs	r4, r4, #1
   81628:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   8162c:	1b2c      	subs	r4, r5, r4
   8162e:	4642      	mov	r2, r8
   81630:	4621      	mov	r1, r4
   81632:	4648      	mov	r0, r9
   81634:	4b11      	ldr	r3, [pc, #68]	; (8167c <timer_init+0x8c>)
   81636:	4798      	blx	r3
	
	interrupts_enable_interrupt_vector(TC0_IRQn + TimerChannel, TimerInterruptPriority);
   81638:	4639      	mov	r1, r7
   8163a:	4650      	mov	r0, sl
   8163c:	4b10      	ldr	r3, [pc, #64]	; (81680 <timer_init+0x90>)
   8163e:	4798      	blx	r3
	
	tc_enable_interrupt(Timer, (TimerChannel%3), InterruptMode);
   81640:	4632      	mov	r2, r6
   81642:	4621      	mov	r1, r4
   81644:	4648      	mov	r0, r9
   81646:	4b0f      	ldr	r3, [pc, #60]	; (81684 <timer_init+0x94>)
   81648:	4798      	blx	r3
	TC2->TC_CHANNEL[2].TC_IER = TC_IER_CPBS;
   8164a:	2208      	movs	r2, #8
   8164c:	4b08      	ldr	r3, [pc, #32]	; (81670 <timer_init+0x80>)
   8164e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	
	tc_start(Timer, (TimerChannel%3));
   81652:	4621      	mov	r1, r4
   81654:	4648      	mov	r0, r9
   81656:	4b0c      	ldr	r3, [pc, #48]	; (81688 <timer_init+0x98>)
   81658:	4798      	blx	r3
	
	// TODO !!!!!!!!!!!!!
	TC8_Overflow = FALSE;
   8165a:	2300      	movs	r3, #0
   8165c:	4a0b      	ldr	r2, [pc, #44]	; (8168c <timer_init+0x9c>)
   8165e:	7013      	strb	r3, [r2, #0]
	millis = 0;
   81660:	4a0b      	ldr	r2, [pc, #44]	; (81690 <timer_init+0xa0>)
   81662:	6013      	str	r3, [r2, #0]
   81664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81668:	4770      	bx	lr
   8166a:	bf00      	nop
   8166c:	00080705 	.word	0x00080705
   81670:	40088000 	.word	0x40088000
   81674:	40084000 	.word	0x40084000
   81678:	aaaaaaab 	.word	0xaaaaaaab
   8167c:	00080759 	.word	0x00080759
   81680:	0008107d 	.word	0x0008107d
   81684:	00080791 	.word	0x00080791
   81688:	00080771 	.word	0x00080771
   8168c:	20070a20 	.word	0x20070a20
   81690:	20072194 	.word	0x20072194
   81694:	40080000 	.word	0x40080000

00081698 <TC0_Handler>:
	CPCS: RC Compare Status                                             */
/************************************************************************/

// CYLINDER_1_TIMER
void TC0_Handler(void)
{
   81698:	b508      	push	{r3, lr}
	decoders_toggle_ign1pin();
   8169a:	4b03      	ldr	r3, [pc, #12]	; (816a8 <TC0_Handler+0x10>)
   8169c:	4798      	blx	r3
	uint32_t readtc	=	TC0->TC_CHANNEL[0].TC_SR;
   8169e:	4b03      	ldr	r3, [pc, #12]	; (816ac <TC0_Handler+0x14>)
   816a0:	6a1a      	ldr	r2, [r3, #32]
	TC0->TC_CHANNEL[0].TC_CCR	=	TC_CCR_CLKDIS;
   816a2:	2202      	movs	r2, #2
   816a4:	601a      	str	r2, [r3, #0]
   816a6:	bd08      	pop	{r3, pc}
   816a8:	00080e31 	.word	0x00080e31
   816ac:	40080000 	.word	0x40080000

000816b0 <TC1_Handler>:
}
// CYLINDER_2_TIMER
void TC1_Handler(void)
{
   816b0:	b508      	push	{r3, lr}
	decoders_toggle_ign2pin();
   816b2:	4b03      	ldr	r3, [pc, #12]	; (816c0 <TC1_Handler+0x10>)
   816b4:	4798      	blx	r3
	uint32_t readtc	=	TC0->TC_CHANNEL[1].TC_SR;
   816b6:	4b03      	ldr	r3, [pc, #12]	; (816c4 <TC1_Handler+0x14>)
   816b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
	TC0->TC_CHANNEL[1].TC_CCR	=	TC_CCR_CLKDIS;
   816ba:	2202      	movs	r2, #2
   816bc:	641a      	str	r2, [r3, #64]	; 0x40
   816be:	bd08      	pop	{r3, pc}
   816c0:	00080e4d 	.word	0x00080e4d
   816c4:	40080000 	.word	0x40080000

000816c8 <TC2_Handler>:
}
// CYLINDER_3_TIMER
void TC2_Handler(void)
{
   816c8:	b508      	push	{r3, lr}
	decoders_toggle_ign3pin();
   816ca:	4b04      	ldr	r3, [pc, #16]	; (816dc <TC2_Handler+0x14>)
   816cc:	4798      	blx	r3
	uint32_t readtc	=	TC0->TC_CHANNEL[2].TC_SR;
   816ce:	4b04      	ldr	r3, [pc, #16]	; (816e0 <TC2_Handler+0x18>)
   816d0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
	TC0->TC_CHANNEL[2].TC_CCR	=	TC_CCR_CLKDIS;
   816d4:	2202      	movs	r2, #2
   816d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   816da:	bd08      	pop	{r3, pc}
   816dc:	00080e69 	.word	0x00080e69
   816e0:	40080000 	.word	0x40080000

000816e4 <TC3_Handler>:
}
// CYLINDER_4_TIMER
void TC3_Handler(void)
{
   816e4:	b508      	push	{r3, lr}
	decoders_toggle_ign4pin();
   816e6:	4b03      	ldr	r3, [pc, #12]	; (816f4 <TC3_Handler+0x10>)
   816e8:	4798      	blx	r3
	uint32_t readtc	=	TC1->TC_CHANNEL[0].TC_SR;
   816ea:	4b03      	ldr	r3, [pc, #12]	; (816f8 <TC3_Handler+0x14>)
   816ec:	6a1a      	ldr	r2, [r3, #32]
	TC1->TC_CHANNEL[0].TC_CCR	=	TC_CCR_CLKDIS;
   816ee:	2202      	movs	r2, #2
   816f0:	601a      	str	r2, [r3, #0]
   816f2:	bd08      	pop	{r3, pc}
   816f4:	00080e85 	.word	0x00080e85
   816f8:	40084000 	.word	0x40084000

000816fc <TC4_Handler>:
}
// CYLINDER_5_TIMER
void TC4_Handler(void)
{
   816fc:	4770      	bx	lr
   816fe:	bf00      	nop

00081700 <TC5_Handler>:
	
}
// CYLINDER_6_TIMER
void TC5_Handler(void)
{
   81700:	4770      	bx	lr
   81702:	bf00      	nop

00081704 <TC6_Handler>:
	
}
// CYLINDER_7_TIMER
void TC6_Handler(void)
{
   81704:	4770      	bx	lr
   81706:	bf00      	nop

00081708 <TC7_Handler>:
	
}
// CYLINDER_8_TIMER
void TC7_Handler(void)
{
   81708:	4770      	bx	lr
   8170a:	bf00      	nop

0008170c <TC8_Handler>:
	
}
// GLOBAL_TIMER
void TC8_Handler(void)
{
   8170c:	b538      	push	{r3, r4, r5, lr}
	// Read the current TC8 Counter Value
	uint32_t CounterValue = tc_read_cv(TC2, 2);
   8170e:	4c22      	ldr	r4, [pc, #136]	; (81798 <TC8_Handler+0x8c>)
   81710:	2102      	movs	r1, #2
   81712:	4620      	mov	r0, r4
   81714:	4b21      	ldr	r3, [pc, #132]	; (8179c <TC8_Handler+0x90>)
   81716:	4798      	blx	r3
   81718:	4605      	mov	r5, r0
	// Read the current TC8 Status, Compare or overflow
	uint32_t tc_status = TC2->TC_CHANNEL[2].TC_SR;
   8171a:	f8d4 40a0 	ldr.w	r4, [r4, #160]	; 0xa0
	if (tc_status & TC_SR_CPAS)
   8171e:	f014 0f04 	tst.w	r4, #4
   81722:	d00c      	beq.n	8173e <TC8_Handler+0x32>
	{
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   81724:	4b1e      	ldr	r3, [pc, #120]	; (817a0 <TC8_Handler+0x94>)
   81726:	881a      	ldrh	r2, [r3, #0]
   81728:	4b1e      	ldr	r3, [pc, #120]	; (817a4 <TC8_Handler+0x98>)
   8172a:	fb93 f2f2 	sdiv	r2, r3, r2
   8172e:	4402      	add	r2, r0
   81730:	2102      	movs	r1, #2
   81732:	4819      	ldr	r0, [pc, #100]	; (81798 <TC8_Handler+0x8c>)
   81734:	4b1c      	ldr	r3, [pc, #112]	; (817a8 <TC8_Handler+0x9c>)
   81736:	4798      	blx	r3
		adc_start(ADC);
   81738:	481c      	ldr	r0, [pc, #112]	; (817ac <TC8_Handler+0xa0>)
   8173a:	4b1d      	ldr	r3, [pc, #116]	; (817b0 <TC8_Handler+0xa4>)
   8173c:	4798      	blx	r3
		//uart_transfer('a');
	}
	if (tc_status & TC_SR_CPBS) // Compare register B is not working ?? 25.2.17
   8173e:	f014 0f08 	tst.w	r4, #8
   81742:	d004      	beq.n	8174e <TC8_Handler+0x42>
	{
		TC2->TC_CHANNEL[2].TC_RB = CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC;
   81744:	f605 2341 	addw	r3, r5, #2625	; 0xa41
   81748:	4a13      	ldr	r2, [pc, #76]	; (81798 <TC8_Handler+0x8c>)
   8174a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		// TODO: START UART
		//uart_transfer('b');
	}
	if (tc_status & TC_SR_CPCS)
   8174e:	f014 0f10 	tst.w	r4, #16
   81752:	d009      	beq.n	81768 <TC8_Handler+0x5c>
	{
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
   81754:	f605 2241 	addw	r2, r5, #2625	; 0xa41
   81758:	2102      	movs	r1, #2
   8175a:	480f      	ldr	r0, [pc, #60]	; (81798 <TC8_Handler+0x8c>)
   8175c:	4b15      	ldr	r3, [pc, #84]	; (817b4 <TC8_Handler+0xa8>)
   8175e:	4798      	blx	r3
		millis++;
   81760:	4a15      	ldr	r2, [pc, #84]	; (817b8 <TC8_Handler+0xac>)
   81762:	6813      	ldr	r3, [r2, #0]
   81764:	3301      	adds	r3, #1
   81766:	6013      	str	r3, [r2, #0]
		//tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqTelemetryScaler);
	}
	if (tc_status & TC_SR_COVFS)
   81768:	f014 0f01 	tst.w	r4, #1
   8176c:	d012      	beq.n	81794 <TC8_Handler+0x88>
	{
		TC8_Overflow = TRUE;
   8176e:	2201      	movs	r2, #1
   81770:	4b12      	ldr	r3, [pc, #72]	; (817bc <TC8_Handler+0xb0>)
   81772:	701a      	strb	r2, [r3, #0]
		tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   81774:	4b0a      	ldr	r3, [pc, #40]	; (817a0 <TC8_Handler+0x94>)
   81776:	881b      	ldrh	r3, [r3, #0]
   81778:	4c07      	ldr	r4, [pc, #28]	; (81798 <TC8_Handler+0x8c>)
   8177a:	4a0a      	ldr	r2, [pc, #40]	; (817a4 <TC8_Handler+0x98>)
   8177c:	fb92 f2f3 	sdiv	r2, r2, r3
   81780:	2102      	movs	r1, #2
   81782:	4620      	mov	r0, r4
   81784:	4b08      	ldr	r3, [pc, #32]	; (817a8 <TC8_Handler+0x9c>)
   81786:	4798      	blx	r3
		//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   81788:	f640 2241 	movw	r2, #2625	; 0xa41
   8178c:	2102      	movs	r1, #2
   8178e:	4620      	mov	r0, r4
   81790:	4b08      	ldr	r3, [pc, #32]	; (817b4 <TC8_Handler+0xa8>)
   81792:	4798      	blx	r3
   81794:	bd38      	pop	{r3, r4, r5, pc}
   81796:	bf00      	nop
   81798:	40088000 	.word	0x40088000
   8179c:	00080779 	.word	0x00080779
   817a0:	20071864 	.word	0x20071864
   817a4:	00280de8 	.word	0x00280de8
   817a8:	00080781 	.word	0x00080781
   817ac:	400c0000 	.word	0x400c0000
   817b0:	000802d9 	.word	0x000802d9
   817b4:	00080789 	.word	0x00080789
   817b8:	20072194 	.word	0x20072194
   817bc:	20070a20 	.word	0x20070a20

000817c0 <tunerstudio_init>:
#include "tunerstudiocomm.h"

// Initialization function
void tunerstudio_init(void)
{
	CurrPage = 255;
   817c0:	22ff      	movs	r2, #255	; 0xff
   817c2:	4b07      	ldr	r3, [pc, #28]	; (817e0 <tunerstudio_init+0x20>)
   817c4:	701a      	strb	r2, [r3, #0]
	NewPageFlag = FALSE;
   817c6:	2300      	movs	r3, #0
   817c8:	4a06      	ldr	r2, [pc, #24]	; (817e4 <tunerstudio_init+0x24>)
   817ca:	7013      	strb	r3, [r2, #0]
	WriteFlag = FALSE;
   817cc:	4a06      	ldr	r2, [pc, #24]	; (817e8 <tunerstudio_init+0x28>)
   817ce:	7013      	strb	r3, [r2, #0]
	Offset1 = 0;
   817d0:	4a06      	ldr	r2, [pc, #24]	; (817ec <tunerstudio_init+0x2c>)
   817d2:	7013      	strb	r3, [r2, #0]
	Offset2 = 0;
   817d4:	4a06      	ldr	r2, [pc, #24]	; (817f0 <tunerstudio_init+0x30>)
   817d6:	7013      	strb	r3, [r2, #0]
	OffsetFlag = FALSE;
   817d8:	4a06      	ldr	r2, [pc, #24]	; (817f4 <tunerstudio_init+0x34>)
   817da:	7013      	strb	r3, [r2, #0]
   817dc:	4770      	bx	lr
   817de:	bf00      	nop
   817e0:	20070a14 	.word	0x20070a14
   817e4:	20072191 	.word	0x20072191
   817e8:	200709ca 	.word	0x200709ca
   817ec:	20071c69 	.word	0x20071c69
   817f0:	20071c7c 	.word	0x20071c7c
   817f4:	20071c68 	.word	0x20071c68

000817f8 <tunerstudio_send_struct>:
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
}
 

void tunerstudio_send_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
{
   817f8:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < ConfigLen; i++)
   817fa:	b149      	cbz	r1, 81810 <tunerstudio_send_struct+0x18>
   817fc:	1e44      	subs	r4, r0, #1
   817fe:	1e4b      	subs	r3, r1, #1
   81800:	b29b      	uxth	r3, r3
   81802:	18c5      	adds	r5, r0, r3
		uart_load_tx_buffer(*((uint8_t *)ConfigStructPointer + i));
   81804:	4e04      	ldr	r6, [pc, #16]	; (81818 <tunerstudio_send_struct+0x20>)
   81806:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   8180a:	47b0      	blx	r6
}
 

void tunerstudio_send_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
{
	for (uint16_t i = 0; i < ConfigLen; i++)
   8180c:	42ac      	cmp	r4, r5
   8180e:	d1fa      	bne.n	81806 <tunerstudio_send_struct+0xe>
		uart_load_tx_buffer(*((uint8_t *)ConfigStructPointer + i));
	uart_enable_tx_interrupt();
   81810:	4b02      	ldr	r3, [pc, #8]	; (8181c <tunerstudio_send_struct+0x24>)
   81812:	4798      	blx	r3
   81814:	bd70      	pop	{r4, r5, r6, pc}
   81816:	bf00      	nop
   81818:	00081fbd 	.word	0x00081fbd
   8181c:	00081fd9 	.word	0x00081fd9

00081820 <tunerstudio_send_Table3D>:
		default: break;
	}
}

void tunerstudio_send_Table3D(struct Table3D *Current)
{
   81820:	b570      	push	{r4, r5, r6, lr}
   81822:	4605      	mov	r5, r0
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81824:	7b43      	ldrb	r3, [r0, #13]
   81826:	b15b      	cbz	r3, 81840 <tunerstudio_send_Table3D+0x20>
   81828:	2400      	movs	r4, #0
		tunerstudio_send_struct(Current->Table[i], Current->Xsize);
   8182a:	4e09      	ldr	r6, [pc, #36]	; (81850 <tunerstudio_send_Table3D+0x30>)
   8182c:	682b      	ldr	r3, [r5, #0]
   8182e:	7b29      	ldrb	r1, [r5, #12]
   81830:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   81834:	47b0      	blx	r6
	}
}

void tunerstudio_send_Table3D(struct Table3D *Current)
{
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81836:	3401      	adds	r4, #1
   81838:	b2e4      	uxtb	r4, r4
   8183a:	7b6b      	ldrb	r3, [r5, #13]
   8183c:	42a3      	cmp	r3, r4
   8183e:	d8f5      	bhi.n	8182c <tunerstudio_send_Table3D+0xc>
		tunerstudio_send_struct(Current->Table[i], Current->Xsize);
	tunerstudio_send_struct(Current->Xbin, Current->Xsize);
   81840:	7b29      	ldrb	r1, [r5, #12]
   81842:	6868      	ldr	r0, [r5, #4]
   81844:	4c02      	ldr	r4, [pc, #8]	; (81850 <tunerstudio_send_Table3D+0x30>)
   81846:	47a0      	blx	r4
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
   81848:	7b69      	ldrb	r1, [r5, #13]
   8184a:	68a8      	ldr	r0, [r5, #8]
   8184c:	47a0      	blx	r4
   8184e:	bd70      	pop	{r4, r5, r6, pc}
   81850:	000817f9 	.word	0x000817f9

00081854 <tunerstudio_send_page>:
	
}

// Function to send page according to the .ini file (CurrPage is used)
void tunerstudio_send_page(void)
{
   81854:	b508      	push	{r3, lr}
	switch(CurrPage)
   81856:	4b1b      	ldr	r3, [pc, #108]	; (818c4 <tunerstudio_send_page+0x70>)
   81858:	781b      	ldrb	r3, [r3, #0]
   8185a:	3b01      	subs	r3, #1
   8185c:	2b08      	cmp	r3, #8
   8185e:	d82f      	bhi.n	818c0 <tunerstudio_send_page+0x6c>
   81860:	e8df f003 	tbb	[pc, r3]
   81864:	120e0905 	.word	0x120e0905
   81868:	25201b17 	.word	0x25201b17
   8186c:	2a          	.byte	0x2a
   8186d:	00          	.byte	0x00
	{
		case PAGE_VE:		tunerstudio_send_Table3D(&VE);										break;
   8186e:	4816      	ldr	r0, [pc, #88]	; (818c8 <tunerstudio_send_page+0x74>)
   81870:	4b16      	ldr	r3, [pc, #88]	; (818cc <tunerstudio_send_page+0x78>)
   81872:	4798      	blx	r3
   81874:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG2:	tunerstudio_send_struct(&engine_config2, sizeof(engine_config2));	break;
   81876:	2142      	movs	r1, #66	; 0x42
   81878:	4815      	ldr	r0, [pc, #84]	; (818d0 <tunerstudio_send_page+0x7c>)
   8187a:	4b16      	ldr	r3, [pc, #88]	; (818d4 <tunerstudio_send_page+0x80>)
   8187c:	4798      	blx	r3
   8187e:	bd08      	pop	{r3, pc}
		case PAGE_IGN:		tunerstudio_send_Table3D(&IGN);										break;
   81880:	4815      	ldr	r0, [pc, #84]	; (818d8 <tunerstudio_send_page+0x84>)
   81882:	4b12      	ldr	r3, [pc, #72]	; (818cc <tunerstudio_send_page+0x78>)
   81884:	4798      	blx	r3
   81886:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG4:	tunerstudio_send_struct(&engine_config4, sizeof(engine_config4));	break;
   81888:	2140      	movs	r1, #64	; 0x40
   8188a:	4814      	ldr	r0, [pc, #80]	; (818dc <tunerstudio_send_page+0x88>)
   8188c:	4b11      	ldr	r3, [pc, #68]	; (818d4 <tunerstudio_send_page+0x80>)
   8188e:	4798      	blx	r3
   81890:	bd08      	pop	{r3, pc}
		case PAGE_AFR:		tunerstudio_send_Table3D(&AFR);										break;
   81892:	4813      	ldr	r0, [pc, #76]	; (818e0 <tunerstudio_send_page+0x8c>)
   81894:	4b0d      	ldr	r3, [pc, #52]	; (818cc <tunerstudio_send_page+0x78>)
   81896:	4798      	blx	r3
   81898:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG6:	tunerstudio_send_struct(&engine_config6, sizeof(engine_config6));	break;
   8189a:	2140      	movs	r1, #64	; 0x40
   8189c:	4811      	ldr	r0, [pc, #68]	; (818e4 <tunerstudio_send_page+0x90>)
   8189e:	4b0d      	ldr	r3, [pc, #52]	; (818d4 <tunerstudio_send_page+0x80>)
   818a0:	4798      	blx	r3
   818a2:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG7:	tunerstudio_send_struct(&engine_config7, sizeof(engine_config7));	break;
   818a4:	2140      	movs	r1, #64	; 0x40
   818a6:	4810      	ldr	r0, [pc, #64]	; (818e8 <tunerstudio_send_page+0x94>)
   818a8:	4b0a      	ldr	r3, [pc, #40]	; (818d4 <tunerstudio_send_page+0x80>)
   818aa:	4798      	blx	r3
   818ac:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG8:	tunerstudio_send_struct(&engine_config8, sizeof(engine_config8));	break;
   818ae:	21a0      	movs	r1, #160	; 0xa0
   818b0:	480e      	ldr	r0, [pc, #56]	; (818ec <tunerstudio_send_page+0x98>)
   818b2:	4b08      	ldr	r3, [pc, #32]	; (818d4 <tunerstudio_send_page+0x80>)
   818b4:	4798      	blx	r3
   818b6:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG9:	tunerstudio_send_struct(&engine_config9, sizeof(engine_config9));	break;
   818b8:	21c0      	movs	r1, #192	; 0xc0
   818ba:	480d      	ldr	r0, [pc, #52]	; (818f0 <tunerstudio_send_page+0x9c>)
   818bc:	4b05      	ldr	r3, [pc, #20]	; (818d4 <tunerstudio_send_page+0x80>)
   818be:	4798      	blx	r3
   818c0:	bd08      	pop	{r3, pc}
   818c2:	bf00      	nop
   818c4:	20070a14 	.word	0x20070a14
   818c8:	20070e64 	.word	0x20070e64
   818cc:	00081821 	.word	0x00081821
   818d0:	20070f34 	.word	0x20070f34
   818d4:	000817f9 	.word	0x000817f9
   818d8:	20071cc4 	.word	0x20071cc4
   818dc:	20070f78 	.word	0x20070f78
   818e0:	20071c6c 	.word	0x20071c6c
   818e4:	200709d4 	.word	0x200709d4
   818e8:	20071c80 	.word	0x20071c80
   818ec:	200720e4 	.word	0x200720e4
   818f0:	20070e74 	.word	0x20070e74

000818f4 <tunerstudio_write_Table3D>:
}

void tunerstudio_write_Table3D(struct Table3D *Current, uint8_t data)
{
	// table[line][column]
	if (!Offset2){ // Write data to table
   818f4:	4b0d      	ldr	r3, [pc, #52]	; (8192c <tunerstudio_write_Table3D+0x38>)
   818f6:	781b      	ldrb	r3, [r3, #0]
   818f8:	b953      	cbnz	r3, 81910 <tunerstudio_write_Table3D+0x1c>
		}
	}
}

void tunerstudio_write_Table3D(struct Table3D *Current, uint8_t data)
{
   818fa:	b410      	push	{r4}
	// table[line][column]
	if (!Offset2){ // Write data to table
		Current->Table[Offset1 >> 4][Offset1 & 0x0f] = data;
   818fc:	4b0c      	ldr	r3, [pc, #48]	; (81930 <tunerstudio_write_Table3D+0x3c>)
   818fe:	781b      	ldrb	r3, [r3, #0]
   81900:	091c      	lsrs	r4, r3, #4
   81902:	6802      	ldr	r2, [r0, #0]
   81904:	f003 030f 	and.w	r3, r3, #15
   81908:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
   8190c:	54d1      	strb	r1, [r2, r3]
   8190e:	e00b      	b.n	81928 <tunerstudio_write_Table3D+0x34>
	}
	else 
	{
		if (Offset1 < THREE_D_TABLE_SIZE)
   81910:	4b07      	ldr	r3, [pc, #28]	; (81930 <tunerstudio_write_Table3D+0x3c>)
   81912:	781b      	ldrb	r3, [r3, #0]
   81914:	2b0f      	cmp	r3, #15
   81916:	d802      	bhi.n	8191e <tunerstudio_write_Table3D+0x2a>
		{
			Current->Xbin[Offset1] = data;
   81918:	6842      	ldr	r2, [r0, #4]
   8191a:	54d1      	strb	r1, [r2, r3]
   8191c:	4770      	bx	lr
		}
		else
		{
			Current->Ybin[Offset1 - THREE_D_TABLE_SIZE] = data;
   8191e:	6882      	ldr	r2, [r0, #8]
   81920:	4413      	add	r3, r2
   81922:	f803 1c10 	strb.w	r1, [r3, #-16]
		}
	}
}
   81926:	4770      	bx	lr
   81928:	bc10      	pop	{r4}
   8192a:	4770      	bx	lr
   8192c:	20071c7c 	.word	0x20071c7c
   81930:	20071c69 	.word	0x20071c69

00081934 <tunerstudio_write_data>:
{
	uart_load_pdc_tx_buffer(ConfigStructPointer, ConfigLen);
}

void tunerstudio_write_data(uint16_t data)
{
   81934:	b508      	push	{r3, lr}
	switch(CurrPage)
   81936:	4b1c      	ldr	r3, [pc, #112]	; (819a8 <tunerstudio_write_data+0x74>)
   81938:	781b      	ldrb	r3, [r3, #0]
   8193a:	3b01      	subs	r3, #1
   8193c:	2b08      	cmp	r3, #8
   8193e:	d832      	bhi.n	819a6 <tunerstudio_write_data+0x72>
   81940:	e8df f003 	tbb	[pc, r3]
   81944:	140f0a05 	.word	0x140f0a05
   81948:	28231e19 	.word	0x28231e19
   8194c:	2d          	.byte	0x2d
   8194d:	00          	.byte	0x00
	{
		case PAGE_VE:		tunerstudio_write_Table3D(&VE, data);				break;
   8194e:	b2c1      	uxtb	r1, r0
   81950:	4816      	ldr	r0, [pc, #88]	; (819ac <tunerstudio_write_data+0x78>)
   81952:	4b17      	ldr	r3, [pc, #92]	; (819b0 <tunerstudio_write_data+0x7c>)
   81954:	4798      	blx	r3
   81956:	bd08      	pop	{r3, pc}
	}
}

void tunerstudio_write_struct(uint8_t *ConfigStructPointer, uint8_t data)
{
	*(ConfigStructPointer + Offset1) = data;
   81958:	4b16      	ldr	r3, [pc, #88]	; (819b4 <tunerstudio_write_data+0x80>)
   8195a:	781a      	ldrb	r2, [r3, #0]
   8195c:	4b16      	ldr	r3, [pc, #88]	; (819b8 <tunerstudio_write_data+0x84>)
   8195e:	54d0      	strb	r0, [r2, r3]
   81960:	bd08      	pop	{r3, pc}
{
	switch(CurrPage)
	{
		case PAGE_VE:		tunerstudio_write_Table3D(&VE, data);				break;
		case PAGE_CONFIG2:	tunerstudio_write_struct(&engine_config2, data);	break;
		case PAGE_IGN:		tunerstudio_write_Table3D(&IGN, data);				break;
   81962:	b2c1      	uxtb	r1, r0
   81964:	4815      	ldr	r0, [pc, #84]	; (819bc <tunerstudio_write_data+0x88>)
   81966:	4b12      	ldr	r3, [pc, #72]	; (819b0 <tunerstudio_write_data+0x7c>)
   81968:	4798      	blx	r3
   8196a:	bd08      	pop	{r3, pc}
	}
}

void tunerstudio_write_struct(uint8_t *ConfigStructPointer, uint8_t data)
{
	*(ConfigStructPointer + Offset1) = data;
   8196c:	4b11      	ldr	r3, [pc, #68]	; (819b4 <tunerstudio_write_data+0x80>)
   8196e:	781a      	ldrb	r2, [r3, #0]
   81970:	4b13      	ldr	r3, [pc, #76]	; (819c0 <tunerstudio_write_data+0x8c>)
   81972:	54d0      	strb	r0, [r2, r3]
   81974:	bd08      	pop	{r3, pc}
	{
		case PAGE_VE:		tunerstudio_write_Table3D(&VE, data);				break;
		case PAGE_CONFIG2:	tunerstudio_write_struct(&engine_config2, data);	break;
		case PAGE_IGN:		tunerstudio_write_Table3D(&IGN, data);				break;
		case PAGE_CONFIG4:	tunerstudio_write_struct(&engine_config4, data);	break;
		case PAGE_AFR:		tunerstudio_write_Table3D(&AFR, data);				break;
   81976:	b2c1      	uxtb	r1, r0
   81978:	4812      	ldr	r0, [pc, #72]	; (819c4 <tunerstudio_write_data+0x90>)
   8197a:	4b0d      	ldr	r3, [pc, #52]	; (819b0 <tunerstudio_write_data+0x7c>)
   8197c:	4798      	blx	r3
   8197e:	bd08      	pop	{r3, pc}
	}
}

void tunerstudio_write_struct(uint8_t *ConfigStructPointer, uint8_t data)
{
	*(ConfigStructPointer + Offset1) = data;
   81980:	4b0c      	ldr	r3, [pc, #48]	; (819b4 <tunerstudio_write_data+0x80>)
   81982:	781a      	ldrb	r2, [r3, #0]
   81984:	4b10      	ldr	r3, [pc, #64]	; (819c8 <tunerstudio_write_data+0x94>)
   81986:	54d0      	strb	r0, [r2, r3]
   81988:	bd08      	pop	{r3, pc}
   8198a:	4b0a      	ldr	r3, [pc, #40]	; (819b4 <tunerstudio_write_data+0x80>)
   8198c:	781a      	ldrb	r2, [r3, #0]
   8198e:	4b0f      	ldr	r3, [pc, #60]	; (819cc <tunerstudio_write_data+0x98>)
   81990:	54d0      	strb	r0, [r2, r3]
   81992:	bd08      	pop	{r3, pc}
   81994:	4b07      	ldr	r3, [pc, #28]	; (819b4 <tunerstudio_write_data+0x80>)
   81996:	781a      	ldrb	r2, [r3, #0]
   81998:	4b0d      	ldr	r3, [pc, #52]	; (819d0 <tunerstudio_write_data+0x9c>)
   8199a:	54d0      	strb	r0, [r2, r3]
   8199c:	bd08      	pop	{r3, pc}
   8199e:	4b05      	ldr	r3, [pc, #20]	; (819b4 <tunerstudio_write_data+0x80>)
   819a0:	781a      	ldrb	r2, [r3, #0]
   819a2:	4b0c      	ldr	r3, [pc, #48]	; (819d4 <tunerstudio_write_data+0xa0>)
   819a4:	54d0      	strb	r0, [r2, r3]
   819a6:	bd08      	pop	{r3, pc}
   819a8:	20070a14 	.word	0x20070a14
   819ac:	20070e64 	.word	0x20070e64
   819b0:	000818f5 	.word	0x000818f5
   819b4:	20071c69 	.word	0x20071c69
   819b8:	20070f34 	.word	0x20070f34
   819bc:	20071cc4 	.word	0x20071cc4
   819c0:	20070f78 	.word	0x20070f78
   819c4:	20071c6c 	.word	0x20071c6c
   819c8:	200709d4 	.word	0x200709d4
   819cc:	20071c80 	.word	0x20071c80
   819d0:	200720e4 	.word	0x200720e4
   819d4:	20070e74 	.word	0x20070e74

000819d8 <tunerstudio_burn_value_if_changed>:
	EepromIndex += Current->Xsize;
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
}

void tunerstudio_burn_value_if_changed(uint32_t TempValue, uint16_t EepromIndex)
{
   819d8:	b538      	push	{r3, r4, r5, lr}
   819da:	4605      	mov	r5, r0
   819dc:	460c      	mov	r4, r1
	if (eeprom_read_byte(EepromIndex) != TempValue){ // Compare current value with EEPROM value, update EEPROM if it is not the same
   819de:	4608      	mov	r0, r1
   819e0:	4b04      	ldr	r3, [pc, #16]	; (819f4 <tunerstudio_burn_value_if_changed+0x1c>)
   819e2:	4798      	blx	r3
   819e4:	42a8      	cmp	r0, r5
   819e6:	d003      	beq.n	819f0 <tunerstudio_burn_value_if_changed+0x18>
		at24cxx_write_byte(EepromIndex, TempValue);
   819e8:	b2e9      	uxtb	r1, r5
   819ea:	4620      	mov	r0, r4
   819ec:	4b02      	ldr	r3, [pc, #8]	; (819f8 <tunerstudio_burn_value_if_changed+0x20>)
   819ee:	4798      	blx	r3
   819f0:	bd38      	pop	{r3, r4, r5, pc}
   819f2:	bf00      	nop
   819f4:	00080f01 	.word	0x00080f01
   819f8:	000801a5 	.word	0x000801a5

000819fc <tunerstudio_burn_struct>:
	}
}

void tunerstudio_burn_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
{
   819fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   819fe:	4b0c      	ldr	r3, [pc, #48]	; (81a30 <tunerstudio_burn_struct+0x34>)
   81a00:	7fdb      	ldrb	r3, [r3, #31]
   81a02:	b2db      	uxtb	r3, r3
   81a04:	2b01      	cmp	r3, #1
   81a06:	d001      	beq.n	81a0c <tunerstudio_burn_struct+0x10>
	{	
		uart_print_string("EEPROM Fault");
		return;
	}
	for (uint16_t i = 0; i < ConfigLen; i++)
   81a08:	b921      	cbnz	r1, 81a14 <tunerstudio_burn_struct+0x18>
   81a0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

void tunerstudio_burn_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
{
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
	{	
		uart_print_string("EEPROM Fault");
   81a0c:	4809      	ldr	r0, [pc, #36]	; (81a34 <tunerstudio_burn_struct+0x38>)
   81a0e:	4b0a      	ldr	r3, [pc, #40]	; (81a38 <tunerstudio_burn_struct+0x3c>)
   81a10:	4798      	blx	r3
		return;
   81a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81a14:	1e45      	subs	r5, r0, #1
   81a16:	4411      	add	r1, r2
   81a18:	b28e      	uxth	r6, r1
	}
	for (uint16_t i = 0; i < ConfigLen; i++)
   81a1a:	4614      	mov	r4, r2
		tunerstudio_burn_value_if_changed(*((uint8_t *)ConfigStructPointer + i), EepromIndex + i);
   81a1c:	4f07      	ldr	r7, [pc, #28]	; (81a3c <tunerstudio_burn_struct+0x40>)
   81a1e:	4621      	mov	r1, r4
   81a20:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   81a24:	47b8      	blx	r7
   81a26:	3401      	adds	r4, #1
   81a28:	b2a4      	uxth	r4, r4
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
	{	
		uart_print_string("EEPROM Fault");
		return;
	}
	for (uint16_t i = 0; i < ConfigLen; i++)
   81a2a:	42b4      	cmp	r4, r6
   81a2c:	d1f7      	bne.n	81a1e <tunerstudio_burn_struct+0x22>
   81a2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81a30:	200713b8 	.word	0x200713b8
   81a34:	00083500 	.word	0x00083500
   81a38:	000820d5 	.word	0x000820d5
   81a3c:	000819d9 	.word	0x000819d9

00081a40 <tunerstudio_burn_Table3D>:
		default: break;
	}
}

void tunerstudio_burn_Table3D(struct Table3D *Current, uint16_t EepromIndex)
{
   81a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   81a42:	4b15      	ldr	r3, [pc, #84]	; (81a98 <tunerstudio_burn_Table3D+0x58>)
   81a44:	7fdb      	ldrb	r3, [r3, #31]
   81a46:	b2db      	uxtb	r3, r3
   81a48:	2b01      	cmp	r3, #1
   81a4a:	d004      	beq.n	81a56 <tunerstudio_burn_Table3D+0x16>
   81a4c:	4605      	mov	r5, r0
   81a4e:	460e      	mov	r6, r1
	{
		uart_print_string("EEPROM Fault");
		return;
	}
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81a50:	7b43      	ldrb	r3, [r0, #13]
   81a52:	b923      	cbnz	r3, 81a5e <tunerstudio_burn_Table3D+0x1e>
   81a54:	e013      	b.n	81a7e <tunerstudio_burn_Table3D+0x3e>

void tunerstudio_burn_Table3D(struct Table3D *Current, uint16_t EepromIndex)
{
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
	{
		uart_print_string("EEPROM Fault");
   81a56:	4811      	ldr	r0, [pc, #68]	; (81a9c <tunerstudio_burn_Table3D+0x5c>)
   81a58:	4b11      	ldr	r3, [pc, #68]	; (81aa0 <tunerstudio_burn_Table3D+0x60>)
   81a5a:	4798      	blx	r3
		return;
   81a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81a5e:	2400      	movs	r4, #0
	{
		tunerstudio_burn_struct(Current->Table[i], Current->Xsize, EepromIndex);
   81a60:	4f10      	ldr	r7, [pc, #64]	; (81aa4 <tunerstudio_burn_Table3D+0x64>)
   81a62:	682b      	ldr	r3, [r5, #0]
   81a64:	4632      	mov	r2, r6
   81a66:	7b29      	ldrb	r1, [r5, #12]
   81a68:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   81a6c:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   81a6e:	7b2a      	ldrb	r2, [r5, #12]
   81a70:	4432      	add	r2, r6
   81a72:	b296      	uxth	r6, r2
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
	{
		uart_print_string("EEPROM Fault");
		return;
	}
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81a74:	3401      	adds	r4, #1
   81a76:	b2e4      	uxtb	r4, r4
   81a78:	7b6b      	ldrb	r3, [r5, #13]
   81a7a:	42a3      	cmp	r3, r4
   81a7c:	d8f1      	bhi.n	81a62 <tunerstudio_burn_Table3D+0x22>
	{
		tunerstudio_burn_struct(Current->Table[i], Current->Xsize, EepromIndex);
		EepromIndex += Current->Xsize;
	}
	tunerstudio_burn_struct(Current->Xbin, Current->Xsize, EepromIndex);
   81a7e:	4632      	mov	r2, r6
   81a80:	7b29      	ldrb	r1, [r5, #12]
   81a82:	6868      	ldr	r0, [r5, #4]
   81a84:	4c07      	ldr	r4, [pc, #28]	; (81aa4 <tunerstudio_burn_Table3D+0x64>)
   81a86:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
   81a88:	7b2a      	ldrb	r2, [r5, #12]
   81a8a:	4432      	add	r2, r6
   81a8c:	b292      	uxth	r2, r2
   81a8e:	7b69      	ldrb	r1, [r5, #13]
   81a90:	68a8      	ldr	r0, [r5, #8]
   81a92:	47a0      	blx	r4
   81a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81a96:	bf00      	nop
   81a98:	200713b8 	.word	0x200713b8
   81a9c:	00083500 	.word	0x00083500
   81aa0:	000820d5 	.word	0x000820d5
   81aa4:	000819fd 	.word	0x000819fd

00081aa8 <tunerstudio_burn_page_eeprom>:
{
	*(ConfigStructPointer + Offset1) = data;
}

void tunerstudio_burn_page_eeprom(void)
{
   81aa8:	b508      	push	{r3, lr}
	switch(CurrPage)
   81aaa:	4b23      	ldr	r3, [pc, #140]	; (81b38 <tunerstudio_burn_page_eeprom+0x90>)
   81aac:	781b      	ldrb	r3, [r3, #0]
   81aae:	3b01      	subs	r3, #1
   81ab0:	2b08      	cmp	r3, #8
   81ab2:	d840      	bhi.n	81b36 <tunerstudio_burn_page_eeprom+0x8e>
   81ab4:	e8df f003 	tbb	[pc, r3]
   81ab8:	17110a05 	.word	0x17110a05
   81abc:	322b241e 	.word	0x322b241e
   81ac0:	39          	.byte	0x39
   81ac1:	00          	.byte	0x00
	{
		case 1: tunerstudio_burn_Table3D(&VE, EEPROM_VE_INDEX);											break;
   81ac2:	2100      	movs	r1, #0
   81ac4:	481d      	ldr	r0, [pc, #116]	; (81b3c <tunerstudio_burn_page_eeprom+0x94>)
   81ac6:	4b1e      	ldr	r3, [pc, #120]	; (81b40 <tunerstudio_burn_page_eeprom+0x98>)
   81ac8:	4798      	blx	r3
   81aca:	bd08      	pop	{r3, pc}
		case 2: tunerstudio_burn_struct(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);	break;
   81acc:	f241 3288 	movw	r2, #5000	; 0x1388
   81ad0:	2142      	movs	r1, #66	; 0x42
   81ad2:	481c      	ldr	r0, [pc, #112]	; (81b44 <tunerstudio_burn_page_eeprom+0x9c>)
   81ad4:	4b1c      	ldr	r3, [pc, #112]	; (81b48 <tunerstudio_burn_page_eeprom+0xa0>)
   81ad6:	4798      	blx	r3
   81ad8:	bd08      	pop	{r3, pc}
		case 3: tunerstudio_burn_Table3D(&IGN, EEPROM_IGN_INDEX);										break;
   81ada:	f44f 7110 	mov.w	r1, #576	; 0x240
   81ade:	481b      	ldr	r0, [pc, #108]	; (81b4c <tunerstudio_burn_page_eeprom+0xa4>)
   81ae0:	4b17      	ldr	r3, [pc, #92]	; (81b40 <tunerstudio_burn_page_eeprom+0x98>)
   81ae2:	4798      	blx	r3
   81ae4:	bd08      	pop	{r3, pc}
		case 4: tunerstudio_burn_struct(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);	break;
   81ae6:	f241 4250 	movw	r2, #5200	; 0x1450
   81aea:	2140      	movs	r1, #64	; 0x40
   81aec:	4818      	ldr	r0, [pc, #96]	; (81b50 <tunerstudio_burn_page_eeprom+0xa8>)
   81aee:	4b16      	ldr	r3, [pc, #88]	; (81b48 <tunerstudio_burn_page_eeprom+0xa0>)
   81af0:	4798      	blx	r3
   81af2:	bd08      	pop	{r3, pc}
		case 5: tunerstudio_burn_Table3D(&AFR, EEPROM_AFR_INDEX);										break;
   81af4:	f44f 7190 	mov.w	r1, #288	; 0x120
   81af8:	4816      	ldr	r0, [pc, #88]	; (81b54 <tunerstudio_burn_page_eeprom+0xac>)
   81afa:	4b11      	ldr	r3, [pc, #68]	; (81b40 <tunerstudio_burn_page_eeprom+0x98>)
   81afc:	4798      	blx	r3
   81afe:	bd08      	pop	{r3, pc}
		case 6: tunerstudio_burn_struct(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);	break;
   81b00:	f241 5218 	movw	r2, #5400	; 0x1518
   81b04:	2140      	movs	r1, #64	; 0x40
   81b06:	4814      	ldr	r0, [pc, #80]	; (81b58 <tunerstudio_burn_page_eeprom+0xb0>)
   81b08:	4b0f      	ldr	r3, [pc, #60]	; (81b48 <tunerstudio_burn_page_eeprom+0xa0>)
   81b0a:	4798      	blx	r3
   81b0c:	bd08      	pop	{r3, pc}
		case 7: tunerstudio_burn_struct(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);	break;
   81b0e:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   81b12:	2140      	movs	r1, #64	; 0x40
   81b14:	4811      	ldr	r0, [pc, #68]	; (81b5c <tunerstudio_burn_page_eeprom+0xb4>)
   81b16:	4b0c      	ldr	r3, [pc, #48]	; (81b48 <tunerstudio_burn_page_eeprom+0xa0>)
   81b18:	4798      	blx	r3
   81b1a:	bd08      	pop	{r3, pc}
		case 8: tunerstudio_burn_struct(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);	break;
   81b1c:	f241 62a8 	movw	r2, #5800	; 0x16a8
   81b20:	21a0      	movs	r1, #160	; 0xa0
   81b22:	480f      	ldr	r0, [pc, #60]	; (81b60 <tunerstudio_burn_page_eeprom+0xb8>)
   81b24:	4b08      	ldr	r3, [pc, #32]	; (81b48 <tunerstudio_burn_page_eeprom+0xa0>)
   81b26:	4798      	blx	r3
   81b28:	bd08      	pop	{r3, pc}
		case 9: tunerstudio_burn_struct(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);	break;
   81b2a:	f241 7270 	movw	r2, #6000	; 0x1770
   81b2e:	21c0      	movs	r1, #192	; 0xc0
   81b30:	480c      	ldr	r0, [pc, #48]	; (81b64 <tunerstudio_burn_page_eeprom+0xbc>)
   81b32:	4b05      	ldr	r3, [pc, #20]	; (81b48 <tunerstudio_burn_page_eeprom+0xa0>)
   81b34:	4798      	blx	r3
   81b36:	bd08      	pop	{r3, pc}
   81b38:	20070a14 	.word	0x20070a14
   81b3c:	20070e64 	.word	0x20070e64
   81b40:	00081a41 	.word	0x00081a41
   81b44:	20070f34 	.word	0x20070f34
   81b48:	000819fd 	.word	0x000819fd
   81b4c:	20071cc4 	.word	0x20071cc4
   81b50:	20070f78 	.word	0x20070f78
   81b54:	20071c6c 	.word	0x20071c6c
   81b58:	200709d4 	.word	0x200709d4
   81b5c:	20071c80 	.word	0x20071c80
   81b60:	200720e4 	.word	0x200720e4
   81b64:	20070e74 	.word	0x20070e74

00081b68 <tunerstudio_update_calib_vect_helper>:
			default: break;
		}
	}
}
void tunerstudio_update_calib_vect_helper(uint8_t NrOfBytes, uint16_t EepromIndex)
{
   81b68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81b6c:	4680      	mov	r8, r0
   81b6e:	460d      	mov	r5, r1
   81b70:	f501 6780 	add.w	r7, r1, #1024	; 0x400
   81b74:	b2bf      	uxth	r7, r7
	uint8_t receive[2];			// Receiving buffer
	receive[0] = receive[1] = 0;
	int16_t TempValue = 0;		// Integer, the value can be negative
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		receive[0] = uart_receive();
   81b76:	4e18      	ldr	r6, [pc, #96]	; (81bd8 <tunerstudio_update_calib_vect_helper+0x70>)
			TempValue = receive[0];		// AFR
		}
		else {
			receive[1] = uart_receive();
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   81b78:	f8df a064 	ldr.w	sl, [pc, #100]	; 81be0 <tunerstudio_update_calib_vect_helper+0x78>
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
			TempValue += TEMPERATURE_OFFSET;					// Offset to discard the need of negative integer
   81b7c:	f8df 9064 	ldr.w	r9, [pc, #100]	; 81be4 <tunerstudio_update_calib_vect_helper+0x7c>
   81b80:	e000      	b.n	81b84 <tunerstudio_update_calib_vect_helper+0x1c>
			TempValue = 255;
		} 
		else if (TempValue < 0){ // For safety
			TempValue = 0;
		}
		at24cxx_write_byte(EepromIndex++, TempValue);
   81b82:	465d      	mov	r5, fp
	uint8_t receive[2];			// Receiving buffer
	receive[0] = receive[1] = 0;
	int16_t TempValue = 0;		// Integer, the value can be negative
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		receive[0] = uart_receive();
   81b84:	47b0      	blx	r6
   81b86:	4604      	mov	r4, r0
		if (NrOfBytes == 1) {		
   81b88:	f1b8 0f01 	cmp.w	r8, #1
   81b8c:	d101      	bne.n	81b92 <tunerstudio_update_calib_vect_helper+0x2a>
			TempValue = receive[0];		// AFR
   81b8e:	b201      	sxth	r1, r0
   81b90:	e014      	b.n	81bbc <tunerstudio_update_calib_vect_helper+0x54>
		}
		else {
			receive[1] = uart_receive();
   81b92:	47b0      	blx	r6
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   81b94:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
   81b98:	b200      	sxth	r0, r0
   81b9a:	f5a0 70a0 	sub.w	r0, r0, #320	; 0x140
   81b9e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81ba2:	fb8a 2300 	smull	r2, r3, sl, r0
   81ba6:	17c0      	asrs	r0, r0, #31
   81ba8:	ebc0 0363 	rsb	r3, r0, r3, asr #1
   81bac:	b21b      	sxth	r3, r3
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
			TempValue += TEMPERATURE_OFFSET;					// Offset to discard the need of negative integer
   81bae:	fb89 2103 	smull	r2, r1, r9, r3
   81bb2:	17db      	asrs	r3, r3, #31
   81bb4:	ebc3 01a1 	rsb	r1, r3, r1, asr #2
   81bb8:	3128      	adds	r1, #40	; 0x28
   81bba:	b209      	sxth	r1, r1
			TempValue = 255;
		} 
		else if (TempValue < 0){ // For safety
			TempValue = 0;
		}
		at24cxx_write_byte(EepromIndex++, TempValue);
   81bbc:	f105 0b01 	add.w	fp, r5, #1
   81bc0:	fa1f fb8b 	uxth.w	fp, fp
   81bc4:	f381 0108 	usat	r1, #8, r1
   81bc8:	b2c9      	uxtb	r1, r1
   81bca:	4628      	mov	r0, r5
   81bcc:	4b03      	ldr	r3, [pc, #12]	; (81bdc <tunerstudio_update_calib_vect_helper+0x74>)
   81bce:	4798      	blx	r3
void tunerstudio_update_calib_vect_helper(uint8_t NrOfBytes, uint16_t EepromIndex)
{
	uint8_t receive[2];			// Receiving buffer
	receive[0] = receive[1] = 0;
	int16_t TempValue = 0;		// Integer, the value can be negative
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   81bd0:	455f      	cmp	r7, fp
   81bd2:	d1d6      	bne.n	81b82 <tunerstudio_update_calib_vect_helper+0x1a>
		else if (TempValue < 0){ // For safety
			TempValue = 0;
		}
		at24cxx_write_byte(EepromIndex++, TempValue);
	}
}
   81bd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81bd8:	000821a1 	.word	0x000821a1
   81bdc:	000801a5 	.word	0x000801a5
   81be0:	38e38e39 	.word	0x38e38e39
   81be4:	66666667 	.word	0x66666667

00081be8 <tunerstudio_update_calib_vect>:
	for (uint16_t i = 0; i < ConfigLen; i++)
		tunerstudio_burn_value_if_changed(*((uint8_t *)ConfigStructPointer + i), EepromIndex + i);
}

void tunerstudio_update_calib_vect(void)
{
   81be8:	b508      	push	{r3, lr}
	// Check if the interrupt buffer consists of data
	if (RxStringTail != RxStringHead)
   81bea:	4b15      	ldr	r3, [pc, #84]	; (81c40 <tunerstudio_update_calib_vect+0x58>)
   81bec:	881a      	ldrh	r2, [r3, #0]
   81bee:	b292      	uxth	r2, r2
   81bf0:	4b14      	ldr	r3, [pc, #80]	; (81c44 <tunerstudio_update_calib_vect+0x5c>)
   81bf2:	881b      	ldrh	r3, [r3, #0]
   81bf4:	b29b      	uxth	r3, r3
   81bf6:	429a      	cmp	r2, r3
   81bf8:	d008      	beq.n	81c0c <tunerstudio_update_calib_vect+0x24>
	{
		// TODO: Read the buffer and then continue, possibly not necessary
		uart_print_string("ERROR calibration vector");
   81bfa:	4813      	ldr	r0, [pc, #76]	; (81c48 <tunerstudio_update_calib_vect+0x60>)
   81bfc:	4b13      	ldr	r3, [pc, #76]	; (81c4c <tunerstudio_update_calib_vect+0x64>)
   81bfe:	4798      	blx	r3
		RxStringTail = RxStringHead = 0;
   81c00:	2300      	movs	r3, #0
   81c02:	4a10      	ldr	r2, [pc, #64]	; (81c44 <tunerstudio_update_calib_vect+0x5c>)
   81c04:	8013      	strh	r3, [r2, #0]
   81c06:	4a0e      	ldr	r2, [pc, #56]	; (81c40 <tunerstudio_update_calib_vect+0x58>)
   81c08:	8013      	strh	r3, [r2, #0]
   81c0a:	bd08      	pop	{r3, pc}
	}
	else
	{
		uint8_t receive = uart_receive();
   81c0c:	4b10      	ldr	r3, [pc, #64]	; (81c50 <tunerstudio_update_calib_vect+0x68>)
   81c0e:	4798      	blx	r3
		switch (receive)
   81c10:	2801      	cmp	r0, #1
   81c12:	d009      	beq.n	81c28 <tunerstudio_update_calib_vect+0x40>
   81c14:	b110      	cbz	r0, 81c1c <tunerstudio_update_calib_vect+0x34>
   81c16:	2802      	cmp	r0, #2
   81c18:	d00c      	beq.n	81c34 <tunerstudio_update_calib_vect+0x4c>
   81c1a:	bd08      	pop	{r3, pc}
		{
			case CONFIG_CLT: tunerstudio_update_calib_vect_helper(2, EEPROM_CLT_ADC_INDEX); break;
   81c1c:	f44f 7158 	mov.w	r1, #864	; 0x360
   81c20:	2002      	movs	r0, #2
   81c22:	4b0c      	ldr	r3, [pc, #48]	; (81c54 <tunerstudio_update_calib_vect+0x6c>)
   81c24:	4798      	blx	r3
   81c26:	bd08      	pop	{r3, pc}
			case CONFIG_IAT: tunerstudio_update_calib_vect_helper(2, EEPROM_IAT_ADC_INDEX); break;
   81c28:	f44f 61ec 	mov.w	r1, #1888	; 0x760
   81c2c:	2002      	movs	r0, #2
   81c2e:	4b09      	ldr	r3, [pc, #36]	; (81c54 <tunerstudio_update_calib_vect+0x6c>)
   81c30:	4798      	blx	r3
   81c32:	bd08      	pop	{r3, pc}
			case CONFIG_AFR: tunerstudio_update_calib_vect_helper(1, EEPROM_AFR_ADC_INDEX); break;
   81c34:	f44f 6136 	mov.w	r1, #2912	; 0xb60
   81c38:	2001      	movs	r0, #1
   81c3a:	4b06      	ldr	r3, [pc, #24]	; (81c54 <tunerstudio_update_calib_vect+0x6c>)
   81c3c:	4798      	blx	r3
   81c3e:	bd08      	pop	{r3, pc}
   81c40:	200713e8 	.word	0x200713e8
   81c44:	200717ec 	.word	0x200717ec
   81c48:	00083510 	.word	0x00083510
   81c4c:	000820d5 	.word	0x000820d5
   81c50:	000821a1 	.word	0x000821a1
   81c54:	00081b69 	.word	0x00081b69

00081c58 <tunerstudio_debug_global_function>:
		at24cxx_write_byte(EepromIndex++, TempValue);
	}
}

void tunerstudio_debug_global_function(void)
{
   81c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uart_print_string("MAP High: "); uart_print_int(engine_config2.MapMax); uart_new_line();
   81c5c:	482e      	ldr	r0, [pc, #184]	; (81d18 <tunerstudio_debug_global_function+0xc0>)
   81c5e:	4e2f      	ldr	r6, [pc, #188]	; (81d1c <tunerstudio_debug_global_function+0xc4>)
   81c60:	47b0      	blx	r6
   81c62:	f8df 8108 	ldr.w	r8, [pc, #264]	; 81d6c <tunerstudio_debug_global_function+0x114>
   81c66:	f8b8 003e 	ldrh.w	r0, [r8, #62]	; 0x3e
   81c6a:	b280      	uxth	r0, r0
   81c6c:	4d2c      	ldr	r5, [pc, #176]	; (81d20 <tunerstudio_debug_global_function+0xc8>)
   81c6e:	47a8      	blx	r5
   81c70:	4c2c      	ldr	r4, [pc, #176]	; (81d24 <tunerstudio_debug_global_function+0xcc>)
   81c72:	47a0      	blx	r4
	uart_print_string("MAP Low: "); uart_print_int(engine_config2.MapMin); uart_new_line();
   81c74:	482c      	ldr	r0, [pc, #176]	; (81d28 <tunerstudio_debug_global_function+0xd0>)
   81c76:	47b0      	blx	r6
   81c78:	f898 003d 	ldrb.w	r0, [r8, #61]	; 0x3d
   81c7c:	47a8      	blx	r5
   81c7e:	47a0      	blx	r4
	uart_print_string("TPS High: "); uart_print_int(engine_config2.TpsMax); uart_new_line();
   81c80:	482a      	ldr	r0, [pc, #168]	; (81d2c <tunerstudio_debug_global_function+0xd4>)
   81c82:	47b0      	blx	r6
   81c84:	f898 003c 	ldrb.w	r0, [r8, #60]	; 0x3c
   81c88:	47a8      	blx	r5
   81c8a:	47a0      	blx	r4
	uart_print_string("TPS Low: "); uart_print_int(engine_config2.TpsMin); uart_new_line();
   81c8c:	4828      	ldr	r0, [pc, #160]	; (81d30 <tunerstudio_debug_global_function+0xd8>)
   81c8e:	47b0      	blx	r6
   81c90:	f898 003b 	ldrb.w	r0, [r8, #59]	; 0x3b
   81c94:	47a8      	blx	r5
   81c96:	47a0      	blx	r4
	uart_print_string("CLT: "); uart_print_int(engine_realtime.Clt); uart_new_line();
   81c98:	4826      	ldr	r0, [pc, #152]	; (81d34 <tunerstudio_debug_global_function+0xdc>)
   81c9a:	47b0      	blx	r6
   81c9c:	4f26      	ldr	r7, [pc, #152]	; (81d38 <tunerstudio_debug_global_function+0xe0>)
   81c9e:	79f8      	ldrb	r0, [r7, #7]
   81ca0:	47a8      	blx	r5
   81ca2:	47a0      	blx	r4
	uart_print_string("IAT: "); uart_print_int(engine_realtime.Iat); uart_new_line();
   81ca4:	4825      	ldr	r0, [pc, #148]	; (81d3c <tunerstudio_debug_global_function+0xe4>)
   81ca6:	47b0      	blx	r6
   81ca8:	79b8      	ldrb	r0, [r7, #6]
   81caa:	47a8      	blx	r5
   81cac:	47a0      	blx	r4
	uart_print_string("AFR: "); uart_print_int(engine_realtime.Afr); uart_new_line();
   81cae:	4824      	ldr	r0, [pc, #144]	; (81d40 <tunerstudio_debug_global_function+0xe8>)
   81cb0:	47b0      	blx	r6
   81cb2:	7ab8      	ldrb	r0, [r7, #10]
   81cb4:	47a8      	blx	r5
   81cb6:	47a0      	blx	r4
	uart_print_string("MAP: "); uart_print_int(engine_realtime.Map); uart_new_line();
   81cb8:	4822      	ldr	r0, [pc, #136]	; (81d44 <tunerstudio_debug_global_function+0xec>)
   81cba:	47b0      	blx	r6
   81cbc:	88b8      	ldrh	r0, [r7, #4]
   81cbe:	b280      	uxth	r0, r0
   81cc0:	47a8      	blx	r5
   81cc2:	47a0      	blx	r4
	uart_print_string("TPS: "); uart_print_int(engine_realtime.Tps); uart_new_line();
   81cc4:	4820      	ldr	r0, [pc, #128]	; (81d48 <tunerstudio_debug_global_function+0xf0>)
   81cc6:	47b0      	blx	r6
   81cc8:	7e38      	ldrb	r0, [r7, #24]
   81cca:	47a8      	blx	r5
   81ccc:	47a0      	blx	r4
	uart_print_string("RPM: "); uart_print_int(engine_realtime.Rpm); uart_new_line();
   81cce:	481f      	ldr	r0, [pc, #124]	; (81d4c <tunerstudio_debug_global_function+0xf4>)
   81cd0:	47b0      	blx	r6
   81cd2:	89f8      	ldrh	r0, [r7, #14]
   81cd4:	b280      	uxth	r0, r0
   81cd6:	47a8      	blx	r5
   81cd8:	47a0      	blx	r4
	uart_print_string("TWIFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   81cda:	481d      	ldr	r0, [pc, #116]	; (81d50 <tunerstudio_debug_global_function+0xf8>)
   81cdc:	47b0      	blx	r6
   81cde:	7ff8      	ldrb	r0, [r7, #31]
   81ce0:	47a8      	blx	r5
   81ce2:	47a0      	blx	r4
	uart_print_string("Fuel Const: "); uart_print_int(FUEL_CONST); uart_new_line();
   81ce4:	481b      	ldr	r0, [pc, #108]	; (81d54 <tunerstudio_debug_global_function+0xfc>)
   81ce6:	47b0      	blx	r6
   81ce8:	481b      	ldr	r0, [pc, #108]	; (81d58 <tunerstudio_debug_global_function+0x100>)
   81cea:	47a8      	blx	r5
   81cec:	47a0      	blx	r4
	uart_print_string("AfterStartEnrichPct: "); uart_print_int(engine_config2.AfterStartEnrichPct); uart_new_line();
   81cee:	481b      	ldr	r0, [pc, #108]	; (81d5c <tunerstudio_debug_global_function+0x104>)
   81cf0:	47b0      	blx	r6
   81cf2:	f898 0000 	ldrb.w	r0, [r8]
   81cf6:	47a8      	blx	r5
   81cf8:	47a0      	blx	r4
	uart_print_string("AfterStartEnrichCycles: "); uart_print_int(engine_config2.AfterStartEnrichSec); uart_new_line();
   81cfa:	4819      	ldr	r0, [pc, #100]	; (81d60 <tunerstudio_debug_global_function+0x108>)
   81cfc:	47b0      	blx	r6
   81cfe:	f898 0001 	ldrb.w	r0, [r8, #1]
   81d02:	47a8      	blx	r5
   81d04:	47a0      	blx	r4
	uart_print_string("millis: "); uart_print_int(millis); uart_new_line();
   81d06:	4817      	ldr	r0, [pc, #92]	; (81d64 <tunerstudio_debug_global_function+0x10c>)
   81d08:	47b0      	blx	r6
   81d0a:	4b17      	ldr	r3, [pc, #92]	; (81d68 <tunerstudio_debug_global_function+0x110>)
   81d0c:	6818      	ldr	r0, [r3, #0]
   81d0e:	47a8      	blx	r5
   81d10:	47a0      	blx	r4
   81d12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81d16:	bf00      	nop
   81d18:	0008352c 	.word	0x0008352c
   81d1c:	000820d5 	.word	0x000820d5
   81d20:	00082075 	.word	0x00082075
   81d24:	000820c5 	.word	0x000820c5
   81d28:	00083538 	.word	0x00083538
   81d2c:	00083544 	.word	0x00083544
   81d30:	00083550 	.word	0x00083550
   81d34:	0008355c 	.word	0x0008355c
   81d38:	200713b8 	.word	0x200713b8
   81d3c:	00083564 	.word	0x00083564
   81d40:	0008356c 	.word	0x0008356c
   81d44:	00083574 	.word	0x00083574
   81d48:	0008357c 	.word	0x0008357c
   81d4c:	00083584 	.word	0x00083584
   81d50:	0008358c 	.word	0x0008358c
   81d54:	00083598 	.word	0x00083598
   81d58:	00033ba8 	.word	0x00033ba8
   81d5c:	000835a8 	.word	0x000835a8
   81d60:	000835c0 	.word	0x000835c0
   81d64:	000835dc 	.word	0x000835dc
   81d68:	20072194 	.word	0x20072194
   81d6c:	20070f34 	.word	0x20070f34

00081d70 <tunerstudio_command>:
	OffsetFlag = FALSE;
}

// Function to decide what to do when an character is received by UART
void tunerstudio_command(uint8_t character)
{
   81d70:	b508      	push	{r3, lr}
	// If 'P' came last time next character should contain the page number
	if (NewPageFlag)
   81d72:	4b43      	ldr	r3, [pc, #268]	; (81e80 <tunerstudio_command+0x110>)
   81d74:	781b      	ldrb	r3, [r3, #0]
   81d76:	b12b      	cbz	r3, 81d84 <tunerstudio_command+0x14>
	{
		CurrPage = character; //- '0';	// Withdraw the character value 0 (48 decimal in ASCII)
   81d78:	4b42      	ldr	r3, [pc, #264]	; (81e84 <tunerstudio_command+0x114>)
   81d7a:	7018      	strb	r0, [r3, #0]
		NewPageFlag = FALSE;			// Reset the newpageflag
   81d7c:	2200      	movs	r2, #0
   81d7e:	4b40      	ldr	r3, [pc, #256]	; (81e80 <tunerstudio_command+0x110>)
   81d80:	701a      	strb	r2, [r3, #0]
		return;							// Nothing else to do in this function
   81d82:	bd08      	pop	{r3, pc}
	// If 'W' came last time next character should contain the offset
	/************************************************************************/
	/* Write command
	P (page number) W (line, column (per nibble)) 0 (Data) */
	/************************************************************************/
	if (WriteFlag)
   81d84:	4b40      	ldr	r3, [pc, #256]	; (81e88 <tunerstudio_command+0x118>)
   81d86:	781b      	ldrb	r3, [r3, #0]
   81d88:	b323      	cbz	r3, 81dd4 <tunerstudio_command+0x64>
	{
		if (OffsetFlag == 0){		// Receive first offset value
   81d8a:	4b40      	ldr	r3, [pc, #256]	; (81e8c <tunerstudio_command+0x11c>)
   81d8c:	781b      	ldrb	r3, [r3, #0]
   81d8e:	b92b      	cbnz	r3, 81d9c <tunerstudio_command+0x2c>
			Offset1 = character;
   81d90:	4b3f      	ldr	r3, [pc, #252]	; (81e90 <tunerstudio_command+0x120>)
   81d92:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 1;
   81d94:	2201      	movs	r2, #1
   81d96:	4b3d      	ldr	r3, [pc, #244]	; (81e8c <tunerstudio_command+0x11c>)
   81d98:	701a      	strb	r2, [r3, #0]
			return;
   81d9a:	bd08      	pop	{r3, pc}
		}
		else if ((CurrPage == PAGE_VE || CurrPage == PAGE_AFR || CurrPage == PAGE_IGN) && OffsetFlag != 2)
   81d9c:	4a39      	ldr	r2, [pc, #228]	; (81e84 <tunerstudio_command+0x114>)
   81d9e:	7812      	ldrb	r2, [r2, #0]
   81da0:	f002 01fd 	and.w	r1, r2, #253	; 0xfd
   81da4:	2901      	cmp	r1, #1
   81da6:	d001      	beq.n	81dac <tunerstudio_command+0x3c>
   81da8:	2a05      	cmp	r2, #5
   81daa:	d107      	bne.n	81dbc <tunerstudio_command+0x4c>
   81dac:	2b02      	cmp	r3, #2
   81dae:	d005      	beq.n	81dbc <tunerstudio_command+0x4c>
		{	// Receive second offset value IF the current page is a table (VE, AFR, IGN) (Since the tables have more than 256 values see .ini file)
			Offset2 = character;
   81db0:	4b38      	ldr	r3, [pc, #224]	; (81e94 <tunerstudio_command+0x124>)
   81db2:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 2;
   81db4:	2202      	movs	r2, #2
   81db6:	4b35      	ldr	r3, [pc, #212]	; (81e8c <tunerstudio_command+0x11c>)
   81db8:	701a      	strb	r2, [r3, #0]
			return;
   81dba:	bd08      	pop	{r3, pc}
		}
		else if (OffsetFlag){	// Receive data to write
			tunerstudio_write_data(character);
   81dbc:	4b36      	ldr	r3, [pc, #216]	; (81e98 <tunerstudio_command+0x128>)
   81dbe:	4798      	blx	r3
			Offset1 = Offset2 = OffsetFlag = WriteFlag = 0;
   81dc0:	2300      	movs	r3, #0
   81dc2:	4a31      	ldr	r2, [pc, #196]	; (81e88 <tunerstudio_command+0x118>)
   81dc4:	7013      	strb	r3, [r2, #0]
   81dc6:	4a31      	ldr	r2, [pc, #196]	; (81e8c <tunerstudio_command+0x11c>)
   81dc8:	7013      	strb	r3, [r2, #0]
   81dca:	4a32      	ldr	r2, [pc, #200]	; (81e94 <tunerstudio_command+0x124>)
   81dcc:	7013      	strb	r3, [r2, #0]
   81dce:	4a30      	ldr	r2, [pc, #192]	; (81e90 <tunerstudio_command+0x120>)
   81dd0:	7013      	strb	r3, [r2, #0]
			return;
   81dd2:	bd08      	pop	{r3, pc}
		}
	}
	
	switch (character)
   81dd4:	3841      	subs	r0, #65	; 0x41
   81dd6:	2833      	cmp	r0, #51	; 0x33
   81dd8:	d850      	bhi.n	81e7c <tunerstudio_command+0x10c>
   81dda:	e8df f000 	tbb	[pc, r0]
   81dde:	281a      	.short	0x281a
   81de0:	2f4f4d2b 	.word	0x2f4f4d2b
   81de4:	4f4f4f4f 	.word	0x4f4f4f4f
   81de8:	4f4f4f4f 	.word	0x4f4f4f4f
   81dec:	4f3b334f 	.word	0x4f3b334f
   81df0:	3f4f4f37 	.word	0x3f4f4f37
   81df4:	4f4f4f42 	.word	0x4f4f4f42
   81df8:	4f4f4f4f 	.word	0x4f4f4f4f
   81dfc:	4f4f4f4f 	.word	0x4f4f4f4f
   81e00:	4f4f4f4f 	.word	0x4f4f4f4f
   81e04:	4f4f4f4f 	.word	0x4f4f4f4f
   81e08:	4f4f4f4f 	.word	0x4f4f4f4f
   81e0c:	4f4f4f4f 	.word	0x4f4f4f4f
   81e10:	464f      	.short	0x464f
	{
		case 'A': 
		{
			engine_realtime.Seconds = millis / MILLI_SEC;
   81e12:	4b22      	ldr	r3, [pc, #136]	; (81e9c <tunerstudio_command+0x12c>)
   81e14:	681b      	ldr	r3, [r3, #0]
   81e16:	4a22      	ldr	r2, [pc, #136]	; (81ea0 <tunerstudio_command+0x130>)
   81e18:	fba2 2303 	umull	r2, r3, r2, r3
   81e1c:	f3c3 1387 	ubfx	r3, r3, #6, #8
   81e20:	4820      	ldr	r0, [pc, #128]	; (81ea4 <tunerstudio_command+0x134>)
   81e22:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
	uart_enable_tx_interrupt();
}

void tunerstudio_send_struct_pdc(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
{
	uart_load_pdc_tx_buffer(ConfigStructPointer, ConfigLen);
   81e26:	2122      	movs	r1, #34	; 0x22
   81e28:	4b1f      	ldr	r3, [pc, #124]	; (81ea8 <tunerstudio_command+0x138>)
   81e2a:	4798      	blx	r3
   81e2c:	bd08      	pop	{r3, pc}
			engine_realtime.Seconds = millis / MILLI_SEC;
			tunerstudio_send_struct_pdc(&engine_realtime, sizeof(engine_realtime));	
			//tunerstudio_send_struct(&engine_realtime, sizeof(engine_realtime));	
			break;
		}
		case 'B': tunerstudio_burn_page_eeprom();										break;
   81e2e:	4b1f      	ldr	r3, [pc, #124]	; (81eac <tunerstudio_command+0x13c>)
   81e30:	4798      	blx	r3
   81e32:	bd08      	pop	{r3, pc}
		case 'C': uart_interrupt_transfer(1);											break;
   81e34:	2001      	movs	r0, #1
   81e36:	4b1e      	ldr	r3, [pc, #120]	; (81eb0 <tunerstudio_command+0x140>)
   81e38:	4798      	blx	r3
   81e3a:	bd08      	pop	{r3, pc}
		case 'F': uart_interrupt_transfer("001");										break;
   81e3c:	481d      	ldr	r0, [pc, #116]	; (81eb4 <tunerstudio_command+0x144>)
   81e3e:	4b1c      	ldr	r3, [pc, #112]	; (81eb0 <tunerstudio_command+0x140>)
   81e40:	4798      	blx	r3
   81e42:	bd08      	pop	{r3, pc}
		case 'L':																		break;
		case 'N':																		break;
		case 'P': NewPageFlag = TRUE;													break;
   81e44:	2201      	movs	r2, #1
   81e46:	4b0e      	ldr	r3, [pc, #56]	; (81e80 <tunerstudio_command+0x110>)
   81e48:	701a      	strb	r2, [r3, #0]
   81e4a:	bd08      	pop	{r3, pc}
		case 'R':																		break;
		case 'S': uart_interrupt_transfer("RUthless V1.0 Formula Student 2017");		break;
   81e4c:	481a      	ldr	r0, [pc, #104]	; (81eb8 <tunerstudio_command+0x148>)
   81e4e:	4b18      	ldr	r3, [pc, #96]	; (81eb0 <tunerstudio_command+0x140>)
   81e50:	4798      	blx	r3
   81e52:	bd08      	pop	{r3, pc}
		case 'Q': uart_interrupt_transfer("speeduino");									break;
   81e54:	4819      	ldr	r0, [pc, #100]	; (81ebc <tunerstudio_command+0x14c>)
   81e56:	4b16      	ldr	r3, [pc, #88]	; (81eb0 <tunerstudio_command+0x140>)
   81e58:	4798      	blx	r3
   81e5a:	bd08      	pop	{r3, pc}
		case 'V': tunerstudio_send_page(); 												break;
   81e5c:	4b18      	ldr	r3, [pc, #96]	; (81ec0 <tunerstudio_command+0x150>)
   81e5e:	4798      	blx	r3
   81e60:	bd08      	pop	{r3, pc}
		case 'W': WriteFlag = TRUE;														break;
   81e62:	2201      	movs	r2, #1
   81e64:	4b08      	ldr	r3, [pc, #32]	; (81e88 <tunerstudio_command+0x118>)
   81e66:	701a      	strb	r2, [r3, #0]
   81e68:	bd08      	pop	{r3, pc}
		case 'T':																		break;
		case 'r':																		break;
		case 't':
			uart_disable_rx_interrupt();			// Read manually from buffer simplifies this since it is not necessary to do this in realtime
   81e6a:	4b16      	ldr	r3, [pc, #88]	; (81ec4 <tunerstudio_command+0x154>)
   81e6c:	4798      	blx	r3
			tunerstudio_update_calib_vect();
   81e6e:	4b16      	ldr	r3, [pc, #88]	; (81ec8 <tunerstudio_command+0x158>)
   81e70:	4798      	blx	r3
			uart_enable_rx_interrupt();
   81e72:	4b16      	ldr	r3, [pc, #88]	; (81ecc <tunerstudio_command+0x15c>)
   81e74:	4798      	blx	r3
			break;
   81e76:	bd08      	pop	{r3, pc}
		case '?': break;
		case 'D': tunerstudio_debug_global_function(); break;
   81e78:	4b15      	ldr	r3, [pc, #84]	; (81ed0 <tunerstudio_command+0x160>)
   81e7a:	4798      	blx	r3
   81e7c:	bd08      	pop	{r3, pc}
   81e7e:	bf00      	nop
   81e80:	20072191 	.word	0x20072191
   81e84:	20070a14 	.word	0x20070a14
   81e88:	200709ca 	.word	0x200709ca
   81e8c:	20071c68 	.word	0x20071c68
   81e90:	20071c69 	.word	0x20071c69
   81e94:	20071c7c 	.word	0x20071c7c
   81e98:	00081935 	.word	0x00081935
   81e9c:	20072194 	.word	0x20072194
   81ea0:	10624dd3 	.word	0x10624dd3
   81ea4:	200713b8 	.word	0x200713b8
   81ea8:	000821b9 	.word	0x000821b9
   81eac:	00081aa9 	.word	0x00081aa9
   81eb0:	00081f61 	.word	0x00081f61
   81eb4:	000835e8 	.word	0x000835e8
   81eb8:	000835ec 	.word	0x000835ec
   81ebc:	00083610 	.word	0x00083610
   81ec0:	00081855 	.word	0x00081855
   81ec4:	00082001 	.word	0x00082001
   81ec8:	00081be9 	.word	0x00081be9
   81ecc:	00081fe5 	.word	0x00081fe5
   81ed0:	00081c59 	.word	0x00081c59

00081ed4 <uart_init>:

// viljum 2 bit stop bits 8 bit data, asynchronous mode, parity mode off,
void uart_init(void)
{
	/* Configure peripheral clock UART. */
	PMC->PMC_PCER0 = (1 << ID_UART);
   81ed4:	f44f 7280 	mov.w	r2, #256	; 0x100
   81ed8:	4b08      	ldr	r3, [pc, #32]	; (81efc <uart_init+0x28>)
   81eda:	611a      	str	r2, [r3, #16]
	/* Enable receiver and transmitter */
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81edc:	f503 7300 	add.w	r3, r3, #512	; 0x200
   81ee0:	2250      	movs	r2, #80	; 0x50
   81ee2:	601a      	str	r2, [r3, #0]
	/* Turn parity mode off */
	UART->UART_MR = UART_MR_PAR_NO;	
   81ee4:	f44f 6200 	mov.w	r2, #2048	; 0x800
   81ee8:	605a      	str	r2, [r3, #4]
	/* Baud rate generator register */
	UART->UART_BRGR = CLOCKDIVISION;
   81eea:	222d      	movs	r2, #45	; 0x2d
   81eec:	621a      	str	r2, [r3, #32]
	/* Reset interrupt enable register */
	UART->UART_IDR = 0xFFFF;
   81eee:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81ef2:	60da      	str	r2, [r3, #12]
	// Initialize PDC
	PdcInterface = PDC_UART;
   81ef4:	4a02      	ldr	r2, [pc, #8]	; (81f00 <uart_init+0x2c>)
   81ef6:	4b03      	ldr	r3, [pc, #12]	; (81f04 <uart_init+0x30>)
   81ef8:	601a      	str	r2, [r3, #0]
   81efa:	4770      	bx	lr
   81efc:	400e0600 	.word	0x400e0600
   81f00:	400e0900 	.word	0x400e0900
   81f04:	200713e4 	.word	0x200713e4

00081f08 <uart_tx_interrupt_init>:
}

// Transmission interrupt enable to minimize calculation downtime
void uart_tx_interrupt_init(void)
{
   81f08:	b508      	push	{r3, lr}
	//UART->UART_IER = UART_IER_TXRDY;
	
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   81f0a:	210c      	movs	r1, #12
   81f0c:	2008      	movs	r0, #8
   81f0e:	4b0c      	ldr	r3, [pc, #48]	; (81f40 <uart_tx_interrupt_init+0x38>)
   81f10:	4798      	blx	r3
   81f12:	2300      	movs	r3, #0
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   81f14:	480b      	ldr	r0, [pc, #44]	; (81f44 <uart_tx_interrupt_init+0x3c>)
   81f16:	461a      	mov	r2, r3
		RxString[i] = NULL;
   81f18:	490b      	ldr	r1, [pc, #44]	; (81f48 <uart_tx_interrupt_init+0x40>)
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   81f1a:	54c2      	strb	r2, [r0, r3]
		RxString[i] = NULL;
   81f1c:	54ca      	strb	r2, [r1, r3]
   81f1e:	3301      	adds	r3, #1
	//UART->UART_IER = UART_IER_TXRDY;
	
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
   81f20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   81f24:	d1f9      	bne.n	81f1a <uart_tx_interrupt_init+0x12>
	{
		TxString[i] = NULL;
		RxString[i] = NULL;
	}
	// Initialize Transmit/receive buffer iterator for array
	TxStringHead = TxStringTail = 0;
   81f26:	2300      	movs	r3, #0
   81f28:	4a08      	ldr	r2, [pc, #32]	; (81f4c <uart_tx_interrupt_init+0x44>)
   81f2a:	8013      	strh	r3, [r2, #0]
   81f2c:	4a08      	ldr	r2, [pc, #32]	; (81f50 <uart_tx_interrupt_init+0x48>)
   81f2e:	8013      	strh	r3, [r2, #0]
	RxStringHead = RxStringTail = 0;
   81f30:	4a08      	ldr	r2, [pc, #32]	; (81f54 <uart_tx_interrupt_init+0x4c>)
   81f32:	8013      	strh	r3, [r2, #0]
   81f34:	4a08      	ldr	r2, [pc, #32]	; (81f58 <uart_tx_interrupt_init+0x50>)
   81f36:	8013      	strh	r3, [r2, #0]
	RxFlag = LOW;
   81f38:	4a08      	ldr	r2, [pc, #32]	; (81f5c <uart_tx_interrupt_init+0x54>)
   81f3a:	7013      	strb	r3, [r2, #0]
   81f3c:	bd08      	pop	{r3, pc}
   81f3e:	bf00      	nop
   81f40:	0008107d 	.word	0x0008107d
   81f44:	20070a24 	.word	0x20070a24
   81f48:	20070fb8 	.word	0x20070fb8
   81f4c:	200709c8 	.word	0x200709c8
   81f50:	200709cc 	.word	0x200709cc
   81f54:	200713e8 	.word	0x200713e8
   81f58:	200717ec 	.word	0x200717ec
   81f5c:	200713e0 	.word	0x200713e0

00081f60 <uart_interrupt_transfer>:
}

void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   81f60:	7803      	ldrb	r3, [r0, #0]
   81f62:	b303      	cbz	r3, 81fa6 <uart_interrupt_transfer+0x46>
   81f64:	4b12      	ldr	r3, [pc, #72]	; (81fb0 <uart_interrupt_transfer+0x50>)
   81f66:	881b      	ldrh	r3, [r3, #0]
   81f68:	b29b      	uxth	r3, r3
   81f6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   81f6e:	d21a      	bcs.n	81fa6 <uart_interrupt_transfer+0x46>
	RxStringHead = RxStringTail = 0;
	RxFlag = LOW;
}

void uart_interrupt_transfer(char * str)
{
   81f70:	b470      	push	{r4, r5, r6}
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   81f72:	4605      	mov	r5, r0
   81f74:	2300      	movs	r3, #0
		TxString[TxStringHead++] = str[i++];
   81f76:	4c0e      	ldr	r4, [pc, #56]	; (81fb0 <uart_interrupt_transfer+0x50>)
   81f78:	4e0e      	ldr	r6, [pc, #56]	; (81fb4 <uart_interrupt_transfer+0x54>)
   81f7a:	8822      	ldrh	r2, [r4, #0]
   81f7c:	b292      	uxth	r2, r2
   81f7e:	1c51      	adds	r1, r2, #1
   81f80:	b289      	uxth	r1, r1
   81f82:	8021      	strh	r1, [r4, #0]
   81f84:	3301      	adds	r3, #1
   81f86:	b29b      	uxth	r3, r3
   81f88:	7829      	ldrb	r1, [r5, #0]
   81f8a:	54b1      	strb	r1, [r6, r2]
}

void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   81f8c:	18c5      	adds	r5, r0, r3
   81f8e:	5cc2      	ldrb	r2, [r0, r3]
   81f90:	b122      	cbz	r2, 81f9c <uart_interrupt_transfer+0x3c>
   81f92:	8822      	ldrh	r2, [r4, #0]
   81f94:	b292      	uxth	r2, r2
   81f96:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   81f9a:	d3ee      	bcc.n	81f7a <uart_interrupt_transfer+0x1a>
		TxString[TxStringHead++] = str[i++];
	UART->UART_IER = UART_IER_TXRDY;
   81f9c:	2202      	movs	r2, #2
   81f9e:	4b06      	ldr	r3, [pc, #24]	; (81fb8 <uart_interrupt_transfer+0x58>)
   81fa0:	609a      	str	r2, [r3, #8]
}
   81fa2:	bc70      	pop	{r4, r5, r6}
   81fa4:	4770      	bx	lr
void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
		TxString[TxStringHead++] = str[i++];
	UART->UART_IER = UART_IER_TXRDY;
   81fa6:	2202      	movs	r2, #2
   81fa8:	4b03      	ldr	r3, [pc, #12]	; (81fb8 <uart_interrupt_transfer+0x58>)
   81faa:	609a      	str	r2, [r3, #8]
   81fac:	4770      	bx	lr
   81fae:	bf00      	nop
   81fb0:	200709cc 	.word	0x200709cc
   81fb4:	20070a24 	.word	0x20070a24
   81fb8:	400e0800 	.word	0x400e0800

00081fbc <uart_load_tx_buffer>:
	uart_enable_tx_interrupt();
}

void uart_load_tx_buffer(uint8_t data)
{
	TxString[TxStringHead++] = data;
   81fbc:	4904      	ldr	r1, [pc, #16]	; (81fd0 <uart_load_tx_buffer+0x14>)
   81fbe:	880b      	ldrh	r3, [r1, #0]
   81fc0:	b29b      	uxth	r3, r3
   81fc2:	1c5a      	adds	r2, r3, #1
   81fc4:	b292      	uxth	r2, r2
   81fc6:	800a      	strh	r2, [r1, #0]
   81fc8:	4a02      	ldr	r2, [pc, #8]	; (81fd4 <uart_load_tx_buffer+0x18>)
   81fca:	54d0      	strb	r0, [r2, r3]
   81fcc:	4770      	bx	lr
   81fce:	bf00      	nop
   81fd0:	200709cc 	.word	0x200709cc
   81fd4:	20070a24 	.word	0x20070a24

00081fd8 <uart_enable_tx_interrupt>:
}

void uart_enable_tx_interrupt(void)
{
	UART->UART_IER = UART_IER_TXRDY;
   81fd8:	2202      	movs	r2, #2
   81fda:	4b01      	ldr	r3, [pc, #4]	; (81fe0 <uart_enable_tx_interrupt+0x8>)
   81fdc:	609a      	str	r2, [r3, #8]
   81fde:	4770      	bx	lr
   81fe0:	400e0800 	.word	0x400e0800

00081fe4 <uart_enable_rx_interrupt>:
}

void uart_enable_rx_interrupt(void)
{
   81fe4:	b508      	push	{r3, lr}
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   81fe6:	210c      	movs	r1, #12
   81fe8:	2008      	movs	r0, #8
   81fea:	4b03      	ldr	r3, [pc, #12]	; (81ff8 <uart_enable_rx_interrupt+0x14>)
   81fec:	4798      	blx	r3
	UART->UART_IER = UART_IER_RXRDY;
   81fee:	2201      	movs	r2, #1
   81ff0:	4b02      	ldr	r3, [pc, #8]	; (81ffc <uart_enable_rx_interrupt+0x18>)
   81ff2:	609a      	str	r2, [r3, #8]
   81ff4:	bd08      	pop	{r3, pc}
   81ff6:	bf00      	nop
   81ff8:	0008107d 	.word	0x0008107d
   81ffc:	400e0800 	.word	0x400e0800

00082000 <uart_disable_rx_interrupt>:
}
void uart_disable_rx_interrupt(void)
{
	UART->UART_IDR = UART_IDR_RXRDY;
   82000:	2201      	movs	r2, #1
   82002:	4b01      	ldr	r3, [pc, #4]	; (82008 <uart_disable_rx_interrupt+0x8>)
   82004:	60da      	str	r2, [r3, #12]
   82006:	4770      	bx	lr
   82008:	400e0800 	.word	0x400e0800

0008200c <uart_rx_read_buffer>:
}

void uart_rx_read_buffer(void)
{
	if (RxStringTail == RxStringHead)
   8200c:	4b10      	ldr	r3, [pc, #64]	; (82050 <uart_rx_read_buffer+0x44>)
   8200e:	881a      	ldrh	r2, [r3, #0]
   82010:	b292      	uxth	r2, r2
   82012:	4b10      	ldr	r3, [pc, #64]	; (82054 <uart_rx_read_buffer+0x48>)
   82014:	881b      	ldrh	r3, [r3, #0]
   82016:	b29b      	uxth	r3, r3
   82018:	429a      	cmp	r2, r3
   8201a:	d105      	bne.n	82028 <uart_rx_read_buffer+0x1c>
	{
		RxStringTail = RxStringHead = 0;
   8201c:	2300      	movs	r3, #0
   8201e:	4a0d      	ldr	r2, [pc, #52]	; (82054 <uart_rx_read_buffer+0x48>)
   82020:	8013      	strh	r3, [r2, #0]
   82022:	4a0b      	ldr	r2, [pc, #44]	; (82050 <uart_rx_read_buffer+0x44>)
   82024:	8013      	strh	r3, [r2, #0]
   82026:	4770      	bx	lr
{
	UART->UART_IDR = UART_IDR_RXRDY;
}

void uart_rx_read_buffer(void)
{
   82028:	b510      	push	{r4, lr}
	if (RxStringTail == RxStringHead)
	{
		RxStringTail = RxStringHead = 0;
		return;
	}
	tunerstudio_command(RxString[RxStringTail++]);
   8202a:	4c09      	ldr	r4, [pc, #36]	; (82050 <uart_rx_read_buffer+0x44>)
   8202c:	8823      	ldrh	r3, [r4, #0]
   8202e:	b29b      	uxth	r3, r3
   82030:	1c5a      	adds	r2, r3, #1
   82032:	b292      	uxth	r2, r2
   82034:	8022      	strh	r2, [r4, #0]
   82036:	4a08      	ldr	r2, [pc, #32]	; (82058 <uart_rx_read_buffer+0x4c>)
   82038:	5cd0      	ldrb	r0, [r2, r3]
   8203a:	4b08      	ldr	r3, [pc, #32]	; (8205c <uart_rx_read_buffer+0x50>)
   8203c:	4798      	blx	r3
	if (RxStringTail >= RXBUFFERSIZE)
   8203e:	8823      	ldrh	r3, [r4, #0]
   82040:	b29b      	uxth	r3, r3
   82042:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82046:	d301      	bcc.n	8204c <uart_rx_read_buffer+0x40>
	{
		RxStringTail = 0;
   82048:	2200      	movs	r2, #0
   8204a:	8022      	strh	r2, [r4, #0]
   8204c:	bd10      	pop	{r4, pc}
   8204e:	bf00      	nop
   82050:	200713e8 	.word	0x200713e8
   82054:	200717ec 	.word	0x200717ec
   82058:	20070fb8 	.word	0x20070fb8
   8205c:	00081d71 	.word	0x00081d71

00082060 <uart_transfer>:
	//uint8_t read = RxString[RxStringTail++];
}

void uart_transfer(uint8_t transmit)
{
	while (!(UART->UART_SR & UART_SR_TXRDY));
   82060:	4a03      	ldr	r2, [pc, #12]	; (82070 <uart_transfer+0x10>)
   82062:	6953      	ldr	r3, [r2, #20]
   82064:	f013 0f02 	tst.w	r3, #2
   82068:	d0fb      	beq.n	82062 <uart_transfer+0x2>
	UART->UART_THR = transmit;
   8206a:	4b01      	ldr	r3, [pc, #4]	; (82070 <uart_transfer+0x10>)
   8206c:	61d8      	str	r0, [r3, #28]
   8206e:	4770      	bx	lr
   82070:	400e0800 	.word	0x400e0800

00082074 <uart_print_int>:
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
   82074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82078:	4605      	mov	r5, r0
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
   8207a:	2601      	movs	r6, #1
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
   8207c:	2200      	movs	r2, #0
	UART->UART_THR = transmit;
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
	uint32_t div = 1000000000;		// Divider to divide data with
   8207e:	4c0e      	ldr	r4, [pc, #56]	; (820b8 <uart_print_int+0x44>)
	{
		uint8_t send = data / div + 48; // calculate the Ascii for each number
		if(send != 48 || start == 1 || i == cnt)
		{
			//Wait until hardware is ready to send data, UDRE0 = Data register empty
			uart_transfer(send);
   82080:	f8df 903c 	ldr.w	r9, [pc, #60]	; 820c0 <uart_print_int+0x4c>
			start = 1;
   82084:	46b0      	mov	r8, r6
		}
		data %= div;
		div /= 10;
   82086:	4f0d      	ldr	r7, [pc, #52]	; (820bc <uart_print_int+0x48>)
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
	{
		uint8_t send = data / div + 48; // calculate the Ascii for each number
   82088:	fbb5 f0f4 	udiv	r0, r5, r4
   8208c:	3030      	adds	r0, #48	; 0x30
   8208e:	b2c0      	uxtb	r0, r0
		if(send != 48 || start == 1 || i == cnt)
   82090:	2830      	cmp	r0, #48	; 0x30
   82092:	d102      	bne.n	8209a <uart_print_int+0x26>
   82094:	b90a      	cbnz	r2, 8209a <uart_print_int+0x26>
   82096:	2e0a      	cmp	r6, #10
   82098:	d101      	bne.n	8209e <uart_print_int+0x2a>
		{
			//Wait until hardware is ready to send data, UDRE0 = Data register empty
			uart_transfer(send);
   8209a:	47c8      	blx	r9
			start = 1;
   8209c:	4642      	mov	r2, r8
		}
		data %= div;
   8209e:	fbb5 f3f4 	udiv	r3, r5, r4
   820a2:	fb04 5513 	mls	r5, r4, r3, r5
		div /= 10;
   820a6:	fba7 3404 	umull	r3, r4, r7, r4
   820aa:	08e4      	lsrs	r4, r4, #3
void uart_print_int(uint32_t data)
{
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
   820ac:	3601      	adds	r6, #1
   820ae:	2e0b      	cmp	r6, #11
   820b0:	d1ea      	bne.n	82088 <uart_print_int+0x14>
		}
		data %= div;
		div /= 10;
	}
	//uart_new_line();
}
   820b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   820b6:	bf00      	nop
   820b8:	3b9aca00 	.word	0x3b9aca00
   820bc:	cccccccd 	.word	0xcccccccd
   820c0:	00082061 	.word	0x00082061

000820c4 <uart_new_line>:
void uart_new_line(void)
{
   820c4:	b508      	push	{r3, lr}
	uart_transfer(10);
   820c6:	200a      	movs	r0, #10
   820c8:	4b01      	ldr	r3, [pc, #4]	; (820d0 <uart_new_line+0xc>)
   820ca:	4798      	blx	r3
   820cc:	bd08      	pop	{r3, pc}
   820ce:	bf00      	nop
   820d0:	00082061 	.word	0x00082061

000820d4 <uart_print_string>:
}

void uart_print_string(char * data)
{
   820d4:	b570      	push	{r4, r5, r6, lr}
   820d6:	1e44      	subs	r4, r0, #1
	int i = 0;
   820d8:	2500      	movs	r5, #0
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 || i > 20)
		uart_transfer(data[i++]);
   820da:	4e07      	ldr	r6, [pc, #28]	; (820f8 <uart_print_string+0x24>)

void uart_print_string(char * data)
{
	int i = 0;
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 || i > 20)
   820dc:	e001      	b.n	820e2 <uart_print_string+0xe>
		uart_transfer(data[i++]);
   820de:	3501      	adds	r5, #1
   820e0:	47b0      	blx	r6

void uart_print_string(char * data)
{
	int i = 0;
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 || i > 20)
   820e2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   820e6:	2800      	cmp	r0, #0
   820e8:	d1f9      	bne.n	820de <uart_print_string+0xa>
   820ea:	2d14      	cmp	r5, #20
   820ec:	dcf7      	bgt.n	820de <uart_print_string+0xa>
		uart_transfer(data[i++]);
	uart_transfer(32); // space
   820ee:	2020      	movs	r0, #32
   820f0:	4b01      	ldr	r3, [pc, #4]	; (820f8 <uart_print_string+0x24>)
   820f2:	4798      	blx	r3
   820f4:	bd70      	pop	{r4, r5, r6, pc}
   820f6:	bf00      	nop
   820f8:	00082061 	.word	0x00082061

000820fc <UART_Handler>:
}

void UART_Handler(void)
{
	// Check the interrupt status, transmit or receive ?
	uint32_t status = UART->UART_SR;
   820fc:	4b21      	ldr	r3, [pc, #132]	; (82184 <UART_Handler+0x88>)
   820fe:	695a      	ldr	r2, [r3, #20]
	
	// Transmit data from buffer if the buffer contains data (TxStringHead > 0) 
	if (TxStringHead && (status & UART_SR_TXRDY))
   82100:	4b21      	ldr	r3, [pc, #132]	; (82188 <UART_Handler+0x8c>)
   82102:	881b      	ldrh	r3, [r3, #0]
   82104:	b29b      	uxth	r3, r3
   82106:	b1e3      	cbz	r3, 82142 <UART_Handler+0x46>
   82108:	f012 0f02 	tst.w	r2, #2
   8210c:	d019      	beq.n	82142 <UART_Handler+0x46>
	{
		// Load the buffer character to transmitting register
		UART->UART_THR = TxString[TxStringTail];
   8210e:	491f      	ldr	r1, [pc, #124]	; (8218c <UART_Handler+0x90>)
   82110:	880b      	ldrh	r3, [r1, #0]
   82112:	b29b      	uxth	r3, r3
   82114:	481e      	ldr	r0, [pc, #120]	; (82190 <UART_Handler+0x94>)
   82116:	5cc3      	ldrb	r3, [r0, r3]
   82118:	b2db      	uxtb	r3, r3
   8211a:	481a      	ldr	r0, [pc, #104]	; (82184 <UART_Handler+0x88>)
   8211c:	61c3      	str	r3, [r0, #28]
		// Increment buffer tail iterator 
		TxStringTail += 1;
   8211e:	880b      	ldrh	r3, [r1, #0]
   82120:	3301      	adds	r3, #1
   82122:	b29b      	uxth	r3, r3
   82124:	800b      	strh	r3, [r1, #0]
		// Check if the message has been fully transmitted
		if (TxStringTail >= TxStringHead)
   82126:	8809      	ldrh	r1, [r1, #0]
   82128:	b289      	uxth	r1, r1
   8212a:	4b17      	ldr	r3, [pc, #92]	; (82188 <UART_Handler+0x8c>)
   8212c:	881b      	ldrh	r3, [r3, #0]
   8212e:	b29b      	uxth	r3, r3
   82130:	4299      	cmp	r1, r3
   82132:	d306      	bcc.n	82142 <UART_Handler+0x46>
		{
			// Reset iterators
			TxStringTail = TxStringHead = 0;
   82134:	2300      	movs	r3, #0
   82136:	4914      	ldr	r1, [pc, #80]	; (82188 <UART_Handler+0x8c>)
   82138:	800b      	strh	r3, [r1, #0]
   8213a:	4914      	ldr	r1, [pc, #80]	; (8218c <UART_Handler+0x90>)
   8213c:	800b      	strh	r3, [r1, #0]
			// Disable transmit interrupts
			UART->UART_IDR = UART_IDR_TXRDY;
   8213e:	2102      	movs	r1, #2
   82140:	60c1      	str	r1, [r0, #12]
		}
	}
	if (status & UART_SR_RXRDY)
   82142:	f012 0f01 	tst.w	r2, #1
   82146:	d01c      	beq.n	82182 <UART_Handler+0x86>
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   82148:	4b0e      	ldr	r3, [pc, #56]	; (82184 <UART_Handler+0x88>)
   8214a:	6999      	ldr	r1, [r3, #24]
		// If UART_RHR has not been read by the sofware since the last transfer, overrun bit
		// If there was a parity error during the receive, reset in control register
		if (status & UART_SR_OVRE || status & UART_SR_PARE)
   8214c:	f012 0fa0 	tst.w	r2, #160	; 0xa0
   82150:	d003      	beq.n	8215a <UART_Handler+0x5e>
		{
			// TODO: Send an error to computer
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
   82152:	f44f 7280 	mov.w	r2, #256	; 0x100
   82156:	601a      	str	r2, [r3, #0]
			return;
   82158:	4770      	bx	lr
		}
		
		RxString[RxStringHead++] = receive;
   8215a:	4a0e      	ldr	r2, [pc, #56]	; (82194 <UART_Handler+0x98>)
   8215c:	8813      	ldrh	r3, [r2, #0]
   8215e:	b29b      	uxth	r3, r3
   82160:	1c58      	adds	r0, r3, #1
   82162:	b280      	uxth	r0, r0
   82164:	8010      	strh	r0, [r2, #0]
	}
	if (status & UART_SR_RXRDY)
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   82166:	b2c9      	uxtb	r1, r1
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
			return;
		}
		
		RxString[RxStringHead++] = receive;
   82168:	480b      	ldr	r0, [pc, #44]	; (82198 <UART_Handler+0x9c>)
   8216a:	54c1      	strb	r1, [r0, r3]
		if (RxStringHead >= RXBUFFERSIZE)
   8216c:	8813      	ldrh	r3, [r2, #0]
   8216e:	b29b      	uxth	r3, r3
   82170:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82174:	d302      	bcc.n	8217c <UART_Handler+0x80>
		{
			RxStringHead = 0;
   82176:	2200      	movs	r2, #0
   82178:	4b06      	ldr	r3, [pc, #24]	; (82194 <UART_Handler+0x98>)
   8217a:	801a      	strh	r2, [r3, #0]
		}
		
		RxFlag = TRUE;
   8217c:	2201      	movs	r2, #1
   8217e:	4b07      	ldr	r3, [pc, #28]	; (8219c <UART_Handler+0xa0>)
   82180:	701a      	strb	r2, [r3, #0]
   82182:	4770      	bx	lr
   82184:	400e0800 	.word	0x400e0800
   82188:	200709cc 	.word	0x200709cc
   8218c:	200709c8 	.word	0x200709c8
   82190:	20070a24 	.word	0x20070a24
   82194:	200717ec 	.word	0x200717ec
   82198:	20070fb8 	.word	0x20070fb8
   8219c:	200713e0 	.word	0x200713e0

000821a0 <uart_receive>:
	}
}

uint8_t uart_receive(void)
{
	while (!(UART->UART_SR & UART_SR_RXRDY)); // Wait for character
   821a0:	4a04      	ldr	r2, [pc, #16]	; (821b4 <uart_receive+0x14>)
   821a2:	6953      	ldr	r3, [r2, #20]
   821a4:	f013 0f01 	tst.w	r3, #1
   821a8:	d0fb      	beq.n	821a2 <uart_receive+0x2>
	return UART->UART_RHR;
   821aa:	4b02      	ldr	r3, [pc, #8]	; (821b4 <uart_receive+0x14>)
   821ac:	6998      	ldr	r0, [r3, #24]
}
   821ae:	b2c0      	uxtb	r0, r0
   821b0:	4770      	bx	lr
   821b2:	bf00      	nop
   821b4:	400e0800 	.word	0x400e0800

000821b8 <uart_load_pdc_tx_buffer>:

void uart_load_pdc_tx_buffer(uint8_t * address, uint16_t size)
{
   821b8:	b510      	push	{r4, lr}
	PdcTxPacket.ul_addr = address;
   821ba:	4b07      	ldr	r3, [pc, #28]	; (821d8 <uart_load_pdc_tx_buffer+0x20>)
   821bc:	6018      	str	r0, [r3, #0]
	PdcTxPacket.ul_size = size;
   821be:	6059      	str	r1, [r3, #4]
	pdc_tx_init(PdcInterface, &PdcTxPacket, NULL);
   821c0:	4c06      	ldr	r4, [pc, #24]	; (821dc <uart_load_pdc_tx_buffer+0x24>)
   821c2:	2200      	movs	r2, #0
   821c4:	4619      	mov	r1, r3
   821c6:	6820      	ldr	r0, [r4, #0]
   821c8:	4b05      	ldr	r3, [pc, #20]	; (821e0 <uart_load_pdc_tx_buffer+0x28>)
   821ca:	4798      	blx	r3
	pdc_enable_transfer(PdcInterface, PERIPH_PTCR_TXTEN);
   821cc:	f44f 7180 	mov.w	r1, #256	; 0x100
   821d0:	6820      	ldr	r0, [r4, #0]
   821d2:	4b04      	ldr	r3, [pc, #16]	; (821e4 <uart_load_pdc_tx_buffer+0x2c>)
   821d4:	4798      	blx	r3
   821d6:	bd10      	pop	{r4, pc}
   821d8:	20072188 	.word	0x20072188
   821dc:	200713e4 	.word	0x200713e4
   821e0:	000803e1 	.word	0x000803e1
   821e4:	000803f9 	.word	0x000803f9

000821e8 <main>:
		}
	}
}

int main (void)
{
   821e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   821ec:	b084      	sub	sp, #16
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   821ee:	4b5b      	ldr	r3, [pc, #364]	; (8235c <main+0x174>)
   821f0:	4798      	blx	r3
	board_init();
   821f2:	4b5b      	ldr	r3, [pc, #364]	; (82360 <main+0x178>)
   821f4:	4798      	blx	r3
	// Initialize Debug pins
	/************************************************************************/
	/* pio_set(PIOx, Pin)
	pio_clear(PIOx, Pin)*/
	/************************************************************************/
	pmc_enable_periph_clk(ID_PIOC);
   821f6:	200d      	movs	r0, #13
   821f8:	4b5a      	ldr	r3, [pc, #360]	; (82364 <main+0x17c>)
   821fa:	4798      	blx	r3
	// Configure pin as output
	pio_set_output(PIOC, IGN1_OUT, LOW, FALSE, FALSE);
   821fc:	4d5a      	ldr	r5, [pc, #360]	; (82368 <main+0x180>)
   821fe:	2400      	movs	r4, #0
   82200:	9400      	str	r4, [sp, #0]
   82202:	4623      	mov	r3, r4
   82204:	4622      	mov	r2, r4
   82206:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   8220a:	4628      	mov	r0, r5
   8220c:	4e57      	ldr	r6, [pc, #348]	; (8236c <main+0x184>)
   8220e:	47b0      	blx	r6
	pio_set_output(PIOC, IGN2_OUT, LOW, FALSE, FALSE);
   82210:	9400      	str	r4, [sp, #0]
   82212:	4623      	mov	r3, r4
   82214:	4622      	mov	r2, r4
   82216:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   8221a:	4628      	mov	r0, r5
   8221c:	47b0      	blx	r6
	pio_set_output(PIOC, IGN3_OUT, LOW, FALSE, FALSE);
   8221e:	9400      	str	r4, [sp, #0]
   82220:	4623      	mov	r3, r4
   82222:	4622      	mov	r2, r4
   82224:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   82228:	4628      	mov	r0, r5
   8222a:	47b0      	blx	r6
	pio_set_output(PIOC, IGN4_OUT, LOW, FALSE, FALSE);
   8222c:	9400      	str	r4, [sp, #0]
   8222e:	4623      	mov	r3, r4
   82230:	4622      	mov	r2, r4
   82232:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   82236:	4628      	mov	r0, r5
   82238:	47b0      	blx	r6
	pio_clear(PIOC, IGN1_OUT);
   8223a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   8223e:	4628      	mov	r0, r5
   82240:	4e4b      	ldr	r6, [pc, #300]	; (82370 <main+0x188>)
   82242:	47b0      	blx	r6
	pio_clear(PIOC, IGN2_OUT);
   82244:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   82248:	4628      	mov	r0, r5
   8224a:	47b0      	blx	r6
	pio_clear(PIOC, IGN3_OUT);
   8224c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   82250:	4628      	mov	r0, r5
   82252:	47b0      	blx	r6
	pio_clear(PIOC, IGN4_OUT);
   82254:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   82258:	4628      	mov	r0, r5
   8225a:	47b0      	blx	r6
	
	// Initialize UART communication
	uart_init();
   8225c:	4b45      	ldr	r3, [pc, #276]	; (82374 <main+0x18c>)
   8225e:	4798      	blx	r3
	// Initialize interrupts for UART
	uart_enable_rx_interrupt();
   82260:	4b45      	ldr	r3, [pc, #276]	; (82378 <main+0x190>)
   82262:	4798      	blx	r3
	uart_tx_interrupt_init();
   82264:	4b45      	ldr	r3, [pc, #276]	; (8237c <main+0x194>)
   82266:	4798      	blx	r3
	uart_print_string("Init begin"); uart_new_line();
   82268:	4845      	ldr	r0, [pc, #276]	; (82380 <main+0x198>)
   8226a:	f8df 8174 	ldr.w	r8, [pc, #372]	; 823e0 <main+0x1f8>
   8226e:	47c0      	blx	r8
   82270:	4f44      	ldr	r7, [pc, #272]	; (82384 <main+0x19c>)
   82272:	47b8      	blx	r7

	// Initialize TWI communication for EEPROM
	eeprom_init();
   82274:	4b44      	ldr	r3, [pc, #272]	; (82388 <main+0x1a0>)
   82276:	4798      	blx	r3

	// Initialize necessary global parameters
	global_init();
   82278:	4b44      	ldr	r3, [pc, #272]	; (8238c <main+0x1a4>)
   8227a:	4798      	blx	r3
	
	// Initialize Analog to Digital Converter
	adc_initialize();
   8227c:	4b44      	ldr	r3, [pc, #272]	; (82390 <main+0x1a8>)
   8227e:	4798      	blx	r3
	uint8_t channel_number[NR_OF_ACTIVE_ADC_CHANNELS] = {ADC_CLT_CH, ADC_IAT_CH, ADC_AFR_CH, ADC_MAP_CH, ADC_TPS_CH, ADC_BATT_CH, ADC_AFR_CH};
   82280:	4b44      	ldr	r3, [pc, #272]	; (82394 <main+0x1ac>)
   82282:	6818      	ldr	r0, [r3, #0]
   82284:	9002      	str	r0, [sp, #8]
   82286:	889a      	ldrh	r2, [r3, #4]
   82288:	799b      	ldrb	r3, [r3, #6]
   8228a:	f8ad 200c 	strh.w	r2, [sp, #12]
   8228e:	f88d 300e 	strb.w	r3, [sp, #14]
	adc_turn_on_multiple_channels(channel_number, TRUE, ADC_PRIORITY);
   82292:	220a      	movs	r2, #10
   82294:	2101      	movs	r1, #1
   82296:	a802      	add	r0, sp, #8
   82298:	4b3f      	ldr	r3, [pc, #252]	; (82398 <main+0x1b0>)
   8229a:	4798      	blx	r3
	adc_start(ADC);
   8229c:	483f      	ldr	r0, [pc, #252]	; (8239c <main+0x1b4>)
   8229e:	4b40      	ldr	r3, [pc, #256]	; (823a0 <main+0x1b8>)
   822a0:	4798      	blx	r3
	// Initialize ADC timer frequency, how often ADC values are measured
	// CLOCK3 = MCK/32, TC_CMR_WAVE is to disable Capture mode, Enable Overflow and compare reg A
	timer_init(GLOBAL_TIMER, TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_WAVE, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPCS, TC8_PRIORITY);
   822a2:	2309      	movs	r3, #9
   822a4:	2215      	movs	r2, #21
   822a6:	f248 0102 	movw	r1, #32770	; 0x8002
   822aa:	2008      	movs	r0, #8
   822ac:	4d3d      	ldr	r5, [pc, #244]	; (823a4 <main+0x1bc>)
   822ae:	47a8      	blx	r5
	tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   822b0:	4b3d      	ldr	r3, [pc, #244]	; (823a8 <main+0x1c0>)
   822b2:	881b      	ldrh	r3, [r3, #0]
   822b4:	4e3d      	ldr	r6, [pc, #244]	; (823ac <main+0x1c4>)
   822b6:	4a3e      	ldr	r2, [pc, #248]	; (823b0 <main+0x1c8>)
   822b8:	fb92 f2f3 	sdiv	r2, r2, r3
   822bc:	2102      	movs	r1, #2
   822be:	4630      	mov	r0, r6
   822c0:	4b3c      	ldr	r3, [pc, #240]	; (823b4 <main+0x1cc>)
   822c2:	4798      	blx	r3
	//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
	tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   822c4:	f640 2241 	movw	r2, #2625	; 0xa41
   822c8:	2102      	movs	r1, #2
   822ca:	4630      	mov	r0, r6
   822cc:	4b3a      	ldr	r3, [pc, #232]	; (823b8 <main+0x1d0>)
   822ce:	4798      	blx	r3
	
	// Initialize sensors look up vectors by reading them from EEPROM
	sensors_init();
   822d0:	4b3a      	ldr	r3, [pc, #232]	; (823bc <main+0x1d4>)
   822d2:	4798      	blx	r3

	// Initialize communication with tunerstudio
	tunerstudio_init();
   822d4:	4b3a      	ldr	r3, [pc, #232]	; (823c0 <main+0x1d8>)
   822d6:	4798      	blx	r3

	// TEST 
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_RISING_EDGE_MODE);
   822d8:	2301      	movs	r3, #1
   822da:	4622      	mov	r2, r4
   822dc:	2180      	movs	r1, #128	; 0x80
   822de:	200b      	movs	r0, #11
   822e0:	4e38      	ldr	r6, [pc, #224]	; (823c4 <main+0x1dc>)
   822e2:	47b0      	blx	r6
	
	
	/************* RJR **************/
	
	// Enable external interrupt for PIOA register, crank and cam
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   822e4:	2302      	movs	r3, #2
   822e6:	4622      	mov	r2, r4
   822e8:	2180      	movs	r1, #128	; 0x80
   822ea:	200b      	movs	r0, #11
   822ec:	47b0      	blx	r6
	interrupts_enable_pio(ID_PIOA, CAM_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   822ee:	2302      	movs	r3, #2
   822f0:	4622      	mov	r2, r4
   822f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   822f6:	200b      	movs	r0, #11
   822f8:	47b0      	blx	r6
	
	// Initiate timer interrupt
	timer_init(CYLINDER_1_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC0_PRIORITY);
   822fa:	2301      	movs	r3, #1
   822fc:	221d      	movs	r2, #29
   822fe:	f248 4102 	movw	r1, #33794	; 0x8402
   82302:	4620      	mov	r0, r4
   82304:	47a8      	blx	r5
	timer_init(CYLINDER_2_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC1_PRIORITY);
   82306:	2302      	movs	r3, #2
   82308:	221d      	movs	r2, #29
   8230a:	f248 4102 	movw	r1, #33794	; 0x8402
   8230e:	2001      	movs	r0, #1
   82310:	47a8      	blx	r5
	timer_init(CYLINDER_3_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC2_PRIORITY);
   82312:	2303      	movs	r3, #3
   82314:	221d      	movs	r2, #29
   82316:	f248 4102 	movw	r1, #33794	; 0x8402
   8231a:	2002      	movs	r0, #2
   8231c:	47a8      	blx	r5
	timer_init(CYLINDER_4_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC3_PRIORITY);
   8231e:	2304      	movs	r3, #4
   82320:	221d      	movs	r2, #29
   82322:	f248 4102 	movw	r1, #33794	; 0x8402
   82326:	2003      	movs	r0, #3
   82328:	47a8      	blx	r5
	
	
	
	uart_print_string("Init done"); uart_new_line();
   8232a:	4827      	ldr	r0, [pc, #156]	; (823c8 <main+0x1e0>)
   8232c:	47c0      	blx	r8
   8232e:	47b8      	blx	r7
	while (1)
	{		
		decoders_crank_primary();
   82330:	4e26      	ldr	r6, [pc, #152]	; (823cc <main+0x1e4>)
			
		
		
		
		if (RxFlag)
   82332:	4c27      	ldr	r4, [pc, #156]	; (823d0 <main+0x1e8>)
		{	
			RxFlag = FALSE;
			uart_rx_read_buffer();
   82334:	4f27      	ldr	r7, [pc, #156]	; (823d4 <main+0x1ec>)
		}
		
		if (AdcFlag)
   82336:	4d28      	ldr	r5, [pc, #160]	; (823d8 <main+0x1f0>)
	
	
	uart_print_string("Init done"); uart_new_line();
	while (1)
	{		
		decoders_crank_primary();
   82338:	47b0      	blx	r6
			
		
		
		
		if (RxFlag)
   8233a:	7823      	ldrb	r3, [r4, #0]
   8233c:	f013 0fff 	tst.w	r3, #255	; 0xff
   82340:	d002      	beq.n	82348 <main+0x160>
		{	
			RxFlag = FALSE;
   82342:	2300      	movs	r3, #0
   82344:	7023      	strb	r3, [r4, #0]
			uart_rx_read_buffer();
   82346:	47b8      	blx	r7
		}
		
		if (AdcFlag)
   82348:	782b      	ldrb	r3, [r5, #0]
   8234a:	f013 0fff 	tst.w	r3, #255	; 0xff
   8234e:	d0f3      	beq.n	82338 <main+0x150>
		{
 			AdcFlag = FALSE;
   82350:	2300      	movs	r3, #0
   82352:	702b      	strb	r3, [r5, #0]
			// TODO: Maybe disable interrupts
			sensors_read_adc();
   82354:	4b21      	ldr	r3, [pc, #132]	; (823dc <main+0x1f4>)
   82356:	4798      	blx	r3
   82358:	e7ee      	b.n	82338 <main+0x150>
   8235a:	bf00      	nop
   8235c:	000802fd 	.word	0x000802fd
   82360:	00080361 	.word	0x00080361
   82364:	00080705 	.word	0x00080705
   82368:	400e1200 	.word	0x400e1200
   8236c:	0008047d 	.word	0x0008047d
   82370:	00080405 	.word	0x00080405
   82374:	00081ed5 	.word	0x00081ed5
   82378:	00081fe5 	.word	0x00081fe5
   8237c:	00081f09 	.word	0x00081f09
   82380:	00083624 	.word	0x00083624
   82384:	000820c5 	.word	0x000820c5
   82388:	00080ea1 	.word	0x00080ea1
   8238c:	00080f85 	.word	0x00080f85
   82390:	00080c15 	.word	0x00080c15
   82394:	0008361c 	.word	0x0008361c
   82398:	00080cb1 	.word	0x00080cb1
   8239c:	400c0000 	.word	0x400c0000
   823a0:	000802d9 	.word	0x000802d9
   823a4:	000815f1 	.word	0x000815f1
   823a8:	20071864 	.word	0x20071864
   823ac:	40088000 	.word	0x40088000
   823b0:	00280de8 	.word	0x00280de8
   823b4:	00080781 	.word	0x00080781
   823b8:	00080789 	.word	0x00080789
   823bc:	000813ad 	.word	0x000813ad
   823c0:	000817c1 	.word	0x000817c1
   823c4:	000810cd 	.word	0x000810cd
   823c8:	00083630 	.word	0x00083630
   823cc:	00080d5d 	.word	0x00080d5d
   823d0:	200713e0 	.word	0x200713e0
   823d4:	0008200d 	.word	0x0008200d
   823d8:	20071cd5 	.word	0x20071cd5
   823dc:	000813fd 	.word	0x000813fd
   823e0:	000820d5 	.word	0x000820d5

000823e4 <__aeabi_drsub>:
   823e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   823e8:	e002      	b.n	823f0 <__adddf3>
   823ea:	bf00      	nop

000823ec <__aeabi_dsub>:
   823ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000823f0 <__adddf3>:
   823f0:	b530      	push	{r4, r5, lr}
   823f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
   823f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
   823fa:	ea94 0f05 	teq	r4, r5
   823fe:	bf08      	it	eq
   82400:	ea90 0f02 	teqeq	r0, r2
   82404:	bf1f      	itttt	ne
   82406:	ea54 0c00 	orrsne.w	ip, r4, r0
   8240a:	ea55 0c02 	orrsne.w	ip, r5, r2
   8240e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82412:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82416:	f000 80e2 	beq.w	825de <__adddf3+0x1ee>
   8241a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8241e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82422:	bfb8      	it	lt
   82424:	426d      	neglt	r5, r5
   82426:	dd0c      	ble.n	82442 <__adddf3+0x52>
   82428:	442c      	add	r4, r5
   8242a:	ea80 0202 	eor.w	r2, r0, r2
   8242e:	ea81 0303 	eor.w	r3, r1, r3
   82432:	ea82 0000 	eor.w	r0, r2, r0
   82436:	ea83 0101 	eor.w	r1, r3, r1
   8243a:	ea80 0202 	eor.w	r2, r0, r2
   8243e:	ea81 0303 	eor.w	r3, r1, r3
   82442:	2d36      	cmp	r5, #54	; 0x36
   82444:	bf88      	it	hi
   82446:	bd30      	pophi	{r4, r5, pc}
   82448:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8244c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82450:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82454:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82458:	d002      	beq.n	82460 <__adddf3+0x70>
   8245a:	4240      	negs	r0, r0
   8245c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82460:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82464:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82468:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   8246c:	d002      	beq.n	82474 <__adddf3+0x84>
   8246e:	4252      	negs	r2, r2
   82470:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82474:	ea94 0f05 	teq	r4, r5
   82478:	f000 80a7 	beq.w	825ca <__adddf3+0x1da>
   8247c:	f1a4 0401 	sub.w	r4, r4, #1
   82480:	f1d5 0e20 	rsbs	lr, r5, #32
   82484:	db0d      	blt.n	824a2 <__adddf3+0xb2>
   82486:	fa02 fc0e 	lsl.w	ip, r2, lr
   8248a:	fa22 f205 	lsr.w	r2, r2, r5
   8248e:	1880      	adds	r0, r0, r2
   82490:	f141 0100 	adc.w	r1, r1, #0
   82494:	fa03 f20e 	lsl.w	r2, r3, lr
   82498:	1880      	adds	r0, r0, r2
   8249a:	fa43 f305 	asr.w	r3, r3, r5
   8249e:	4159      	adcs	r1, r3
   824a0:	e00e      	b.n	824c0 <__adddf3+0xd0>
   824a2:	f1a5 0520 	sub.w	r5, r5, #32
   824a6:	f10e 0e20 	add.w	lr, lr, #32
   824aa:	2a01      	cmp	r2, #1
   824ac:	fa03 fc0e 	lsl.w	ip, r3, lr
   824b0:	bf28      	it	cs
   824b2:	f04c 0c02 	orrcs.w	ip, ip, #2
   824b6:	fa43 f305 	asr.w	r3, r3, r5
   824ba:	18c0      	adds	r0, r0, r3
   824bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   824c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   824c4:	d507      	bpl.n	824d6 <__adddf3+0xe6>
   824c6:	f04f 0e00 	mov.w	lr, #0
   824ca:	f1dc 0c00 	rsbs	ip, ip, #0
   824ce:	eb7e 0000 	sbcs.w	r0, lr, r0
   824d2:	eb6e 0101 	sbc.w	r1, lr, r1
   824d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   824da:	d31b      	bcc.n	82514 <__adddf3+0x124>
   824dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   824e0:	d30c      	bcc.n	824fc <__adddf3+0x10c>
   824e2:	0849      	lsrs	r1, r1, #1
   824e4:	ea5f 0030 	movs.w	r0, r0, rrx
   824e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
   824ec:	f104 0401 	add.w	r4, r4, #1
   824f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
   824f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   824f8:	f080 809a 	bcs.w	82630 <__adddf3+0x240>
   824fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82500:	bf08      	it	eq
   82502:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82506:	f150 0000 	adcs.w	r0, r0, #0
   8250a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8250e:	ea41 0105 	orr.w	r1, r1, r5
   82512:	bd30      	pop	{r4, r5, pc}
   82514:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82518:	4140      	adcs	r0, r0
   8251a:	eb41 0101 	adc.w	r1, r1, r1
   8251e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82522:	f1a4 0401 	sub.w	r4, r4, #1
   82526:	d1e9      	bne.n	824fc <__adddf3+0x10c>
   82528:	f091 0f00 	teq	r1, #0
   8252c:	bf04      	itt	eq
   8252e:	4601      	moveq	r1, r0
   82530:	2000      	moveq	r0, #0
   82532:	fab1 f381 	clz	r3, r1
   82536:	bf08      	it	eq
   82538:	3320      	addeq	r3, #32
   8253a:	f1a3 030b 	sub.w	r3, r3, #11
   8253e:	f1b3 0220 	subs.w	r2, r3, #32
   82542:	da0c      	bge.n	8255e <__adddf3+0x16e>
   82544:	320c      	adds	r2, #12
   82546:	dd08      	ble.n	8255a <__adddf3+0x16a>
   82548:	f102 0c14 	add.w	ip, r2, #20
   8254c:	f1c2 020c 	rsb	r2, r2, #12
   82550:	fa01 f00c 	lsl.w	r0, r1, ip
   82554:	fa21 f102 	lsr.w	r1, r1, r2
   82558:	e00c      	b.n	82574 <__adddf3+0x184>
   8255a:	f102 0214 	add.w	r2, r2, #20
   8255e:	bfd8      	it	le
   82560:	f1c2 0c20 	rsble	ip, r2, #32
   82564:	fa01 f102 	lsl.w	r1, r1, r2
   82568:	fa20 fc0c 	lsr.w	ip, r0, ip
   8256c:	bfdc      	itt	le
   8256e:	ea41 010c 	orrle.w	r1, r1, ip
   82572:	4090      	lslle	r0, r2
   82574:	1ae4      	subs	r4, r4, r3
   82576:	bfa2      	ittt	ge
   82578:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   8257c:	4329      	orrge	r1, r5
   8257e:	bd30      	popge	{r4, r5, pc}
   82580:	ea6f 0404 	mvn.w	r4, r4
   82584:	3c1f      	subs	r4, #31
   82586:	da1c      	bge.n	825c2 <__adddf3+0x1d2>
   82588:	340c      	adds	r4, #12
   8258a:	dc0e      	bgt.n	825aa <__adddf3+0x1ba>
   8258c:	f104 0414 	add.w	r4, r4, #20
   82590:	f1c4 0220 	rsb	r2, r4, #32
   82594:	fa20 f004 	lsr.w	r0, r0, r4
   82598:	fa01 f302 	lsl.w	r3, r1, r2
   8259c:	ea40 0003 	orr.w	r0, r0, r3
   825a0:	fa21 f304 	lsr.w	r3, r1, r4
   825a4:	ea45 0103 	orr.w	r1, r5, r3
   825a8:	bd30      	pop	{r4, r5, pc}
   825aa:	f1c4 040c 	rsb	r4, r4, #12
   825ae:	f1c4 0220 	rsb	r2, r4, #32
   825b2:	fa20 f002 	lsr.w	r0, r0, r2
   825b6:	fa01 f304 	lsl.w	r3, r1, r4
   825ba:	ea40 0003 	orr.w	r0, r0, r3
   825be:	4629      	mov	r1, r5
   825c0:	bd30      	pop	{r4, r5, pc}
   825c2:	fa21 f004 	lsr.w	r0, r1, r4
   825c6:	4629      	mov	r1, r5
   825c8:	bd30      	pop	{r4, r5, pc}
   825ca:	f094 0f00 	teq	r4, #0
   825ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   825d2:	bf06      	itte	eq
   825d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   825d8:	3401      	addeq	r4, #1
   825da:	3d01      	subne	r5, #1
   825dc:	e74e      	b.n	8247c <__adddf3+0x8c>
   825de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   825e2:	bf18      	it	ne
   825e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   825e8:	d029      	beq.n	8263e <__adddf3+0x24e>
   825ea:	ea94 0f05 	teq	r4, r5
   825ee:	bf08      	it	eq
   825f0:	ea90 0f02 	teqeq	r0, r2
   825f4:	d005      	beq.n	82602 <__adddf3+0x212>
   825f6:	ea54 0c00 	orrs.w	ip, r4, r0
   825fa:	bf04      	itt	eq
   825fc:	4619      	moveq	r1, r3
   825fe:	4610      	moveq	r0, r2
   82600:	bd30      	pop	{r4, r5, pc}
   82602:	ea91 0f03 	teq	r1, r3
   82606:	bf1e      	ittt	ne
   82608:	2100      	movne	r1, #0
   8260a:	2000      	movne	r0, #0
   8260c:	bd30      	popne	{r4, r5, pc}
   8260e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82612:	d105      	bne.n	82620 <__adddf3+0x230>
   82614:	0040      	lsls	r0, r0, #1
   82616:	4149      	adcs	r1, r1
   82618:	bf28      	it	cs
   8261a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8261e:	bd30      	pop	{r4, r5, pc}
   82620:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82624:	bf3c      	itt	cc
   82626:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8262a:	bd30      	popcc	{r4, r5, pc}
   8262c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82630:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82634:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82638:	f04f 0000 	mov.w	r0, #0
   8263c:	bd30      	pop	{r4, r5, pc}
   8263e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82642:	bf1a      	itte	ne
   82644:	4619      	movne	r1, r3
   82646:	4610      	movne	r0, r2
   82648:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   8264c:	bf1c      	itt	ne
   8264e:	460b      	movne	r3, r1
   82650:	4602      	movne	r2, r0
   82652:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82656:	bf06      	itte	eq
   82658:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   8265c:	ea91 0f03 	teqeq	r1, r3
   82660:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82664:	bd30      	pop	{r4, r5, pc}
   82666:	bf00      	nop

00082668 <__aeabi_ui2d>:
   82668:	f090 0f00 	teq	r0, #0
   8266c:	bf04      	itt	eq
   8266e:	2100      	moveq	r1, #0
   82670:	4770      	bxeq	lr
   82672:	b530      	push	{r4, r5, lr}
   82674:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82678:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8267c:	f04f 0500 	mov.w	r5, #0
   82680:	f04f 0100 	mov.w	r1, #0
   82684:	e750      	b.n	82528 <__adddf3+0x138>
   82686:	bf00      	nop

00082688 <__aeabi_i2d>:
   82688:	f090 0f00 	teq	r0, #0
   8268c:	bf04      	itt	eq
   8268e:	2100      	moveq	r1, #0
   82690:	4770      	bxeq	lr
   82692:	b530      	push	{r4, r5, lr}
   82694:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82698:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8269c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   826a0:	bf48      	it	mi
   826a2:	4240      	negmi	r0, r0
   826a4:	f04f 0100 	mov.w	r1, #0
   826a8:	e73e      	b.n	82528 <__adddf3+0x138>
   826aa:	bf00      	nop

000826ac <__aeabi_f2d>:
   826ac:	0042      	lsls	r2, r0, #1
   826ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
   826b2:	ea4f 0131 	mov.w	r1, r1, rrx
   826b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   826ba:	bf1f      	itttt	ne
   826bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   826c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   826c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   826c8:	4770      	bxne	lr
   826ca:	f092 0f00 	teq	r2, #0
   826ce:	bf14      	ite	ne
   826d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   826d4:	4770      	bxeq	lr
   826d6:	b530      	push	{r4, r5, lr}
   826d8:	f44f 7460 	mov.w	r4, #896	; 0x380
   826dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   826e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   826e4:	e720      	b.n	82528 <__adddf3+0x138>
   826e6:	bf00      	nop

000826e8 <__aeabi_ul2d>:
   826e8:	ea50 0201 	orrs.w	r2, r0, r1
   826ec:	bf08      	it	eq
   826ee:	4770      	bxeq	lr
   826f0:	b530      	push	{r4, r5, lr}
   826f2:	f04f 0500 	mov.w	r5, #0
   826f6:	e00a      	b.n	8270e <__aeabi_l2d+0x16>

000826f8 <__aeabi_l2d>:
   826f8:	ea50 0201 	orrs.w	r2, r0, r1
   826fc:	bf08      	it	eq
   826fe:	4770      	bxeq	lr
   82700:	b530      	push	{r4, r5, lr}
   82702:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82706:	d502      	bpl.n	8270e <__aeabi_l2d+0x16>
   82708:	4240      	negs	r0, r0
   8270a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8270e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82712:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82716:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8271a:	f43f aedc 	beq.w	824d6 <__adddf3+0xe6>
   8271e:	f04f 0203 	mov.w	r2, #3
   82722:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82726:	bf18      	it	ne
   82728:	3203      	addne	r2, #3
   8272a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8272e:	bf18      	it	ne
   82730:	3203      	addne	r2, #3
   82732:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82736:	f1c2 0320 	rsb	r3, r2, #32
   8273a:	fa00 fc03 	lsl.w	ip, r0, r3
   8273e:	fa20 f002 	lsr.w	r0, r0, r2
   82742:	fa01 fe03 	lsl.w	lr, r1, r3
   82746:	ea40 000e 	orr.w	r0, r0, lr
   8274a:	fa21 f102 	lsr.w	r1, r1, r2
   8274e:	4414      	add	r4, r2
   82750:	e6c1      	b.n	824d6 <__adddf3+0xe6>
   82752:	bf00      	nop

00082754 <__aeabi_dmul>:
   82754:	b570      	push	{r4, r5, r6, lr}
   82756:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8275a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8275e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82762:	bf1d      	ittte	ne
   82764:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82768:	ea94 0f0c 	teqne	r4, ip
   8276c:	ea95 0f0c 	teqne	r5, ip
   82770:	f000 f8de 	bleq	82930 <__aeabi_dmul+0x1dc>
   82774:	442c      	add	r4, r5
   82776:	ea81 0603 	eor.w	r6, r1, r3
   8277a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8277e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   82782:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   82786:	bf18      	it	ne
   82788:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   8278c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82790:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82794:	d038      	beq.n	82808 <__aeabi_dmul+0xb4>
   82796:	fba0 ce02 	umull	ip, lr, r0, r2
   8279a:	f04f 0500 	mov.w	r5, #0
   8279e:	fbe1 e502 	umlal	lr, r5, r1, r2
   827a2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   827a6:	fbe0 e503 	umlal	lr, r5, r0, r3
   827aa:	f04f 0600 	mov.w	r6, #0
   827ae:	fbe1 5603 	umlal	r5, r6, r1, r3
   827b2:	f09c 0f00 	teq	ip, #0
   827b6:	bf18      	it	ne
   827b8:	f04e 0e01 	orrne.w	lr, lr, #1
   827bc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   827c0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   827c4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   827c8:	d204      	bcs.n	827d4 <__aeabi_dmul+0x80>
   827ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   827ce:	416d      	adcs	r5, r5
   827d0:	eb46 0606 	adc.w	r6, r6, r6
   827d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   827d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   827dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   827e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   827e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   827e8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   827ec:	bf88      	it	hi
   827ee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   827f2:	d81e      	bhi.n	82832 <__aeabi_dmul+0xde>
   827f4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   827f8:	bf08      	it	eq
   827fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   827fe:	f150 0000 	adcs.w	r0, r0, #0
   82802:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82806:	bd70      	pop	{r4, r5, r6, pc}
   82808:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   8280c:	ea46 0101 	orr.w	r1, r6, r1
   82810:	ea40 0002 	orr.w	r0, r0, r2
   82814:	ea81 0103 	eor.w	r1, r1, r3
   82818:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   8281c:	bfc2      	ittt	gt
   8281e:	ebd4 050c 	rsbsgt	r5, r4, ip
   82822:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82826:	bd70      	popgt	{r4, r5, r6, pc}
   82828:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8282c:	f04f 0e00 	mov.w	lr, #0
   82830:	3c01      	subs	r4, #1
   82832:	f300 80ab 	bgt.w	8298c <__aeabi_dmul+0x238>
   82836:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8283a:	bfde      	ittt	le
   8283c:	2000      	movle	r0, #0
   8283e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   82842:	bd70      	pople	{r4, r5, r6, pc}
   82844:	f1c4 0400 	rsb	r4, r4, #0
   82848:	3c20      	subs	r4, #32
   8284a:	da35      	bge.n	828b8 <__aeabi_dmul+0x164>
   8284c:	340c      	adds	r4, #12
   8284e:	dc1b      	bgt.n	82888 <__aeabi_dmul+0x134>
   82850:	f104 0414 	add.w	r4, r4, #20
   82854:	f1c4 0520 	rsb	r5, r4, #32
   82858:	fa00 f305 	lsl.w	r3, r0, r5
   8285c:	fa20 f004 	lsr.w	r0, r0, r4
   82860:	fa01 f205 	lsl.w	r2, r1, r5
   82864:	ea40 0002 	orr.w	r0, r0, r2
   82868:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8286c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82870:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82874:	fa21 f604 	lsr.w	r6, r1, r4
   82878:	eb42 0106 	adc.w	r1, r2, r6
   8287c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82880:	bf08      	it	eq
   82882:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82886:	bd70      	pop	{r4, r5, r6, pc}
   82888:	f1c4 040c 	rsb	r4, r4, #12
   8288c:	f1c4 0520 	rsb	r5, r4, #32
   82890:	fa00 f304 	lsl.w	r3, r0, r4
   82894:	fa20 f005 	lsr.w	r0, r0, r5
   82898:	fa01 f204 	lsl.w	r2, r1, r4
   8289c:	ea40 0002 	orr.w	r0, r0, r2
   828a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   828a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   828a8:	f141 0100 	adc.w	r1, r1, #0
   828ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   828b0:	bf08      	it	eq
   828b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   828b6:	bd70      	pop	{r4, r5, r6, pc}
   828b8:	f1c4 0520 	rsb	r5, r4, #32
   828bc:	fa00 f205 	lsl.w	r2, r0, r5
   828c0:	ea4e 0e02 	orr.w	lr, lr, r2
   828c4:	fa20 f304 	lsr.w	r3, r0, r4
   828c8:	fa01 f205 	lsl.w	r2, r1, r5
   828cc:	ea43 0302 	orr.w	r3, r3, r2
   828d0:	fa21 f004 	lsr.w	r0, r1, r4
   828d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   828d8:	fa21 f204 	lsr.w	r2, r1, r4
   828dc:	ea20 0002 	bic.w	r0, r0, r2
   828e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   828e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   828e8:	bf08      	it	eq
   828ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   828ee:	bd70      	pop	{r4, r5, r6, pc}
   828f0:	f094 0f00 	teq	r4, #0
   828f4:	d10f      	bne.n	82916 <__aeabi_dmul+0x1c2>
   828f6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   828fa:	0040      	lsls	r0, r0, #1
   828fc:	eb41 0101 	adc.w	r1, r1, r1
   82900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82904:	bf08      	it	eq
   82906:	3c01      	subeq	r4, #1
   82908:	d0f7      	beq.n	828fa <__aeabi_dmul+0x1a6>
   8290a:	ea41 0106 	orr.w	r1, r1, r6
   8290e:	f095 0f00 	teq	r5, #0
   82912:	bf18      	it	ne
   82914:	4770      	bxne	lr
   82916:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8291a:	0052      	lsls	r2, r2, #1
   8291c:	eb43 0303 	adc.w	r3, r3, r3
   82920:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   82924:	bf08      	it	eq
   82926:	3d01      	subeq	r5, #1
   82928:	d0f7      	beq.n	8291a <__aeabi_dmul+0x1c6>
   8292a:	ea43 0306 	orr.w	r3, r3, r6
   8292e:	4770      	bx	lr
   82930:	ea94 0f0c 	teq	r4, ip
   82934:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82938:	bf18      	it	ne
   8293a:	ea95 0f0c 	teqne	r5, ip
   8293e:	d00c      	beq.n	8295a <__aeabi_dmul+0x206>
   82940:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82944:	bf18      	it	ne
   82946:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8294a:	d1d1      	bne.n	828f0 <__aeabi_dmul+0x19c>
   8294c:	ea81 0103 	eor.w	r1, r1, r3
   82950:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82954:	f04f 0000 	mov.w	r0, #0
   82958:	bd70      	pop	{r4, r5, r6, pc}
   8295a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8295e:	bf06      	itte	eq
   82960:	4610      	moveq	r0, r2
   82962:	4619      	moveq	r1, r3
   82964:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82968:	d019      	beq.n	8299e <__aeabi_dmul+0x24a>
   8296a:	ea94 0f0c 	teq	r4, ip
   8296e:	d102      	bne.n	82976 <__aeabi_dmul+0x222>
   82970:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   82974:	d113      	bne.n	8299e <__aeabi_dmul+0x24a>
   82976:	ea95 0f0c 	teq	r5, ip
   8297a:	d105      	bne.n	82988 <__aeabi_dmul+0x234>
   8297c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   82980:	bf1c      	itt	ne
   82982:	4610      	movne	r0, r2
   82984:	4619      	movne	r1, r3
   82986:	d10a      	bne.n	8299e <__aeabi_dmul+0x24a>
   82988:	ea81 0103 	eor.w	r1, r1, r3
   8298c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82990:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82994:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82998:	f04f 0000 	mov.w	r0, #0
   8299c:	bd70      	pop	{r4, r5, r6, pc}
   8299e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   829a2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   829a6:	bd70      	pop	{r4, r5, r6, pc}

000829a8 <__aeabi_ddiv>:
   829a8:	b570      	push	{r4, r5, r6, lr}
   829aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
   829ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   829b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   829b6:	bf1d      	ittte	ne
   829b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   829bc:	ea94 0f0c 	teqne	r4, ip
   829c0:	ea95 0f0c 	teqne	r5, ip
   829c4:	f000 f8a7 	bleq	82b16 <__aeabi_ddiv+0x16e>
   829c8:	eba4 0405 	sub.w	r4, r4, r5
   829cc:	ea81 0e03 	eor.w	lr, r1, r3
   829d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   829d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   829d8:	f000 8088 	beq.w	82aec <__aeabi_ddiv+0x144>
   829dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   829e0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   829e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   829e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   829ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
   829f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   829f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   829f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
   829fc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   82a00:	429d      	cmp	r5, r3
   82a02:	bf08      	it	eq
   82a04:	4296      	cmpeq	r6, r2
   82a06:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   82a0a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   82a0e:	d202      	bcs.n	82a16 <__aeabi_ddiv+0x6e>
   82a10:	085b      	lsrs	r3, r3, #1
   82a12:	ea4f 0232 	mov.w	r2, r2, rrx
   82a16:	1ab6      	subs	r6, r6, r2
   82a18:	eb65 0503 	sbc.w	r5, r5, r3
   82a1c:	085b      	lsrs	r3, r3, #1
   82a1e:	ea4f 0232 	mov.w	r2, r2, rrx
   82a22:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   82a26:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   82a2a:	ebb6 0e02 	subs.w	lr, r6, r2
   82a2e:	eb75 0e03 	sbcs.w	lr, r5, r3
   82a32:	bf22      	ittt	cs
   82a34:	1ab6      	subcs	r6, r6, r2
   82a36:	4675      	movcs	r5, lr
   82a38:	ea40 000c 	orrcs.w	r0, r0, ip
   82a3c:	085b      	lsrs	r3, r3, #1
   82a3e:	ea4f 0232 	mov.w	r2, r2, rrx
   82a42:	ebb6 0e02 	subs.w	lr, r6, r2
   82a46:	eb75 0e03 	sbcs.w	lr, r5, r3
   82a4a:	bf22      	ittt	cs
   82a4c:	1ab6      	subcs	r6, r6, r2
   82a4e:	4675      	movcs	r5, lr
   82a50:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   82a54:	085b      	lsrs	r3, r3, #1
   82a56:	ea4f 0232 	mov.w	r2, r2, rrx
   82a5a:	ebb6 0e02 	subs.w	lr, r6, r2
   82a5e:	eb75 0e03 	sbcs.w	lr, r5, r3
   82a62:	bf22      	ittt	cs
   82a64:	1ab6      	subcs	r6, r6, r2
   82a66:	4675      	movcs	r5, lr
   82a68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   82a6c:	085b      	lsrs	r3, r3, #1
   82a6e:	ea4f 0232 	mov.w	r2, r2, rrx
   82a72:	ebb6 0e02 	subs.w	lr, r6, r2
   82a76:	eb75 0e03 	sbcs.w	lr, r5, r3
   82a7a:	bf22      	ittt	cs
   82a7c:	1ab6      	subcs	r6, r6, r2
   82a7e:	4675      	movcs	r5, lr
   82a80:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   82a84:	ea55 0e06 	orrs.w	lr, r5, r6
   82a88:	d018      	beq.n	82abc <__aeabi_ddiv+0x114>
   82a8a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   82a8e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   82a92:	ea4f 1606 	mov.w	r6, r6, lsl #4
   82a96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   82a9a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   82a9e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   82aa2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   82aa6:	d1c0      	bne.n	82a2a <__aeabi_ddiv+0x82>
   82aa8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82aac:	d10b      	bne.n	82ac6 <__aeabi_ddiv+0x11e>
   82aae:	ea41 0100 	orr.w	r1, r1, r0
   82ab2:	f04f 0000 	mov.w	r0, #0
   82ab6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   82aba:	e7b6      	b.n	82a2a <__aeabi_ddiv+0x82>
   82abc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82ac0:	bf04      	itt	eq
   82ac2:	4301      	orreq	r1, r0
   82ac4:	2000      	moveq	r0, #0
   82ac6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82aca:	bf88      	it	hi
   82acc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82ad0:	f63f aeaf 	bhi.w	82832 <__aeabi_dmul+0xde>
   82ad4:	ebb5 0c03 	subs.w	ip, r5, r3
   82ad8:	bf04      	itt	eq
   82ada:	ebb6 0c02 	subseq.w	ip, r6, r2
   82ade:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82ae2:	f150 0000 	adcs.w	r0, r0, #0
   82ae6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82aea:	bd70      	pop	{r4, r5, r6, pc}
   82aec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   82af0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   82af4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   82af8:	bfc2      	ittt	gt
   82afa:	ebd4 050c 	rsbsgt	r5, r4, ip
   82afe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82b02:	bd70      	popgt	{r4, r5, r6, pc}
   82b04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82b08:	f04f 0e00 	mov.w	lr, #0
   82b0c:	3c01      	subs	r4, #1
   82b0e:	e690      	b.n	82832 <__aeabi_dmul+0xde>
   82b10:	ea45 0e06 	orr.w	lr, r5, r6
   82b14:	e68d      	b.n	82832 <__aeabi_dmul+0xde>
   82b16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82b1a:	ea94 0f0c 	teq	r4, ip
   82b1e:	bf08      	it	eq
   82b20:	ea95 0f0c 	teqeq	r5, ip
   82b24:	f43f af3b 	beq.w	8299e <__aeabi_dmul+0x24a>
   82b28:	ea94 0f0c 	teq	r4, ip
   82b2c:	d10a      	bne.n	82b44 <__aeabi_ddiv+0x19c>
   82b2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82b32:	f47f af34 	bne.w	8299e <__aeabi_dmul+0x24a>
   82b36:	ea95 0f0c 	teq	r5, ip
   82b3a:	f47f af25 	bne.w	82988 <__aeabi_dmul+0x234>
   82b3e:	4610      	mov	r0, r2
   82b40:	4619      	mov	r1, r3
   82b42:	e72c      	b.n	8299e <__aeabi_dmul+0x24a>
   82b44:	ea95 0f0c 	teq	r5, ip
   82b48:	d106      	bne.n	82b58 <__aeabi_ddiv+0x1b0>
   82b4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82b4e:	f43f aefd 	beq.w	8294c <__aeabi_dmul+0x1f8>
   82b52:	4610      	mov	r0, r2
   82b54:	4619      	mov	r1, r3
   82b56:	e722      	b.n	8299e <__aeabi_dmul+0x24a>
   82b58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82b5c:	bf18      	it	ne
   82b5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82b62:	f47f aec5 	bne.w	828f0 <__aeabi_dmul+0x19c>
   82b66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   82b6a:	f47f af0d 	bne.w	82988 <__aeabi_dmul+0x234>
   82b6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   82b72:	f47f aeeb 	bne.w	8294c <__aeabi_dmul+0x1f8>
   82b76:	e712      	b.n	8299e <__aeabi_dmul+0x24a>

00082b78 <__aeabi_d2uiz>:
   82b78:	004a      	lsls	r2, r1, #1
   82b7a:	d211      	bcs.n	82ba0 <__aeabi_d2uiz+0x28>
   82b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   82b80:	d211      	bcs.n	82ba6 <__aeabi_d2uiz+0x2e>
   82b82:	d50d      	bpl.n	82ba0 <__aeabi_d2uiz+0x28>
   82b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   82b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   82b8c:	d40e      	bmi.n	82bac <__aeabi_d2uiz+0x34>
   82b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   82b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   82b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   82b9a:	fa23 f002 	lsr.w	r0, r3, r2
   82b9e:	4770      	bx	lr
   82ba0:	f04f 0000 	mov.w	r0, #0
   82ba4:	4770      	bx	lr
   82ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   82baa:	d102      	bne.n	82bb2 <__aeabi_d2uiz+0x3a>
   82bac:	f04f 30ff 	mov.w	r0, #4294967295
   82bb0:	4770      	bx	lr
   82bb2:	f04f 0000 	mov.w	r0, #0
   82bb6:	4770      	bx	lr

00082bb8 <__libc_init_array>:
   82bb8:	b570      	push	{r4, r5, r6, lr}
   82bba:	4e0f      	ldr	r6, [pc, #60]	; (82bf8 <__libc_init_array+0x40>)
   82bbc:	4d0f      	ldr	r5, [pc, #60]	; (82bfc <__libc_init_array+0x44>)
   82bbe:	1b76      	subs	r6, r6, r5
   82bc0:	10b6      	asrs	r6, r6, #2
   82bc2:	bf18      	it	ne
   82bc4:	2400      	movne	r4, #0
   82bc6:	d005      	beq.n	82bd4 <__libc_init_array+0x1c>
   82bc8:	3401      	adds	r4, #1
   82bca:	f855 3b04 	ldr.w	r3, [r5], #4
   82bce:	4798      	blx	r3
   82bd0:	42a6      	cmp	r6, r4
   82bd2:	d1f9      	bne.n	82bc8 <__libc_init_array+0x10>
   82bd4:	4e0a      	ldr	r6, [pc, #40]	; (82c00 <__libc_init_array+0x48>)
   82bd6:	4d0b      	ldr	r5, [pc, #44]	; (82c04 <__libc_init_array+0x4c>)
   82bd8:	f000 fd34 	bl	83644 <_init>
   82bdc:	1b76      	subs	r6, r6, r5
   82bde:	10b6      	asrs	r6, r6, #2
   82be0:	bf18      	it	ne
   82be2:	2400      	movne	r4, #0
   82be4:	d006      	beq.n	82bf4 <__libc_init_array+0x3c>
   82be6:	3401      	adds	r4, #1
   82be8:	f855 3b04 	ldr.w	r3, [r5], #4
   82bec:	4798      	blx	r3
   82bee:	42a6      	cmp	r6, r4
   82bf0:	d1f9      	bne.n	82be6 <__libc_init_array+0x2e>
   82bf2:	bd70      	pop	{r4, r5, r6, pc}
   82bf4:	bd70      	pop	{r4, r5, r6, pc}
   82bf6:	bf00      	nop
   82bf8:	00083650 	.word	0x00083650
   82bfc:	00083650 	.word	0x00083650
   82c00:	00083658 	.word	0x00083658
   82c04:	00083650 	.word	0x00083650

00082c08 <malloc>:
   82c08:	4b02      	ldr	r3, [pc, #8]	; (82c14 <malloc+0xc>)
   82c0a:	4601      	mov	r1, r0
   82c0c:	6818      	ldr	r0, [r3, #0]
   82c0e:	f000 b803 	b.w	82c18 <_malloc_r>
   82c12:	bf00      	nop
   82c14:	20070558 	.word	0x20070558

00082c18 <_malloc_r>:
   82c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82c1c:	f101 050b 	add.w	r5, r1, #11
   82c20:	2d16      	cmp	r5, #22
   82c22:	b083      	sub	sp, #12
   82c24:	4606      	mov	r6, r0
   82c26:	f240 80a0 	bls.w	82d6a <_malloc_r+0x152>
   82c2a:	f035 0507 	bics.w	r5, r5, #7
   82c2e:	f100 80c0 	bmi.w	82db2 <_malloc_r+0x19a>
   82c32:	42a9      	cmp	r1, r5
   82c34:	f200 80bd 	bhi.w	82db2 <_malloc_r+0x19a>
   82c38:	f000 fa9a 	bl	83170 <__malloc_lock>
   82c3c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   82c40:	f0c0 8290 	bcc.w	83164 <_malloc_r+0x54c>
   82c44:	0a6b      	lsrs	r3, r5, #9
   82c46:	f000 80bb 	beq.w	82dc0 <_malloc_r+0x1a8>
   82c4a:	2b04      	cmp	r3, #4
   82c4c:	f200 8177 	bhi.w	82f3e <_malloc_r+0x326>
   82c50:	09a8      	lsrs	r0, r5, #6
   82c52:	f100 0e39 	add.w	lr, r0, #57	; 0x39
   82c56:	ea4f 014e 	mov.w	r1, lr, lsl #1
   82c5a:	3038      	adds	r0, #56	; 0x38
   82c5c:	4fbe      	ldr	r7, [pc, #760]	; (82f58 <_malloc_r+0x340>)
   82c5e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   82c62:	684c      	ldr	r4, [r1, #4]
   82c64:	3908      	subs	r1, #8
   82c66:	42a1      	cmp	r1, r4
   82c68:	d107      	bne.n	82c7a <_malloc_r+0x62>
   82c6a:	e0ae      	b.n	82dca <_malloc_r+0x1b2>
   82c6c:	2a00      	cmp	r2, #0
   82c6e:	f280 80ae 	bge.w	82dce <_malloc_r+0x1b6>
   82c72:	68e4      	ldr	r4, [r4, #12]
   82c74:	42a1      	cmp	r1, r4
   82c76:	f000 80a8 	beq.w	82dca <_malloc_r+0x1b2>
   82c7a:	6863      	ldr	r3, [r4, #4]
   82c7c:	f023 0303 	bic.w	r3, r3, #3
   82c80:	1b5a      	subs	r2, r3, r5
   82c82:	2a0f      	cmp	r2, #15
   82c84:	ddf2      	ble.n	82c6c <_malloc_r+0x54>
   82c86:	49b4      	ldr	r1, [pc, #720]	; (82f58 <_malloc_r+0x340>)
   82c88:	693c      	ldr	r4, [r7, #16]
   82c8a:	f101 0e08 	add.w	lr, r1, #8
   82c8e:	4574      	cmp	r4, lr
   82c90:	f000 81a8 	beq.w	82fe4 <_malloc_r+0x3cc>
   82c94:	6863      	ldr	r3, [r4, #4]
   82c96:	f023 0303 	bic.w	r3, r3, #3
   82c9a:	1b5a      	subs	r2, r3, r5
   82c9c:	2a0f      	cmp	r2, #15
   82c9e:	f300 818e 	bgt.w	82fbe <_malloc_r+0x3a6>
   82ca2:	2a00      	cmp	r2, #0
   82ca4:	f8c1 e014 	str.w	lr, [r1, #20]
   82ca8:	f8c1 e010 	str.w	lr, [r1, #16]
   82cac:	f280 8093 	bge.w	82dd6 <_malloc_r+0x1be>
   82cb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82cb4:	f080 815c 	bcs.w	82f70 <_malloc_r+0x358>
   82cb8:	08db      	lsrs	r3, r3, #3
   82cba:	684a      	ldr	r2, [r1, #4]
   82cbc:	ea4f 09a3 	mov.w	r9, r3, asr #2
   82cc0:	f04f 0c01 	mov.w	ip, #1
   82cc4:	3301      	adds	r3, #1
   82cc6:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
   82cca:	fa0c f909 	lsl.w	r9, ip, r9
   82cce:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
   82cd2:	ea49 0202 	orr.w	r2, r9, r2
   82cd6:	f1ac 0c08 	sub.w	ip, ip, #8
   82cda:	f8c4 c00c 	str.w	ip, [r4, #12]
   82cde:	f8c4 8008 	str.w	r8, [r4, #8]
   82ce2:	604a      	str	r2, [r1, #4]
   82ce4:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   82ce8:	f8c8 400c 	str.w	r4, [r8, #12]
   82cec:	1083      	asrs	r3, r0, #2
   82cee:	2401      	movs	r4, #1
   82cf0:	409c      	lsls	r4, r3
   82cf2:	4294      	cmp	r4, r2
   82cf4:	d87c      	bhi.n	82df0 <_malloc_r+0x1d8>
   82cf6:	4214      	tst	r4, r2
   82cf8:	d106      	bne.n	82d08 <_malloc_r+0xf0>
   82cfa:	f020 0003 	bic.w	r0, r0, #3
   82cfe:	0064      	lsls	r4, r4, #1
   82d00:	4214      	tst	r4, r2
   82d02:	f100 0004 	add.w	r0, r0, #4
   82d06:	d0fa      	beq.n	82cfe <_malloc_r+0xe6>
   82d08:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   82d0c:	46cc      	mov	ip, r9
   82d0e:	4680      	mov	r8, r0
   82d10:	f8dc 100c 	ldr.w	r1, [ip, #12]
   82d14:	458c      	cmp	ip, r1
   82d16:	d107      	bne.n	82d28 <_malloc_r+0x110>
   82d18:	e166      	b.n	82fe8 <_malloc_r+0x3d0>
   82d1a:	2a00      	cmp	r2, #0
   82d1c:	f280 8174 	bge.w	83008 <_malloc_r+0x3f0>
   82d20:	68c9      	ldr	r1, [r1, #12]
   82d22:	458c      	cmp	ip, r1
   82d24:	f000 8160 	beq.w	82fe8 <_malloc_r+0x3d0>
   82d28:	684b      	ldr	r3, [r1, #4]
   82d2a:	f023 0303 	bic.w	r3, r3, #3
   82d2e:	1b5a      	subs	r2, r3, r5
   82d30:	2a0f      	cmp	r2, #15
   82d32:	ddf2      	ble.n	82d1a <_malloc_r+0x102>
   82d34:	460c      	mov	r4, r1
   82d36:	68cb      	ldr	r3, [r1, #12]
   82d38:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82d3c:	f045 0801 	orr.w	r8, r5, #1
   82d40:	f8c1 8004 	str.w	r8, [r1, #4]
   82d44:	440d      	add	r5, r1
   82d46:	f042 0101 	orr.w	r1, r2, #1
   82d4a:	f8cc 300c 	str.w	r3, [ip, #12]
   82d4e:	4630      	mov	r0, r6
   82d50:	f8c3 c008 	str.w	ip, [r3, #8]
   82d54:	617d      	str	r5, [r7, #20]
   82d56:	613d      	str	r5, [r7, #16]
   82d58:	f8c5 e00c 	str.w	lr, [r5, #12]
   82d5c:	f8c5 e008 	str.w	lr, [r5, #8]
   82d60:	6069      	str	r1, [r5, #4]
   82d62:	50aa      	str	r2, [r5, r2]
   82d64:	f000 fa06 	bl	83174 <__malloc_unlock>
   82d68:	e01f      	b.n	82daa <_malloc_r+0x192>
   82d6a:	2910      	cmp	r1, #16
   82d6c:	d821      	bhi.n	82db2 <_malloc_r+0x19a>
   82d6e:	f000 f9ff 	bl	83170 <__malloc_lock>
   82d72:	2510      	movs	r5, #16
   82d74:	2306      	movs	r3, #6
   82d76:	2002      	movs	r0, #2
   82d78:	4f77      	ldr	r7, [pc, #476]	; (82f58 <_malloc_r+0x340>)
   82d7a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   82d7e:	685c      	ldr	r4, [r3, #4]
   82d80:	f1a3 0208 	sub.w	r2, r3, #8
   82d84:	4294      	cmp	r4, r2
   82d86:	f000 8138 	beq.w	82ffa <_malloc_r+0x3e2>
   82d8a:	6863      	ldr	r3, [r4, #4]
   82d8c:	68e1      	ldr	r1, [r4, #12]
   82d8e:	f023 0303 	bic.w	r3, r3, #3
   82d92:	4423      	add	r3, r4
   82d94:	685a      	ldr	r2, [r3, #4]
   82d96:	68a5      	ldr	r5, [r4, #8]
   82d98:	f042 0201 	orr.w	r2, r2, #1
   82d9c:	60e9      	str	r1, [r5, #12]
   82d9e:	4630      	mov	r0, r6
   82da0:	608d      	str	r5, [r1, #8]
   82da2:	605a      	str	r2, [r3, #4]
   82da4:	f000 f9e6 	bl	83174 <__malloc_unlock>
   82da8:	3408      	adds	r4, #8
   82daa:	4620      	mov	r0, r4
   82dac:	b003      	add	sp, #12
   82dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82db2:	2400      	movs	r4, #0
   82db4:	4620      	mov	r0, r4
   82db6:	230c      	movs	r3, #12
   82db8:	6033      	str	r3, [r6, #0]
   82dba:	b003      	add	sp, #12
   82dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82dc0:	2180      	movs	r1, #128	; 0x80
   82dc2:	f04f 0e40 	mov.w	lr, #64	; 0x40
   82dc6:	203f      	movs	r0, #63	; 0x3f
   82dc8:	e748      	b.n	82c5c <_malloc_r+0x44>
   82dca:	4670      	mov	r0, lr
   82dcc:	e75b      	b.n	82c86 <_malloc_r+0x6e>
   82dce:	4423      	add	r3, r4
   82dd0:	685a      	ldr	r2, [r3, #4]
   82dd2:	68e1      	ldr	r1, [r4, #12]
   82dd4:	e7df      	b.n	82d96 <_malloc_r+0x17e>
   82dd6:	4423      	add	r3, r4
   82dd8:	685a      	ldr	r2, [r3, #4]
   82dda:	4630      	mov	r0, r6
   82ddc:	f042 0201 	orr.w	r2, r2, #1
   82de0:	605a      	str	r2, [r3, #4]
   82de2:	3408      	adds	r4, #8
   82de4:	f000 f9c6 	bl	83174 <__malloc_unlock>
   82de8:	4620      	mov	r0, r4
   82dea:	b003      	add	sp, #12
   82dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82df0:	68bc      	ldr	r4, [r7, #8]
   82df2:	6863      	ldr	r3, [r4, #4]
   82df4:	f023 0803 	bic.w	r8, r3, #3
   82df8:	45a8      	cmp	r8, r5
   82dfa:	d304      	bcc.n	82e06 <_malloc_r+0x1ee>
   82dfc:	ebc5 0308 	rsb	r3, r5, r8
   82e00:	2b0f      	cmp	r3, #15
   82e02:	f300 808c 	bgt.w	82f1e <_malloc_r+0x306>
   82e06:	4b55      	ldr	r3, [pc, #340]	; (82f5c <_malloc_r+0x344>)
   82e08:	f8df 9160 	ldr.w	r9, [pc, #352]	; 82f6c <_malloc_r+0x354>
   82e0c:	681a      	ldr	r2, [r3, #0]
   82e0e:	f8d9 3000 	ldr.w	r3, [r9]
   82e12:	442a      	add	r2, r5
   82e14:	3301      	adds	r3, #1
   82e16:	eb04 0a08 	add.w	sl, r4, r8
   82e1a:	f000 8160 	beq.w	830de <_malloc_r+0x4c6>
   82e1e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   82e22:	320f      	adds	r2, #15
   82e24:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   82e28:	f022 020f 	bic.w	r2, r2, #15
   82e2c:	4611      	mov	r1, r2
   82e2e:	4630      	mov	r0, r6
   82e30:	9201      	str	r2, [sp, #4]
   82e32:	f000 f9a1 	bl	83178 <_sbrk_r>
   82e36:	f1b0 3fff 	cmp.w	r0, #4294967295
   82e3a:	4683      	mov	fp, r0
   82e3c:	9a01      	ldr	r2, [sp, #4]
   82e3e:	f000 8158 	beq.w	830f2 <_malloc_r+0x4da>
   82e42:	4582      	cmp	sl, r0
   82e44:	f200 80fc 	bhi.w	83040 <_malloc_r+0x428>
   82e48:	4b45      	ldr	r3, [pc, #276]	; (82f60 <_malloc_r+0x348>)
   82e4a:	45da      	cmp	sl, fp
   82e4c:	6819      	ldr	r1, [r3, #0]
   82e4e:	4411      	add	r1, r2
   82e50:	6019      	str	r1, [r3, #0]
   82e52:	f000 8153 	beq.w	830fc <_malloc_r+0x4e4>
   82e56:	f8d9 0000 	ldr.w	r0, [r9]
   82e5a:	f8df e110 	ldr.w	lr, [pc, #272]	; 82f6c <_malloc_r+0x354>
   82e5e:	3001      	adds	r0, #1
   82e60:	bf1b      	ittet	ne
   82e62:	ebca 0a0b 	rsbne	sl, sl, fp
   82e66:	4451      	addne	r1, sl
   82e68:	f8ce b000 	streq.w	fp, [lr]
   82e6c:	6019      	strne	r1, [r3, #0]
   82e6e:	f01b 0107 	ands.w	r1, fp, #7
   82e72:	f000 8117 	beq.w	830a4 <_malloc_r+0x48c>
   82e76:	f1c1 0008 	rsb	r0, r1, #8
   82e7a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   82e7e:	4483      	add	fp, r0
   82e80:	3108      	adds	r1, #8
   82e82:	445a      	add	r2, fp
   82e84:	f3c2 020b 	ubfx	r2, r2, #0, #12
   82e88:	ebc2 0901 	rsb	r9, r2, r1
   82e8c:	4649      	mov	r1, r9
   82e8e:	4630      	mov	r0, r6
   82e90:	9301      	str	r3, [sp, #4]
   82e92:	f000 f971 	bl	83178 <_sbrk_r>
   82e96:	1c43      	adds	r3, r0, #1
   82e98:	9b01      	ldr	r3, [sp, #4]
   82e9a:	f000 813f 	beq.w	8311c <_malloc_r+0x504>
   82e9e:	ebcb 0200 	rsb	r2, fp, r0
   82ea2:	444a      	add	r2, r9
   82ea4:	f042 0201 	orr.w	r2, r2, #1
   82ea8:	6819      	ldr	r1, [r3, #0]
   82eaa:	42bc      	cmp	r4, r7
   82eac:	4449      	add	r1, r9
   82eae:	f8c7 b008 	str.w	fp, [r7, #8]
   82eb2:	6019      	str	r1, [r3, #0]
   82eb4:	f8cb 2004 	str.w	r2, [fp, #4]
   82eb8:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 82f60 <_malloc_r+0x348>
   82ebc:	d016      	beq.n	82eec <_malloc_r+0x2d4>
   82ebe:	f1b8 0f0f 	cmp.w	r8, #15
   82ec2:	f240 80fd 	bls.w	830c0 <_malloc_r+0x4a8>
   82ec6:	6862      	ldr	r2, [r4, #4]
   82ec8:	f1a8 030c 	sub.w	r3, r8, #12
   82ecc:	f023 0307 	bic.w	r3, r3, #7
   82ed0:	f002 0201 	and.w	r2, r2, #1
   82ed4:	18e0      	adds	r0, r4, r3
   82ed6:	f04f 0e05 	mov.w	lr, #5
   82eda:	431a      	orrs	r2, r3
   82edc:	2b0f      	cmp	r3, #15
   82ede:	6062      	str	r2, [r4, #4]
   82ee0:	f8c0 e004 	str.w	lr, [r0, #4]
   82ee4:	f8c0 e008 	str.w	lr, [r0, #8]
   82ee8:	f200 811c 	bhi.w	83124 <_malloc_r+0x50c>
   82eec:	4b1d      	ldr	r3, [pc, #116]	; (82f64 <_malloc_r+0x34c>)
   82eee:	68bc      	ldr	r4, [r7, #8]
   82ef0:	681a      	ldr	r2, [r3, #0]
   82ef2:	4291      	cmp	r1, r2
   82ef4:	bf88      	it	hi
   82ef6:	6019      	strhi	r1, [r3, #0]
   82ef8:	4b1b      	ldr	r3, [pc, #108]	; (82f68 <_malloc_r+0x350>)
   82efa:	681a      	ldr	r2, [r3, #0]
   82efc:	4291      	cmp	r1, r2
   82efe:	6862      	ldr	r2, [r4, #4]
   82f00:	bf88      	it	hi
   82f02:	6019      	strhi	r1, [r3, #0]
   82f04:	f022 0203 	bic.w	r2, r2, #3
   82f08:	4295      	cmp	r5, r2
   82f0a:	eba2 0305 	sub.w	r3, r2, r5
   82f0e:	d801      	bhi.n	82f14 <_malloc_r+0x2fc>
   82f10:	2b0f      	cmp	r3, #15
   82f12:	dc04      	bgt.n	82f1e <_malloc_r+0x306>
   82f14:	4630      	mov	r0, r6
   82f16:	f000 f92d 	bl	83174 <__malloc_unlock>
   82f1a:	2400      	movs	r4, #0
   82f1c:	e745      	b.n	82daa <_malloc_r+0x192>
   82f1e:	f045 0201 	orr.w	r2, r5, #1
   82f22:	f043 0301 	orr.w	r3, r3, #1
   82f26:	4425      	add	r5, r4
   82f28:	6062      	str	r2, [r4, #4]
   82f2a:	4630      	mov	r0, r6
   82f2c:	60bd      	str	r5, [r7, #8]
   82f2e:	3408      	adds	r4, #8
   82f30:	606b      	str	r3, [r5, #4]
   82f32:	f000 f91f 	bl	83174 <__malloc_unlock>
   82f36:	4620      	mov	r0, r4
   82f38:	b003      	add	sp, #12
   82f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f3e:	2b14      	cmp	r3, #20
   82f40:	d971      	bls.n	83026 <_malloc_r+0x40e>
   82f42:	2b54      	cmp	r3, #84	; 0x54
   82f44:	f200 80a4 	bhi.w	83090 <_malloc_r+0x478>
   82f48:	0b28      	lsrs	r0, r5, #12
   82f4a:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
   82f4e:	ea4f 014e 	mov.w	r1, lr, lsl #1
   82f52:	306e      	adds	r0, #110	; 0x6e
   82f54:	e682      	b.n	82c5c <_malloc_r+0x44>
   82f56:	bf00      	nop
   82f58:	2007055c 	.word	0x2007055c
   82f5c:	20070994 	.word	0x20070994
   82f60:	20070998 	.word	0x20070998
   82f64:	20070990 	.word	0x20070990
   82f68:	2007098c 	.word	0x2007098c
   82f6c:	20070968 	.word	0x20070968
   82f70:	0a5a      	lsrs	r2, r3, #9
   82f72:	2a04      	cmp	r2, #4
   82f74:	d95e      	bls.n	83034 <_malloc_r+0x41c>
   82f76:	2a14      	cmp	r2, #20
   82f78:	f200 80b3 	bhi.w	830e2 <_malloc_r+0x4ca>
   82f7c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   82f80:	0049      	lsls	r1, r1, #1
   82f82:	325b      	adds	r2, #91	; 0x5b
   82f84:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
   82f88:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
   82f8c:	f1ac 0c08 	sub.w	ip, ip, #8
   82f90:	458c      	cmp	ip, r1
   82f92:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 8316c <_malloc_r+0x554>
   82f96:	f000 8088 	beq.w	830aa <_malloc_r+0x492>
   82f9a:	684a      	ldr	r2, [r1, #4]
   82f9c:	f022 0203 	bic.w	r2, r2, #3
   82fa0:	4293      	cmp	r3, r2
   82fa2:	d202      	bcs.n	82faa <_malloc_r+0x392>
   82fa4:	6889      	ldr	r1, [r1, #8]
   82fa6:	458c      	cmp	ip, r1
   82fa8:	d1f7      	bne.n	82f9a <_malloc_r+0x382>
   82faa:	f8d1 c00c 	ldr.w	ip, [r1, #12]
   82fae:	687a      	ldr	r2, [r7, #4]
   82fb0:	f8c4 c00c 	str.w	ip, [r4, #12]
   82fb4:	60a1      	str	r1, [r4, #8]
   82fb6:	f8cc 4008 	str.w	r4, [ip, #8]
   82fba:	60cc      	str	r4, [r1, #12]
   82fbc:	e696      	b.n	82cec <_malloc_r+0xd4>
   82fbe:	f045 0701 	orr.w	r7, r5, #1
   82fc2:	f042 0301 	orr.w	r3, r2, #1
   82fc6:	4425      	add	r5, r4
   82fc8:	6067      	str	r7, [r4, #4]
   82fca:	4630      	mov	r0, r6
   82fcc:	614d      	str	r5, [r1, #20]
   82fce:	610d      	str	r5, [r1, #16]
   82fd0:	f8c5 e00c 	str.w	lr, [r5, #12]
   82fd4:	f8c5 e008 	str.w	lr, [r5, #8]
   82fd8:	606b      	str	r3, [r5, #4]
   82fda:	50aa      	str	r2, [r5, r2]
   82fdc:	3408      	adds	r4, #8
   82fde:	f000 f8c9 	bl	83174 <__malloc_unlock>
   82fe2:	e6e2      	b.n	82daa <_malloc_r+0x192>
   82fe4:	684a      	ldr	r2, [r1, #4]
   82fe6:	e681      	b.n	82cec <_malloc_r+0xd4>
   82fe8:	f108 0801 	add.w	r8, r8, #1
   82fec:	f018 0f03 	tst.w	r8, #3
   82ff0:	f10c 0c08 	add.w	ip, ip, #8
   82ff4:	f47f ae8c 	bne.w	82d10 <_malloc_r+0xf8>
   82ff8:	e030      	b.n	8305c <_malloc_r+0x444>
   82ffa:	68dc      	ldr	r4, [r3, #12]
   82ffc:	42a3      	cmp	r3, r4
   82ffe:	bf08      	it	eq
   83000:	3002      	addeq	r0, #2
   83002:	f43f ae40 	beq.w	82c86 <_malloc_r+0x6e>
   83006:	e6c0      	b.n	82d8a <_malloc_r+0x172>
   83008:	460c      	mov	r4, r1
   8300a:	440b      	add	r3, r1
   8300c:	685a      	ldr	r2, [r3, #4]
   8300e:	68c9      	ldr	r1, [r1, #12]
   83010:	f854 5f08 	ldr.w	r5, [r4, #8]!
   83014:	f042 0201 	orr.w	r2, r2, #1
   83018:	605a      	str	r2, [r3, #4]
   8301a:	4630      	mov	r0, r6
   8301c:	60e9      	str	r1, [r5, #12]
   8301e:	608d      	str	r5, [r1, #8]
   83020:	f000 f8a8 	bl	83174 <__malloc_unlock>
   83024:	e6c1      	b.n	82daa <_malloc_r+0x192>
   83026:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
   8302a:	f103 005b 	add.w	r0, r3, #91	; 0x5b
   8302e:	ea4f 014e 	mov.w	r1, lr, lsl #1
   83032:	e613      	b.n	82c5c <_malloc_r+0x44>
   83034:	099a      	lsrs	r2, r3, #6
   83036:	f102 0139 	add.w	r1, r2, #57	; 0x39
   8303a:	0049      	lsls	r1, r1, #1
   8303c:	3238      	adds	r2, #56	; 0x38
   8303e:	e7a1      	b.n	82f84 <_malloc_r+0x36c>
   83040:	42bc      	cmp	r4, r7
   83042:	4b4a      	ldr	r3, [pc, #296]	; (8316c <_malloc_r+0x554>)
   83044:	f43f af00 	beq.w	82e48 <_malloc_r+0x230>
   83048:	689c      	ldr	r4, [r3, #8]
   8304a:	6862      	ldr	r2, [r4, #4]
   8304c:	f022 0203 	bic.w	r2, r2, #3
   83050:	e75a      	b.n	82f08 <_malloc_r+0x2f0>
   83052:	f859 3908 	ldr.w	r3, [r9], #-8
   83056:	4599      	cmp	r9, r3
   83058:	f040 8082 	bne.w	83160 <_malloc_r+0x548>
   8305c:	f010 0f03 	tst.w	r0, #3
   83060:	f100 30ff 	add.w	r0, r0, #4294967295
   83064:	d1f5      	bne.n	83052 <_malloc_r+0x43a>
   83066:	687b      	ldr	r3, [r7, #4]
   83068:	ea23 0304 	bic.w	r3, r3, r4
   8306c:	607b      	str	r3, [r7, #4]
   8306e:	0064      	lsls	r4, r4, #1
   83070:	429c      	cmp	r4, r3
   83072:	f63f aebd 	bhi.w	82df0 <_malloc_r+0x1d8>
   83076:	2c00      	cmp	r4, #0
   83078:	f43f aeba 	beq.w	82df0 <_malloc_r+0x1d8>
   8307c:	421c      	tst	r4, r3
   8307e:	4640      	mov	r0, r8
   83080:	f47f ae42 	bne.w	82d08 <_malloc_r+0xf0>
   83084:	0064      	lsls	r4, r4, #1
   83086:	421c      	tst	r4, r3
   83088:	f100 0004 	add.w	r0, r0, #4
   8308c:	d0fa      	beq.n	83084 <_malloc_r+0x46c>
   8308e:	e63b      	b.n	82d08 <_malloc_r+0xf0>
   83090:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83094:	d818      	bhi.n	830c8 <_malloc_r+0x4b0>
   83096:	0be8      	lsrs	r0, r5, #15
   83098:	f100 0e78 	add.w	lr, r0, #120	; 0x78
   8309c:	ea4f 014e 	mov.w	r1, lr, lsl #1
   830a0:	3077      	adds	r0, #119	; 0x77
   830a2:	e5db      	b.n	82c5c <_malloc_r+0x44>
   830a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   830a8:	e6eb      	b.n	82e82 <_malloc_r+0x26a>
   830aa:	2101      	movs	r1, #1
   830ac:	f8d8 3004 	ldr.w	r3, [r8, #4]
   830b0:	1092      	asrs	r2, r2, #2
   830b2:	fa01 f202 	lsl.w	r2, r1, r2
   830b6:	431a      	orrs	r2, r3
   830b8:	f8c8 2004 	str.w	r2, [r8, #4]
   830bc:	4661      	mov	r1, ip
   830be:	e777      	b.n	82fb0 <_malloc_r+0x398>
   830c0:	2301      	movs	r3, #1
   830c2:	f8cb 3004 	str.w	r3, [fp, #4]
   830c6:	e725      	b.n	82f14 <_malloc_r+0x2fc>
   830c8:	f240 5254 	movw	r2, #1364	; 0x554
   830cc:	4293      	cmp	r3, r2
   830ce:	d820      	bhi.n	83112 <_malloc_r+0x4fa>
   830d0:	0ca8      	lsrs	r0, r5, #18
   830d2:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
   830d6:	ea4f 014e 	mov.w	r1, lr, lsl #1
   830da:	307c      	adds	r0, #124	; 0x7c
   830dc:	e5be      	b.n	82c5c <_malloc_r+0x44>
   830de:	3210      	adds	r2, #16
   830e0:	e6a4      	b.n	82e2c <_malloc_r+0x214>
   830e2:	2a54      	cmp	r2, #84	; 0x54
   830e4:	d826      	bhi.n	83134 <_malloc_r+0x51c>
   830e6:	0b1a      	lsrs	r2, r3, #12
   830e8:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   830ec:	0049      	lsls	r1, r1, #1
   830ee:	326e      	adds	r2, #110	; 0x6e
   830f0:	e748      	b.n	82f84 <_malloc_r+0x36c>
   830f2:	68bc      	ldr	r4, [r7, #8]
   830f4:	6862      	ldr	r2, [r4, #4]
   830f6:	f022 0203 	bic.w	r2, r2, #3
   830fa:	e705      	b.n	82f08 <_malloc_r+0x2f0>
   830fc:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83100:	2800      	cmp	r0, #0
   83102:	f47f aea8 	bne.w	82e56 <_malloc_r+0x23e>
   83106:	4442      	add	r2, r8
   83108:	68bb      	ldr	r3, [r7, #8]
   8310a:	f042 0201 	orr.w	r2, r2, #1
   8310e:	605a      	str	r2, [r3, #4]
   83110:	e6ec      	b.n	82eec <_malloc_r+0x2d4>
   83112:	21fe      	movs	r1, #254	; 0xfe
   83114:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
   83118:	207e      	movs	r0, #126	; 0x7e
   8311a:	e59f      	b.n	82c5c <_malloc_r+0x44>
   8311c:	2201      	movs	r2, #1
   8311e:	f04f 0900 	mov.w	r9, #0
   83122:	e6c1      	b.n	82ea8 <_malloc_r+0x290>
   83124:	f104 0108 	add.w	r1, r4, #8
   83128:	4630      	mov	r0, r6
   8312a:	f000 f8a9 	bl	83280 <_free_r>
   8312e:	f8d9 1000 	ldr.w	r1, [r9]
   83132:	e6db      	b.n	82eec <_malloc_r+0x2d4>
   83134:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83138:	d805      	bhi.n	83146 <_malloc_r+0x52e>
   8313a:	0bda      	lsrs	r2, r3, #15
   8313c:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83140:	0049      	lsls	r1, r1, #1
   83142:	3277      	adds	r2, #119	; 0x77
   83144:	e71e      	b.n	82f84 <_malloc_r+0x36c>
   83146:	f240 5154 	movw	r1, #1364	; 0x554
   8314a:	428a      	cmp	r2, r1
   8314c:	d805      	bhi.n	8315a <_malloc_r+0x542>
   8314e:	0c9a      	lsrs	r2, r3, #18
   83150:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   83154:	0049      	lsls	r1, r1, #1
   83156:	327c      	adds	r2, #124	; 0x7c
   83158:	e714      	b.n	82f84 <_malloc_r+0x36c>
   8315a:	21fe      	movs	r1, #254	; 0xfe
   8315c:	227e      	movs	r2, #126	; 0x7e
   8315e:	e711      	b.n	82f84 <_malloc_r+0x36c>
   83160:	687b      	ldr	r3, [r7, #4]
   83162:	e784      	b.n	8306e <_malloc_r+0x456>
   83164:	08e8      	lsrs	r0, r5, #3
   83166:	1c43      	adds	r3, r0, #1
   83168:	005b      	lsls	r3, r3, #1
   8316a:	e605      	b.n	82d78 <_malloc_r+0x160>
   8316c:	2007055c 	.word	0x2007055c

00083170 <__malloc_lock>:
   83170:	4770      	bx	lr
   83172:	bf00      	nop

00083174 <__malloc_unlock>:
   83174:	4770      	bx	lr
   83176:	bf00      	nop

00083178 <_sbrk_r>:
   83178:	b538      	push	{r3, r4, r5, lr}
   8317a:	4c07      	ldr	r4, [pc, #28]	; (83198 <_sbrk_r+0x20>)
   8317c:	2300      	movs	r3, #0
   8317e:	4605      	mov	r5, r0
   83180:	4608      	mov	r0, r1
   83182:	6023      	str	r3, [r4, #0]
   83184:	f7fd fd2c 	bl	80be0 <_sbrk>
   83188:	1c43      	adds	r3, r0, #1
   8318a:	d000      	beq.n	8318e <_sbrk_r+0x16>
   8318c:	bd38      	pop	{r3, r4, r5, pc}
   8318e:	6823      	ldr	r3, [r4, #0]
   83190:	2b00      	cmp	r3, #0
   83192:	d0fb      	beq.n	8318c <_sbrk_r+0x14>
   83194:	602b      	str	r3, [r5, #0]
   83196:	bd38      	pop	{r3, r4, r5, pc}
   83198:	2007219c 	.word	0x2007219c

0008319c <register_fini>:
   8319c:	4b02      	ldr	r3, [pc, #8]	; (831a8 <register_fini+0xc>)
   8319e:	b113      	cbz	r3, 831a6 <register_fini+0xa>
   831a0:	4802      	ldr	r0, [pc, #8]	; (831ac <register_fini+0x10>)
   831a2:	f000 b805 	b.w	831b0 <atexit>
   831a6:	4770      	bx	lr
   831a8:	00000000 	.word	0x00000000
   831ac:	000831bd 	.word	0x000831bd

000831b0 <atexit>:
   831b0:	2300      	movs	r3, #0
   831b2:	4601      	mov	r1, r0
   831b4:	461a      	mov	r2, r3
   831b6:	4618      	mov	r0, r3
   831b8:	f000 b94a 	b.w	83450 <__register_exitproc>

000831bc <__libc_fini_array>:
   831bc:	b538      	push	{r3, r4, r5, lr}
   831be:	4d07      	ldr	r5, [pc, #28]	; (831dc <__libc_fini_array+0x20>)
   831c0:	4c07      	ldr	r4, [pc, #28]	; (831e0 <__libc_fini_array+0x24>)
   831c2:	1b2c      	subs	r4, r5, r4
   831c4:	10a4      	asrs	r4, r4, #2
   831c6:	d005      	beq.n	831d4 <__libc_fini_array+0x18>
   831c8:	3c01      	subs	r4, #1
   831ca:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   831ce:	4798      	blx	r3
   831d0:	2c00      	cmp	r4, #0
   831d2:	d1f9      	bne.n	831c8 <__libc_fini_array+0xc>
   831d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   831d8:	f000 ba3e 	b.w	83658 <_fini>
   831dc:	00083668 	.word	0x00083668
   831e0:	00083664 	.word	0x00083664

000831e4 <_malloc_trim_r>:
   831e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   831e6:	460c      	mov	r4, r1
   831e8:	4f22      	ldr	r7, [pc, #136]	; (83274 <_malloc_trim_r+0x90>)
   831ea:	4606      	mov	r6, r0
   831ec:	f7ff ffc0 	bl	83170 <__malloc_lock>
   831f0:	68bb      	ldr	r3, [r7, #8]
   831f2:	685d      	ldr	r5, [r3, #4]
   831f4:	f025 0503 	bic.w	r5, r5, #3
   831f8:	1b29      	subs	r1, r5, r4
   831fa:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   831fe:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   83202:	f021 010f 	bic.w	r1, r1, #15
   83206:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   8320a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   8320e:	db07      	blt.n	83220 <_malloc_trim_r+0x3c>
   83210:	2100      	movs	r1, #0
   83212:	4630      	mov	r0, r6
   83214:	f7ff ffb0 	bl	83178 <_sbrk_r>
   83218:	68bb      	ldr	r3, [r7, #8]
   8321a:	442b      	add	r3, r5
   8321c:	4298      	cmp	r0, r3
   8321e:	d004      	beq.n	8322a <_malloc_trim_r+0x46>
   83220:	4630      	mov	r0, r6
   83222:	f7ff ffa7 	bl	83174 <__malloc_unlock>
   83226:	2000      	movs	r0, #0
   83228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8322a:	4261      	negs	r1, r4
   8322c:	4630      	mov	r0, r6
   8322e:	f7ff ffa3 	bl	83178 <_sbrk_r>
   83232:	3001      	adds	r0, #1
   83234:	d00d      	beq.n	83252 <_malloc_trim_r+0x6e>
   83236:	4b10      	ldr	r3, [pc, #64]	; (83278 <_malloc_trim_r+0x94>)
   83238:	68ba      	ldr	r2, [r7, #8]
   8323a:	6819      	ldr	r1, [r3, #0]
   8323c:	1b2d      	subs	r5, r5, r4
   8323e:	f045 0501 	orr.w	r5, r5, #1
   83242:	4630      	mov	r0, r6
   83244:	1b09      	subs	r1, r1, r4
   83246:	6055      	str	r5, [r2, #4]
   83248:	6019      	str	r1, [r3, #0]
   8324a:	f7ff ff93 	bl	83174 <__malloc_unlock>
   8324e:	2001      	movs	r0, #1
   83250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83252:	2100      	movs	r1, #0
   83254:	4630      	mov	r0, r6
   83256:	f7ff ff8f 	bl	83178 <_sbrk_r>
   8325a:	68ba      	ldr	r2, [r7, #8]
   8325c:	1a83      	subs	r3, r0, r2
   8325e:	2b0f      	cmp	r3, #15
   83260:	ddde      	ble.n	83220 <_malloc_trim_r+0x3c>
   83262:	4c06      	ldr	r4, [pc, #24]	; (8327c <_malloc_trim_r+0x98>)
   83264:	4904      	ldr	r1, [pc, #16]	; (83278 <_malloc_trim_r+0x94>)
   83266:	6824      	ldr	r4, [r4, #0]
   83268:	f043 0301 	orr.w	r3, r3, #1
   8326c:	1b00      	subs	r0, r0, r4
   8326e:	6053      	str	r3, [r2, #4]
   83270:	6008      	str	r0, [r1, #0]
   83272:	e7d5      	b.n	83220 <_malloc_trim_r+0x3c>
   83274:	2007055c 	.word	0x2007055c
   83278:	20070998 	.word	0x20070998
   8327c:	20070968 	.word	0x20070968

00083280 <_free_r>:
   83280:	2900      	cmp	r1, #0
   83282:	d045      	beq.n	83310 <_free_r+0x90>
   83284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83288:	460d      	mov	r5, r1
   8328a:	4680      	mov	r8, r0
   8328c:	f7ff ff70 	bl	83170 <__malloc_lock>
   83290:	f855 7c04 	ldr.w	r7, [r5, #-4]
   83294:	496a      	ldr	r1, [pc, #424]	; (83440 <_free_r+0x1c0>)
   83296:	f1a5 0408 	sub.w	r4, r5, #8
   8329a:	f027 0301 	bic.w	r3, r7, #1
   8329e:	18e2      	adds	r2, r4, r3
   832a0:	688e      	ldr	r6, [r1, #8]
   832a2:	6850      	ldr	r0, [r2, #4]
   832a4:	42b2      	cmp	r2, r6
   832a6:	f020 0003 	bic.w	r0, r0, #3
   832aa:	d062      	beq.n	83372 <_free_r+0xf2>
   832ac:	07fe      	lsls	r6, r7, #31
   832ae:	6050      	str	r0, [r2, #4]
   832b0:	d40b      	bmi.n	832ca <_free_r+0x4a>
   832b2:	f855 7c08 	ldr.w	r7, [r5, #-8]
   832b6:	f101 0e08 	add.w	lr, r1, #8
   832ba:	1be4      	subs	r4, r4, r7
   832bc:	68a5      	ldr	r5, [r4, #8]
   832be:	443b      	add	r3, r7
   832c0:	4575      	cmp	r5, lr
   832c2:	d06f      	beq.n	833a4 <_free_r+0x124>
   832c4:	68e7      	ldr	r7, [r4, #12]
   832c6:	60ef      	str	r7, [r5, #12]
   832c8:	60bd      	str	r5, [r7, #8]
   832ca:	1815      	adds	r5, r2, r0
   832cc:	686d      	ldr	r5, [r5, #4]
   832ce:	07ed      	lsls	r5, r5, #31
   832d0:	d542      	bpl.n	83358 <_free_r+0xd8>
   832d2:	f043 0201 	orr.w	r2, r3, #1
   832d6:	6062      	str	r2, [r4, #4]
   832d8:	50e3      	str	r3, [r4, r3]
   832da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   832de:	d218      	bcs.n	83312 <_free_r+0x92>
   832e0:	08db      	lsrs	r3, r3, #3
   832e2:	6848      	ldr	r0, [r1, #4]
   832e4:	109d      	asrs	r5, r3, #2
   832e6:	2201      	movs	r2, #1
   832e8:	3301      	adds	r3, #1
   832ea:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   832ee:	fa02 f505 	lsl.w	r5, r2, r5
   832f2:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
   832f6:	4328      	orrs	r0, r5
   832f8:	3a08      	subs	r2, #8
   832fa:	60e2      	str	r2, [r4, #12]
   832fc:	60a7      	str	r7, [r4, #8]
   832fe:	6048      	str	r0, [r1, #4]
   83300:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   83304:	60fc      	str	r4, [r7, #12]
   83306:	4640      	mov	r0, r8
   83308:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8330c:	f7ff bf32 	b.w	83174 <__malloc_unlock>
   83310:	4770      	bx	lr
   83312:	0a5a      	lsrs	r2, r3, #9
   83314:	2a04      	cmp	r2, #4
   83316:	d853      	bhi.n	833c0 <_free_r+0x140>
   83318:	099a      	lsrs	r2, r3, #6
   8331a:	f102 0739 	add.w	r7, r2, #57	; 0x39
   8331e:	007f      	lsls	r7, r7, #1
   83320:	f102 0538 	add.w	r5, r2, #56	; 0x38
   83324:	eb01 0087 	add.w	r0, r1, r7, lsl #2
   83328:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
   8332c:	3808      	subs	r0, #8
   8332e:	4290      	cmp	r0, r2
   83330:	4943      	ldr	r1, [pc, #268]	; (83440 <_free_r+0x1c0>)
   83332:	d04d      	beq.n	833d0 <_free_r+0x150>
   83334:	6851      	ldr	r1, [r2, #4]
   83336:	f021 0103 	bic.w	r1, r1, #3
   8333a:	428b      	cmp	r3, r1
   8333c:	d202      	bcs.n	83344 <_free_r+0xc4>
   8333e:	6892      	ldr	r2, [r2, #8]
   83340:	4290      	cmp	r0, r2
   83342:	d1f7      	bne.n	83334 <_free_r+0xb4>
   83344:	68d0      	ldr	r0, [r2, #12]
   83346:	60e0      	str	r0, [r4, #12]
   83348:	60a2      	str	r2, [r4, #8]
   8334a:	6084      	str	r4, [r0, #8]
   8334c:	60d4      	str	r4, [r2, #12]
   8334e:	4640      	mov	r0, r8
   83350:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83354:	f7ff bf0e 	b.w	83174 <__malloc_unlock>
   83358:	6895      	ldr	r5, [r2, #8]
   8335a:	4f3a      	ldr	r7, [pc, #232]	; (83444 <_free_r+0x1c4>)
   8335c:	4403      	add	r3, r0
   8335e:	42bd      	cmp	r5, r7
   83360:	d03f      	beq.n	833e2 <_free_r+0x162>
   83362:	68d0      	ldr	r0, [r2, #12]
   83364:	f043 0201 	orr.w	r2, r3, #1
   83368:	60e8      	str	r0, [r5, #12]
   8336a:	6085      	str	r5, [r0, #8]
   8336c:	6062      	str	r2, [r4, #4]
   8336e:	50e3      	str	r3, [r4, r3]
   83370:	e7b3      	b.n	832da <_free_r+0x5a>
   83372:	07ff      	lsls	r7, r7, #31
   83374:	4403      	add	r3, r0
   83376:	d407      	bmi.n	83388 <_free_r+0x108>
   83378:	f855 5c08 	ldr.w	r5, [r5, #-8]
   8337c:	1b64      	subs	r4, r4, r5
   8337e:	68e2      	ldr	r2, [r4, #12]
   83380:	68a0      	ldr	r0, [r4, #8]
   83382:	442b      	add	r3, r5
   83384:	60c2      	str	r2, [r0, #12]
   83386:	6090      	str	r0, [r2, #8]
   83388:	4a2f      	ldr	r2, [pc, #188]	; (83448 <_free_r+0x1c8>)
   8338a:	f043 0001 	orr.w	r0, r3, #1
   8338e:	6812      	ldr	r2, [r2, #0]
   83390:	6060      	str	r0, [r4, #4]
   83392:	4293      	cmp	r3, r2
   83394:	608c      	str	r4, [r1, #8]
   83396:	d3b6      	bcc.n	83306 <_free_r+0x86>
   83398:	4b2c      	ldr	r3, [pc, #176]	; (8344c <_free_r+0x1cc>)
   8339a:	4640      	mov	r0, r8
   8339c:	6819      	ldr	r1, [r3, #0]
   8339e:	f7ff ff21 	bl	831e4 <_malloc_trim_r>
   833a2:	e7b0      	b.n	83306 <_free_r+0x86>
   833a4:	1811      	adds	r1, r2, r0
   833a6:	6849      	ldr	r1, [r1, #4]
   833a8:	07c9      	lsls	r1, r1, #31
   833aa:	d444      	bmi.n	83436 <_free_r+0x1b6>
   833ac:	6891      	ldr	r1, [r2, #8]
   833ae:	4403      	add	r3, r0
   833b0:	68d2      	ldr	r2, [r2, #12]
   833b2:	f043 0001 	orr.w	r0, r3, #1
   833b6:	60ca      	str	r2, [r1, #12]
   833b8:	6091      	str	r1, [r2, #8]
   833ba:	6060      	str	r0, [r4, #4]
   833bc:	50e3      	str	r3, [r4, r3]
   833be:	e7a2      	b.n	83306 <_free_r+0x86>
   833c0:	2a14      	cmp	r2, #20
   833c2:	d817      	bhi.n	833f4 <_free_r+0x174>
   833c4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   833c8:	007f      	lsls	r7, r7, #1
   833ca:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   833ce:	e7a9      	b.n	83324 <_free_r+0xa4>
   833d0:	10aa      	asrs	r2, r5, #2
   833d2:	684b      	ldr	r3, [r1, #4]
   833d4:	2501      	movs	r5, #1
   833d6:	fa05 f202 	lsl.w	r2, r5, r2
   833da:	4313      	orrs	r3, r2
   833dc:	604b      	str	r3, [r1, #4]
   833de:	4602      	mov	r2, r0
   833e0:	e7b1      	b.n	83346 <_free_r+0xc6>
   833e2:	f043 0201 	orr.w	r2, r3, #1
   833e6:	614c      	str	r4, [r1, #20]
   833e8:	610c      	str	r4, [r1, #16]
   833ea:	60e5      	str	r5, [r4, #12]
   833ec:	60a5      	str	r5, [r4, #8]
   833ee:	6062      	str	r2, [r4, #4]
   833f0:	50e3      	str	r3, [r4, r3]
   833f2:	e788      	b.n	83306 <_free_r+0x86>
   833f4:	2a54      	cmp	r2, #84	; 0x54
   833f6:	d806      	bhi.n	83406 <_free_r+0x186>
   833f8:	0b1a      	lsrs	r2, r3, #12
   833fa:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   833fe:	007f      	lsls	r7, r7, #1
   83400:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   83404:	e78e      	b.n	83324 <_free_r+0xa4>
   83406:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8340a:	d806      	bhi.n	8341a <_free_r+0x19a>
   8340c:	0bda      	lsrs	r2, r3, #15
   8340e:	f102 0778 	add.w	r7, r2, #120	; 0x78
   83412:	007f      	lsls	r7, r7, #1
   83414:	f102 0577 	add.w	r5, r2, #119	; 0x77
   83418:	e784      	b.n	83324 <_free_r+0xa4>
   8341a:	f240 5054 	movw	r0, #1364	; 0x554
   8341e:	4282      	cmp	r2, r0
   83420:	d806      	bhi.n	83430 <_free_r+0x1b0>
   83422:	0c9a      	lsrs	r2, r3, #18
   83424:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   83428:	007f      	lsls	r7, r7, #1
   8342a:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   8342e:	e779      	b.n	83324 <_free_r+0xa4>
   83430:	27fe      	movs	r7, #254	; 0xfe
   83432:	257e      	movs	r5, #126	; 0x7e
   83434:	e776      	b.n	83324 <_free_r+0xa4>
   83436:	f043 0201 	orr.w	r2, r3, #1
   8343a:	6062      	str	r2, [r4, #4]
   8343c:	50e3      	str	r3, [r4, r3]
   8343e:	e762      	b.n	83306 <_free_r+0x86>
   83440:	2007055c 	.word	0x2007055c
   83444:	20070564 	.word	0x20070564
   83448:	20070964 	.word	0x20070964
   8344c:	20070994 	.word	0x20070994

00083450 <__register_exitproc>:
   83450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83454:	4c25      	ldr	r4, [pc, #148]	; (834ec <__register_exitproc+0x9c>)
   83456:	4606      	mov	r6, r0
   83458:	6825      	ldr	r5, [r4, #0]
   8345a:	4688      	mov	r8, r1
   8345c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   83460:	4692      	mov	sl, r2
   83462:	4699      	mov	r9, r3
   83464:	b3c4      	cbz	r4, 834d8 <__register_exitproc+0x88>
   83466:	6860      	ldr	r0, [r4, #4]
   83468:	281f      	cmp	r0, #31
   8346a:	dc17      	bgt.n	8349c <__register_exitproc+0x4c>
   8346c:	1c41      	adds	r1, r0, #1
   8346e:	b176      	cbz	r6, 8348e <__register_exitproc+0x3e>
   83470:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   83474:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   83478:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   8347c:	2201      	movs	r2, #1
   8347e:	4082      	lsls	r2, r0
   83480:	4315      	orrs	r5, r2
   83482:	2e02      	cmp	r6, #2
   83484:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   83488:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   8348c:	d01e      	beq.n	834cc <__register_exitproc+0x7c>
   8348e:	1c83      	adds	r3, r0, #2
   83490:	6061      	str	r1, [r4, #4]
   83492:	2000      	movs	r0, #0
   83494:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   83498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8349c:	4b14      	ldr	r3, [pc, #80]	; (834f0 <__register_exitproc+0xa0>)
   8349e:	b303      	cbz	r3, 834e2 <__register_exitproc+0x92>
   834a0:	f44f 70c8 	mov.w	r0, #400	; 0x190
   834a4:	f7ff fbb0 	bl	82c08 <malloc>
   834a8:	4604      	mov	r4, r0
   834aa:	b1d0      	cbz	r0, 834e2 <__register_exitproc+0x92>
   834ac:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   834b0:	2700      	movs	r7, #0
   834b2:	e884 0088 	stmia.w	r4, {r3, r7}
   834b6:	4638      	mov	r0, r7
   834b8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   834bc:	2101      	movs	r1, #1
   834be:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   834c2:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   834c6:	2e00      	cmp	r6, #0
   834c8:	d0e1      	beq.n	8348e <__register_exitproc+0x3e>
   834ca:	e7d1      	b.n	83470 <__register_exitproc+0x20>
   834cc:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   834d0:	431a      	orrs	r2, r3
   834d2:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   834d6:	e7da      	b.n	8348e <__register_exitproc+0x3e>
   834d8:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   834dc:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   834e0:	e7c1      	b.n	83466 <__register_exitproc+0x16>
   834e2:	f04f 30ff 	mov.w	r0, #4294967295
   834e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   834ea:	bf00      	nop
   834ec:	00083640 	.word	0x00083640
   834f0:	00082c09 	.word	0x00082c09
   834f4:	46697754 	.word	0x46697754
   834f8:	746c7561 	.word	0x746c7561
   834fc:	0000203a 	.word	0x0000203a
   83500:	52504545 	.word	0x52504545
   83504:	46204d4f 	.word	0x46204d4f
   83508:	746c7561 	.word	0x746c7561
   8350c:	00000000 	.word	0x00000000
   83510:	4f525245 	.word	0x4f525245
   83514:	61632052 	.word	0x61632052
   83518:	7262696c 	.word	0x7262696c
   8351c:	6f697461 	.word	0x6f697461
   83520:	6576206e 	.word	0x6576206e
   83524:	726f7463 	.word	0x726f7463
   83528:	00000000 	.word	0x00000000
   8352c:	2050414d 	.word	0x2050414d
   83530:	68676948 	.word	0x68676948
   83534:	0000203a 	.word	0x0000203a
   83538:	2050414d 	.word	0x2050414d
   8353c:	3a776f4c 	.word	0x3a776f4c
   83540:	00000020 	.word	0x00000020
   83544:	20535054 	.word	0x20535054
   83548:	68676948 	.word	0x68676948
   8354c:	0000203a 	.word	0x0000203a
   83550:	20535054 	.word	0x20535054
   83554:	3a776f4c 	.word	0x3a776f4c
   83558:	00000020 	.word	0x00000020
   8355c:	3a544c43 	.word	0x3a544c43
   83560:	00000020 	.word	0x00000020
   83564:	3a544149 	.word	0x3a544149
   83568:	00000020 	.word	0x00000020
   8356c:	3a524641 	.word	0x3a524641
   83570:	00000020 	.word	0x00000020
   83574:	3a50414d 	.word	0x3a50414d
   83578:	00000020 	.word	0x00000020
   8357c:	3a535054 	.word	0x3a535054
   83580:	00000020 	.word	0x00000020
   83584:	3a4d5052 	.word	0x3a4d5052
   83588:	00000020 	.word	0x00000020
   8358c:	46495754 	.word	0x46495754
   83590:	746c7561 	.word	0x746c7561
   83594:	0000203a 	.word	0x0000203a
   83598:	6c657546 	.word	0x6c657546
   8359c:	6e6f4320 	.word	0x6e6f4320
   835a0:	203a7473 	.word	0x203a7473
   835a4:	00000000 	.word	0x00000000
   835a8:	65746641 	.word	0x65746641
   835ac:	61745372 	.word	0x61745372
   835b0:	6e457472 	.word	0x6e457472
   835b4:	68636972 	.word	0x68636972
   835b8:	3a746350 	.word	0x3a746350
   835bc:	00000020 	.word	0x00000020
   835c0:	65746641 	.word	0x65746641
   835c4:	61745372 	.word	0x61745372
   835c8:	6e457472 	.word	0x6e457472
   835cc:	68636972 	.word	0x68636972
   835d0:	6c637943 	.word	0x6c637943
   835d4:	203a7365 	.word	0x203a7365
   835d8:	00000000 	.word	0x00000000
   835dc:	6c6c696d 	.word	0x6c6c696d
   835e0:	203a7369 	.word	0x203a7369
   835e4:	00000000 	.word	0x00000000
   835e8:	00313030 	.word	0x00313030
   835ec:	68745552 	.word	0x68745552
   835f0:	7373656c 	.word	0x7373656c
   835f4:	2e315620 	.word	0x2e315620
   835f8:	6f462030 	.word	0x6f462030
   835fc:	6c756d72 	.word	0x6c756d72
   83600:	74532061 	.word	0x74532061
   83604:	6e656475 	.word	0x6e656475
   83608:	30322074 	.word	0x30322074
   8360c:	00003731 	.word	0x00003731
   83610:	65657073 	.word	0x65657073
   83614:	6e697564 	.word	0x6e697564
   83618:	0000006f 	.word	0x0000006f
   8361c:	07050604 	.word	0x07050604
   83620:	00050c00 	.word	0x00050c00
   83624:	74696e49 	.word	0x74696e49
   83628:	67656220 	.word	0x67656220
   8362c:	00006e69 	.word	0x00006e69
   83630:	74696e49 	.word	0x74696e49
   83634:	6e6f6420 	.word	0x6e6f6420
   83638:	00000065 	.word	0x00000065
   8363c:	00000043 	.word	0x00000043

00083640 <_global_impure_ptr>:
   83640:	20070130                                0.. 

00083644 <_init>:
   83644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83646:	bf00      	nop
   83648:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8364a:	bc08      	pop	{r3}
   8364c:	469e      	mov	lr, r3
   8364e:	4770      	bx	lr

00083650 <__init_array_start>:
   83650:	0008319d 	.word	0x0008319d

00083654 <__frame_dummy_init_array_entry>:
   83654:	00080119                                ....

00083658 <_fini>:
   83658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8365a:	bf00      	nop
   8365c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8365e:	bc08      	pop	{r3}
   83660:	469e      	mov	lr, r3
   83662:	4770      	bx	lr

00083664 <__fini_array_start>:
   83664:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007012c 	.word	0x2007012c

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <SystemCoreClock>:
2007012c:	003d0900                                ..=.

20070130 <impure_data>:
20070130:	00000000 2007041c 20070484 200704ec     ....... ... ... 
	...
20070164:	0008363c 00000000 00000000 00000000     <6..............
	...
200701d8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701e8:	0005deec 0000000b 00000000 00000000     ................
	...

20070558 <_impure_ptr>:
20070558:	20070130                                0.. 

2007055c <__malloc_av_>:
	...
20070564:	2007055c 2007055c 20070564 20070564     \.. \.. d.. d.. 
20070574:	2007056c 2007056c 20070574 20070574     l.. l.. t.. t.. 
20070584:	2007057c 2007057c 20070584 20070584     |.. |.. ... ... 
20070594:	2007058c 2007058c 20070594 20070594     ... ... ... ... 
200705a4:	2007059c 2007059c 200705a4 200705a4     ... ... ... ... 
200705b4:	200705ac 200705ac 200705b4 200705b4     ... ... ... ... 
200705c4:	200705bc 200705bc 200705c4 200705c4     ... ... ... ... 
200705d4:	200705cc 200705cc 200705d4 200705d4     ... ... ... ... 
200705e4:	200705dc 200705dc 200705e4 200705e4     ... ... ... ... 
200705f4:	200705ec 200705ec 200705f4 200705f4     ... ... ... ... 
20070604:	200705fc 200705fc 20070604 20070604     ... ... ... ... 
20070614:	2007060c 2007060c 20070614 20070614     ... ... ... ... 
20070624:	2007061c 2007061c 20070624 20070624     ... ... $.. $.. 
20070634:	2007062c 2007062c 20070634 20070634     ,.. ,.. 4.. 4.. 
20070644:	2007063c 2007063c 20070644 20070644     <.. <.. D.. D.. 
20070654:	2007064c 2007064c 20070654 20070654     L.. L.. T.. T.. 
20070664:	2007065c 2007065c 20070664 20070664     \.. \.. d.. d.. 
20070674:	2007066c 2007066c 20070674 20070674     l.. l.. t.. t.. 
20070684:	2007067c 2007067c 20070684 20070684     |.. |.. ... ... 
20070694:	2007068c 2007068c 20070694 20070694     ... ... ... ... 
200706a4:	2007069c 2007069c 200706a4 200706a4     ... ... ... ... 
200706b4:	200706ac 200706ac 200706b4 200706b4     ... ... ... ... 
200706c4:	200706bc 200706bc 200706c4 200706c4     ... ... ... ... 
200706d4:	200706cc 200706cc 200706d4 200706d4     ... ... ... ... 
200706e4:	200706dc 200706dc 200706e4 200706e4     ... ... ... ... 
200706f4:	200706ec 200706ec 200706f4 200706f4     ... ... ... ... 
20070704:	200706fc 200706fc 20070704 20070704     ... ... ... ... 
20070714:	2007070c 2007070c 20070714 20070714     ... ... ... ... 
20070724:	2007071c 2007071c 20070724 20070724     ... ... $.. $.. 
20070734:	2007072c 2007072c 20070734 20070734     ,.. ,.. 4.. 4.. 
20070744:	2007073c 2007073c 20070744 20070744     <.. <.. D.. D.. 
20070754:	2007074c 2007074c 20070754 20070754     L.. L.. T.. T.. 
20070764:	2007075c 2007075c 20070764 20070764     \.. \.. d.. d.. 
20070774:	2007076c 2007076c 20070774 20070774     l.. l.. t.. t.. 
20070784:	2007077c 2007077c 20070784 20070784     |.. |.. ... ... 
20070794:	2007078c 2007078c 20070794 20070794     ... ... ... ... 
200707a4:	2007079c 2007079c 200707a4 200707a4     ... ... ... ... 
200707b4:	200707ac 200707ac 200707b4 200707b4     ... ... ... ... 
200707c4:	200707bc 200707bc 200707c4 200707c4     ... ... ... ... 
200707d4:	200707cc 200707cc 200707d4 200707d4     ... ... ... ... 
200707e4:	200707dc 200707dc 200707e4 200707e4     ... ... ... ... 
200707f4:	200707ec 200707ec 200707f4 200707f4     ... ... ... ... 
20070804:	200707fc 200707fc 20070804 20070804     ... ... ... ... 
20070814:	2007080c 2007080c 20070814 20070814     ... ... ... ... 
20070824:	2007081c 2007081c 20070824 20070824     ... ... $.. $.. 
20070834:	2007082c 2007082c 20070834 20070834     ,.. ,.. 4.. 4.. 
20070844:	2007083c 2007083c 20070844 20070844     <.. <.. D.. D.. 
20070854:	2007084c 2007084c 20070854 20070854     L.. L.. T.. T.. 
20070864:	2007085c 2007085c 20070864 20070864     \.. \.. d.. d.. 
20070874:	2007086c 2007086c 20070874 20070874     l.. l.. t.. t.. 
20070884:	2007087c 2007087c 20070884 20070884     |.. |.. ... ... 
20070894:	2007088c 2007088c 20070894 20070894     ... ... ... ... 
200708a4:	2007089c 2007089c 200708a4 200708a4     ... ... ... ... 
200708b4:	200708ac 200708ac 200708b4 200708b4     ... ... ... ... 
200708c4:	200708bc 200708bc 200708c4 200708c4     ... ... ... ... 
200708d4:	200708cc 200708cc 200708d4 200708d4     ... ... ... ... 
200708e4:	200708dc 200708dc 200708e4 200708e4     ... ... ... ... 
200708f4:	200708ec 200708ec 200708f4 200708f4     ... ... ... ... 
20070904:	200708fc 200708fc 20070904 20070904     ... ... ... ... 
20070914:	2007090c 2007090c 20070914 20070914     ... ... ... ... 
20070924:	2007091c 2007091c 20070924 20070924     ... ... $.. $.. 
20070934:	2007092c 2007092c 20070934 20070934     ,.. ,.. 4.. 4.. 
20070944:	2007093c 2007093c 20070944 20070944     <.. <.. D.. D.. 
20070954:	2007094c 2007094c 20070954 20070954     L.. L.. T.. T.. 

20070964 <__malloc_trim_threshold>:
20070964:	00020000                                ....

20070968 <__malloc_sbrk_base>:
20070968:	ffffffff                                ....
