# do conta_0_N_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/luiza.k12/eld2/aula_10/conta_0_N.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:27 on Mar 26,2024
# vcom -reportprogress 300 -93 -work work /home/luiza.k12/eld2/aula_10/conta_0_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity conta_0_N
# -- Compiling architecture ifsc_v1 of conta_0_N
# End time: 11:27:27 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.conta_0_n(ifsc_v1)
# vsim work.conta_0_n(ifsc_v1) 
# Start time: 11:27:30 on Mar 26,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-25-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.conta_0_n(ifsc_v1)
do tb_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:27:46 on Mar 26,2024
# vcom -reportprogress 300 -93 -work work ../../conta_0_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity conta_0_N
# -- Compiling architecture ifsc_v1 of conta_0_N
# End time: 11:27:47 on Mar 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:27:47 on Mar 26,2024, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim work.conta_0_n(ifsc_v1) 
# Start time: 11:27:47 on Mar 26,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.conta_0_n(ifsc_v1)
# End time: 11:28:36 on Mar 26,2024, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
