

================================================================
== Vitis HLS Report for 'modp_montymul'
================================================================
* Date:           Mon Mar  4 11:09:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  33.863 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    181|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|       0|     63|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|       0|    244|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_31ns_32ns_62_1_1_U171  |mul_31ns_32ns_62_1_1  |        0|   3|  0|  20|    0|
    |mul_31s_31s_31_1_1_U170    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    |mul_32ns_32ns_63_1_1_U169  |mul_32ns_32ns_63_1_1  |        0|   3|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   9|  0|  63|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln723_fu_96_p2      |         +|   0|  0|  70|          63|          63|
    |ap_return               |         +|   0|  0|  39|          32|          32|
    |d_fu_112_p2             |         -|   0|  0|  39|          32|          32|
    |and_ln724_fu_134_p2     |       and|   0|  0|  31|          31|          31|
    |select_ln724_fu_126_p3  |    select|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 181|         159|         160|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------+-----+-----+------------+---------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  modp_montymul|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  modp_montymul|  return value|
|a          |   in|   32|     ap_none|              a|        scalar|
|b          |   in|   32|     ap_none|              b|        scalar|
|p          |   in|   32|     ap_none|              p|        scalar|
|p0i        |   in|   32|     ap_none|            p0i|        scalar|
+-----------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 33.8>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p0i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p0i"   --->   Operation 2 'read' 'p0i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p"   --->   Operation 3 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b"   --->   Operation 4 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a"   --->   Operation 5 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node d_6)   --->   "%empty = trunc i32 %p_read"   --->   Operation 6 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln721 = zext i32 %a_read" [../FalconHLS/code_hls/keygen.c:721]   --->   Operation 7 'zext' 'zext_ln721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln721_1 = zext i32 %b_read" [../FalconHLS/code_hls/keygen.c:721]   --->   Operation 8 'zext' 'zext_ln721_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (8.51ns)   --->   "%z = mul i63 %zext_ln721_1, i63 %zext_ln721" [../FalconHLS/code_hls/keygen.c:721]   --->   Operation 9 'mul' 'z' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i63 %z" [../FalconHLS/code_hls/keygen.c:718]   --->   Operation 10 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln722 = trunc i32 %p0i_read" [../FalconHLS/code_hls/keygen.c:722]   --->   Operation 11 'trunc' 'trunc_ln722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (8.24ns)   --->   "%mul_ln722 = mul i31 %trunc_ln718, i31 %trunc_ln722" [../FalconHLS/code_hls/keygen.c:722]   --->   Operation 12 'mul' 'mul_ln722' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i31 %mul_ln722" [../FalconHLS/code_hls/keygen.c:722]   --->   Operation 13 'zext' 'zext_ln722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln722_2 = zext i32 %p_read" [../FalconHLS/code_hls/keygen.c:722]   --->   Operation 14 'zext' 'zext_ln722_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (8.51ns)   --->   "%w = mul i62 %zext_ln722, i62 %zext_ln722_2" [../FalconHLS/code_hls/keygen.c:722]   --->   Operation 15 'mul' 'w' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln718 = zext i62 %w" [../FalconHLS/code_hls/keygen.c:718]   --->   Operation 16 'zext' 'zext_ln718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.49ns)   --->   "%add_ln723 = add i63 %zext_ln718, i63 %z" [../FalconHLS/code_hls/keygen.c:723]   --->   Operation 17 'add' 'add_ln723' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %add_ln723, i32 31, i32 62" [../FalconHLS/code_hls/keygen.c:723]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%d = sub i32 %trunc_ln, i32 %p_read" [../FalconHLS/code_hls/keygen.c:723]   --->   Operation 19 'sub' 'd' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node d_6)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %d, i32 31" [../FalconHLS/code_hls/keygen.c:724]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node d_6)   --->   "%select_ln724 = select i1 %tmp, i31 2147483647, i31 0" [../FalconHLS/code_hls/keygen.c:724]   --->   Operation 21 'select' 'select_ln724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node d_6)   --->   "%and_ln724 = and i31 %select_ln724, i31 %empty" [../FalconHLS/code_hls/keygen.c:724]   --->   Operation 22 'and' 'and_ln724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node d_6)   --->   "%zext_ln724 = zext i31 %and_ln724" [../FalconHLS/code_hls/keygen.c:724]   --->   Operation 23 'zext' 'zext_ln724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns) (out node of the LUT)   --->   "%d_6 = add i32 %zext_ln724, i32 %d" [../FalconHLS/code_hls/keygen.c:724]   --->   Operation 24 'add' 'd_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln725 = ret i32 %d_6" [../FalconHLS/code_hls/keygen.c:725]   --->   Operation 25 'ret' 'ret_ln725' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p0i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p0i_read     (read      ) [ 00]
p_read       (read      ) [ 00]
b_read       (read      ) [ 00]
a_read       (read      ) [ 00]
empty        (trunc     ) [ 00]
zext_ln721   (zext      ) [ 00]
zext_ln721_1 (zext      ) [ 00]
z            (mul       ) [ 00]
trunc_ln718  (trunc     ) [ 00]
trunc_ln722  (trunc     ) [ 00]
mul_ln722    (mul       ) [ 00]
zext_ln722   (zext      ) [ 00]
zext_ln722_2 (zext      ) [ 00]
w            (mul       ) [ 00]
zext_ln718   (zext      ) [ 00]
add_ln723    (add       ) [ 00]
trunc_ln     (partselect) [ 00]
d            (sub       ) [ 00]
tmp          (bitselect ) [ 00]
select_ln724 (select    ) [ 00]
and_ln724    (and       ) [ 00]
zext_ln724   (zext      ) [ 00]
d_6          (add       ) [ 00]
ret_ln725    (ret       ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p0i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p0i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="p0i_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p0i_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="p_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="b_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="a_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="empty_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="zext_ln721_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln721/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="zext_ln721_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln721_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="z_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="trunc_ln718_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="63" slack="0"/>
<pin id="66" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln722_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln722/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mul_ln722_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="31" slack="0"/>
<pin id="74" dir="0" index="1" bw="31" slack="0"/>
<pin id="75" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln722/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln722_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="31" slack="0"/>
<pin id="80" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln722_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="w_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln718_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="62" slack="0"/>
<pin id="94" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln718/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln723_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="62" slack="0"/>
<pin id="98" dir="0" index="1" bw="63" slack="0"/>
<pin id="99" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln723/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="63" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="0" index="3" bw="7" slack="0"/>
<pin id="107" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="d_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="select_ln724_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="31" slack="0"/>
<pin id="129" dir="0" index="2" bw="31" slack="0"/>
<pin id="130" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln724/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="and_ln724_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="31" slack="0"/>
<pin id="136" dir="0" index="1" bw="31" slack="0"/>
<pin id="137" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln724/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln724_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="31" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln724/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="d_6_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d_6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="6" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="28" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="40" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="34" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="50" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="58" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="22" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="64" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="68" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="72" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="28" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="78" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="82" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="58" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="116"><net_src comp="102" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="28" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="112" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="46" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="112" pin="2"/><net_sink comp="144" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: modp_montymul : a | {1 }
	Port: modp_montymul : b | {1 }
	Port: modp_montymul : p | {1 }
	Port: modp_montymul : p0i | {1 }
  - Chain level:
	State 1
		z : 1
		trunc_ln718 : 2
		mul_ln722 : 3
		zext_ln722 : 4
		w : 5
		zext_ln718 : 6
		add_ln723 : 7
		trunc_ln : 8
		d : 9
		tmp : 10
		select_ln724 : 11
		and_ln724 : 12
		zext_ln724 : 12
		d_6 : 13
		ret_ln725 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln723_fu_96   |    0    |    0    |    70   |
|          |      d_6_fu_144     |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |       z_fu_58       |    3    |    0    |    20   |
|    mul   |   mul_ln722_fu_72   |    3    |    0    |    23   |
|          |       w_fu_86       |    3    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|    sub   |       d_fu_112      |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|  select  | select_ln724_fu_126 |    0    |    0    |    31   |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln724_fu_134  |    0    |    0    |    31   |
|----------|---------------------|---------|---------|---------|
|          | p0i_read_read_fu_22 |    0    |    0    |    0    |
|   read   |  p_read_read_fu_28  |    0    |    0    |    0    |
|          |  b_read_read_fu_34  |    0    |    0    |    0    |
|          |  a_read_read_fu_40  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     empty_fu_46     |    0    |    0    |    0    |
|   trunc  |  trunc_ln718_fu_64  |    0    |    0    |    0    |
|          |  trunc_ln722_fu_68  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln721_fu_50  |    0    |    0    |    0    |
|          |  zext_ln721_1_fu_54 |    0    |    0    |    0    |
|   zext   |   zext_ln722_fu_78  |    0    |    0    |    0    |
|          |  zext_ln722_2_fu_82 |    0    |    0    |    0    |
|          |   zext_ln718_fu_92  |    0    |    0    |    0    |
|          |  zext_ln724_fu_140  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln_fu_102   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|      tmp_fu_118     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    9    |    0    |   273   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |    0   |   273  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |    0   |   273  |
+-----------+--------+--------+--------+
