Analysis & Synthesis report for CPU-Pipelined
Fri Sep 06 11:35:42 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated
 13. Source assignments for RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated
 14. Parameter Settings for User Entity Instance: ROM:rom_memory|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: RAM:RAM_instance|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "MemoryWriteback_register:MemoryWriteback_register_instance"
 18. Port Connectivity Checks: "RAM:RAM_instance"
 19. Port Connectivity Checks: "ExecuteMemory_register:ExecuteMemory_register_instance"
 20. Port Connectivity Checks: "DecodeExecute_register:DecodeExecute_register_instance"
 21. Port Connectivity Checks: "MemoryLoader:MemoryLoader_instance"
 22. Port Connectivity Checks: "Regfile_vector:vector_instance"
 23. Port Connectivity Checks: "Regfile_scalar:regfile_instance"
 24. Port Connectivity Checks: "mux_2inputs:mux_2inputs_nop"
 25. Port Connectivity Checks: "PC_register:pc_reg"
 26. Port Connectivity Checks: "adder:pc_add"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Sep 06 11:35:42 2024       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; CPU-Pipelined                               ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; CPU-Pipelined      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------+---------+
; memory/RAM.mif                   ; yes             ; User Memory Initialization File  ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.mif                   ;         ;
; core/Regfile_vector.sv           ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/Regfile_vector.sv           ;         ;
; core/MemoryLoader.sv             ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryLoader.sv             ;         ;
; top.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv                           ;         ;
; core/PC_register.sv              ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/PC_register.sv              ;         ;
; core/mux_2inputs.sv              ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/mux_2inputs.sv              ;         ;
; core/FetchDecode_register.sv     ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/FetchDecode_register.sv     ;         ;
; memory/ROM.v                     ; yes             ; User Wizard-Generated File       ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v                     ;         ;
; core/Regfile_scalar.sv           ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/Regfile_scalar.sv           ;         ;
; core/controlUnit.sv              ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/controlUnit.sv              ;         ;
; core/DecodeExecute_register.sv   ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv   ;         ;
; core/ALU.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ALU.sv                      ;         ;
; core/adder.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/adder.sv                    ;         ;
; core/ExecuteMemory_register.sv   ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv   ;         ;
; core/MemoryWriteback_register.sv ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryWriteback_register.sv ;         ;
; core/comparator_branch.sv        ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/comparator_branch.sv        ;         ;
; core/mux_3inputs.sv              ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/mux_3inputs.sv              ;         ;
; core/hazard_detection_unit.sv    ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/hazard_detection_unit.sv    ;         ;
; core/forwarding_unit.sv          ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/forwarding_unit.sv          ;         ;
; core/zeroExtend.sv               ; yes             ; User SystemVerilog HDL File      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/zeroExtend.sv               ;         ;
; memory/RAM.v                     ; yes             ; User Wizard-Generated File       ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_q4g1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf           ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/decode_61a.tdf                ;         ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/mux_chb.tdf                   ;         ;
; db/altsyncram_kcr2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |top                ; top         ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top|RAM:RAM_instance ; memory/RAM.v    ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|ROM:rom_memory   ; memory/ROM.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                     ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[0..127]                        ; Stuck at GND due to stuck port data_in ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_address_data[0]                     ; Stuck at GND due to stuck port data_in ;
; DecodeExecute_register:DecodeExecute_register_instance|load                                       ; Stuck at GND due to stuck port data_in ;
; DecodeExecute_register:DecodeExecute_register_instance|aluOp_execute[1..3]                        ; Stuck at GND due to stuck port data_in ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[0..15]                 ; Lost fanout                            ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_memory[0..15]                     ; Lost fanout                            ;
; MemoryWriteback_register:MemoryWriteback_register_instance|wre_writeback                          ; Lost fanout                            ;
; MemoryWriteback_register:MemoryWriteback_register_instance|select_writeback_data_mux_writeback    ; Lost fanout                            ;
; MemoryWriteback_register:MemoryWriteback_register_instance|rd_writeback[0..3]                     ; Lost fanout                            ;
; ExecuteMemory_register:ExecuteMemory_register_instance|rd[0..3]                                   ; Lost fanout                            ;
; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[0..15]                                ; Lost fanout                            ;
; ExecuteMemory_register:ExecuteMemory_register_instance|srcA[0..11]                                ; Lost fanout                            ;
; ExecuteMemory_register:ExecuteMemory_register_instance|write_memory_enable                        ; Lost fanout                            ;
; ExecuteMemory_register:ExecuteMemory_register_instance|select_writeback_data_mux                  ; Lost fanout                            ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_wre                                 ; Lost fanout                            ;
; ExecuteMemory_register:ExecuteMemory_register_instance|wre                                        ; Lost fanout                            ;
; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[0..15]                           ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|wre_execute                                ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|write_memory_enable_execute                ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|select_writeback_data_mux_execute[0]       ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|aluOp_execute[0]                           ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|srcA[0..15]                                ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|srcB[0..15]                                ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|rs1[0..3]                                  ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|rs2[0..3]                                  ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|rd[0..3]                                   ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|vector_wre_execute                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][0]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][1]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][2]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][3]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][4]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][5]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][6]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][7]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][8]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][9]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][10]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][11]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][12]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][13]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][14]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[0][15]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][0]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][1]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][2]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][3]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][4]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][5]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][6]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][7]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][8]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][9]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][10]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][11]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][12]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][13]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][14]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[1][15]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][0]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][1]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][2]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][3]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][4]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][5]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][6]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][7]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][8]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][9]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][10]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][11]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][12]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][13]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][14]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[2][15]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][0]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][1]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][2]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][3]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][4]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][5]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][6]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][7]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][8]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][9]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][10]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][11]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][12]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][13]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][14]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[3][15]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][0]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][1]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][2]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][3]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][4]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][5]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][6]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][7]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][8]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][9]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][10]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][11]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][12]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][13]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][14]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[4][15]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][0]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][1]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][2]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][3]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][4]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][5]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][6]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][7]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][8]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][9]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][10]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][11]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][12]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][13]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][14]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[5][15]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][0]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][1]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][2]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][3]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][4]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][5]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][6]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][7]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][8]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][9]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][10]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][11]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][12]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][13]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][14]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[6][15]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][0]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][1]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][2]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][3]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][4]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][5]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][6]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][7]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][8]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][9]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][10]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][11]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][12]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][13]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][14]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[7][15]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][0]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][1]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][2]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][3]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][4]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][5]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][6]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][7]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][8]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][9]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][10]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][11]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][12]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][13]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][14]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[8][15]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][0]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][1]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][2]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][3]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][4]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][5]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][6]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][7]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][8]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][9]                                                          ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][10]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][11]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][12]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][13]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][14]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[9][15]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][0]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][1]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][2]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][3]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][4]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][5]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][6]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][7]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][8]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][9]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][10]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][11]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][12]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][13]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][14]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[10][15]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][0]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][1]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][2]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][3]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][4]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][5]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][6]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][7]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][8]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][9]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][10]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][11]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][12]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][13]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][14]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[11][15]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][0]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][1]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][2]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][3]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][4]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][5]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][6]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][7]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][8]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][9]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][10]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][11]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][12]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][13]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][14]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[12][15]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][0]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][1]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][2]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][3]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][4]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][5]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][6]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][7]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][8]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][9]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][10]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][11]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][12]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][13]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][14]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[13][15]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][0]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][1]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][2]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][3]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][4]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][5]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][6]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][7]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][8]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][9]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][10]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][11]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][12]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][13]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][14]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[14][15]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][0]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][1]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][2]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][3]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][4]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][5]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][6]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][7]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][8]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][9]                                                         ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][10]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][11]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][12]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][13]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][14]                                                        ; Lost fanout                            ;
; Regfile_scalar:regfile_instance|rf[15][15]                                                        ; Lost fanout                            ;
; FetchDecode_register:FetchDecode_register_instance|pc_decode_reg[0..15]                           ; Lost fanout                            ;
; FetchDecode_register:FetchDecode_register_instance|instruction_out_reg[0..15]                     ; Lost fanout                            ;
; ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|address_reg_a[0..2] ; Lost fanout                            ;
; PC_register:pc_reg|out[0..15]                                                                     ; Lost fanout                            ;
; Total Number of Removed Registers = 579                                                           ;                                        ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                          ;
+------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; DecodeExecute_register:DecodeExecute_register_instance|load                                    ; Stuck at GND              ; DecodeExecute_register:DecodeExecute_register_instance|aluOp_execute[3],                        ;
;                                                                                                ; due to stuck port data_in ; DecodeExecute_register:DecodeExecute_register_instance|aluOp_execute[2],                        ;
;                                                                                                ;                           ; DecodeExecute_register:DecodeExecute_register_instance|aluOp_execute[1],                        ;
;                                                                                                ;                           ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[13],                           ;
;                                                                                                ;                           ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[14],                           ;
;                                                                                                ;                           ; DecodeExecute_register:DecodeExecute_register_instance|aluOp_execute[0],                        ;
;                                                                                                ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcA[15],                                ;
;                                                                                                ;                           ; DecodeExecute_register:DecodeExecute_register_instance|rd[3],                                   ;
;                                                                                                ;                           ; DecodeExecute_register:DecodeExecute_register_instance|rd[2],                                   ;
;                                                                                                ;                           ; DecodeExecute_register:DecodeExecute_register_instance|rd[1],                                   ;
;                                                                                                ;                           ; DecodeExecute_register:DecodeExecute_register_instance|rd[0],                                   ;
;                                                                                                ;                           ; ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|address_reg_a[2], ;
;                                                                                                ;                           ; PC_register:pc_reg|out[15]                                                                      ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[0]                          ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[0],                                 ;
;                                                                                                ; due to stuck port data_in ; ExecuteMemory_register:ExecuteMemory_register_instance|srcA[0],                                 ;
;                                                                                                ;                           ; ExecuteMemory_register:ExecuteMemory_register_instance|srcA[1],                                 ;
;                                                                                                ;                           ; ExecuteMemory_register:ExecuteMemory_register_instance|srcA[2],                                 ;
;                                                                                                ;                           ; ExecuteMemory_register:ExecuteMemory_register_instance|write_memory_enable,                     ;
;                                                                                                ;                           ; ExecuteMemory_register:ExecuteMemory_register_instance|vector_wre                               ;
; DecodeExecute_register:DecodeExecute_register_instance|vector_wre_execute                      ; Lost Fanouts              ; FetchDecode_register:FetchDecode_register_instance|instruction_out_reg[12],                     ;
;                                                                                                ;                           ; FetchDecode_register:FetchDecode_register_instance|instruction_out_reg[13],                     ;
;                                                                                                ;                           ; FetchDecode_register:FetchDecode_register_instance|instruction_out_reg[14],                     ;
;                                                                                                ;                           ; FetchDecode_register:FetchDecode_register_instance|instruction_out_reg[15]                      ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[2]                          ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[2]                                  ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[3]                          ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[3]                                  ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[4]                          ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[4]                                  ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[5]                          ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[5]                                  ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[6]                          ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[6]                                  ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[7]                          ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[7]                                  ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[8]                          ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[8]                                  ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[9]                          ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[9]                                  ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[10]                         ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[10]                                 ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[11]                         ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[11]                                 ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[12]                         ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[12]                                 ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[13]                         ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[13]                                 ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[14]                         ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[14]                                 ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[15]                         ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[15]                                 ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[15]                 ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[15]                            ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[12]                 ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[12]                            ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[11]                 ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[11]                            ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[10]                 ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[10]                            ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[9]                  ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[9]                             ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[8]                  ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[8]                             ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[7]                  ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[7]                             ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[6]                  ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[6]                             ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[5]                  ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[5]                             ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[4]                  ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[4]                             ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[3]                  ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[3]                             ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[2]                  ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[2]                             ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[1]                  ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[1]                             ;
; MemoryWriteback_register:MemoryWriteback_register_instance|data_calculated[0]                  ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[0]                             ;
; MemoryWriteback_register:MemoryWriteback_register_instance|wre_writeback                       ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|wre                                      ;
; MemoryWriteback_register:MemoryWriteback_register_instance|select_writeback_data_mux_writeback ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|select_writeback_data_mux                ;
; MemoryWriteback_register:MemoryWriteback_register_instance|rd_writeback[3]                     ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|rd[3]                                    ;
; MemoryWriteback_register:MemoryWriteback_register_instance|rd_writeback[2]                     ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|rd[2]                                    ;
; MemoryWriteback_register:MemoryWriteback_register_instance|rd_writeback[1]                     ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|rd[1]                                    ;
; MemoryWriteback_register:MemoryWriteback_register_instance|rd_writeback[0]                     ; Lost Fanouts              ; ExecuteMemory_register:ExecuteMemory_register_instance|rd[0]                                    ;
; ExecuteMemory_register:ExecuteMemory_register_instance|vector_data[1]                          ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|srcB[1]                                  ;
;                                                                                                ; due to stuck port data_in ;                                                                                                 ;
; FetchDecode_register:FetchDecode_register_instance|pc_decode_reg[0]                            ; Lost Fanouts              ; PC_register:pc_reg|out[0]                                                                       ;
; ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|address_reg_a[1] ; Lost Fanouts              ; PC_register:pc_reg|out[14]                                                                      ;
; ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|address_reg_a[0] ; Lost Fanouts              ; PC_register:pc_reg|out[13]                                                                      ;
+------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:rom_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ./ROM.mif            ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_q4g1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 128                  ; Signed Integer                    ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                    ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; ./memory/RAM.mif     ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_kcr2      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 2                                                ;
; Entity Instance                           ; ROM:rom_memory|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 65536                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; RAM:RAM_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 4096                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                           ;
;     -- WIDTH_B                            ; 128                                              ;
;     -- NUMWORDS_B                         ; 512                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryWriteback_register:MemoryWriteback_register_instance"                                                                                                                                                     ;
+-------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; select_writeback_data_mux_memory    ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vector_data_from_memory_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; select_writeback_data_mux_writeback ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+-------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM:RAM_instance"                                                                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "address_b[8..1]" will be connected to GND.                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ExecuteMemory_register:ExecuteMemory_register_instance"                                                                                                                                                       ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vector_address_data_execute       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "vector_address_data_execute[7..1]" will be connected to GND.              ;
; select_writeback_data_mux_execute ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_execute                        ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "rd_execute[15..4]" will be connected to GND.                             ;
; vector_address_data_memory        ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "vector_address_data_memory[7..1]" have no fanouts                                    ;
; select_writeback_data_mux_memory  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; srcA_memory[15..12]               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; rd_memory                         ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "rd_memory[15..4]" have no fanouts                                                   ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecodeExecute_register:DecodeExecute_register_instance"                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; select_writeback_data_mux_execute[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryLoader:MemoryLoader_instance"                                                                                                                      ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; memory_base         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; address_data_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; data_vectorial_out  ; Output ; Warning  ; Output or bidir port (128 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_vectorial_out[127..1]" have no fanouts ;
; data_vectorial_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Regfile_vector:vector_instance"                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wd3  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Regfile_scalar:regfile_instance"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rd3  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "mux_2inputs:mux_2inputs_nop" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; data1 ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC_register:pc_reg"                                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nop  ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "adder:pc_add"   ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[15..1] ; Input ; Info     ; Stuck at GND ;
; b[0]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Sep 06 11:35:34 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file core/regfile_vector.sv
    Info (12023): Found entity 1: Regfile_vector File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/Regfile_vector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/memoryloader.sv
    Info (12023): Found entity 1: MemoryLoader File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryLoader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/pc_register.sv
    Info (12023): Found entity 1: PC_register File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/PC_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/mux_2inputs.sv
    Info (12023): Found entity 1: mux_2inputs File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/mux_2inputs.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/fetchdecode_register.sv
    Info (12023): Found entity 1: FetchDecode_register File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/FetchDecode_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/rom_tb.sv
    Info (12023): Found entity 1: ROM_tb File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/ROM_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv
    Info (12023): Found entity 1: Fetch_Stage_tb File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/Fetch_Stage_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memory/rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file core/regfile_scalar.sv
    Info (12023): Found entity 1: Regfile_scalar File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/Regfile_scalar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/controlunit.sv
    Info (12023): Found entity 1: controlUnit File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/controlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/decodeexecute_register.sv
    Info (12023): Found entity 1: DecodeExecute_register File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/executememory_register.sv
    Info (12023): Found entity 1: ExecuteMemory_register File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/memorywriteback_register.sv
    Info (12023): Found entity 1: MemoryWriteback_register File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryWriteback_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/add_tb.sv
    Info (12023): Found entity 1: Add_tb File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/Add_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file core/signextend.sv
    Info (12023): Found entity 1: signExtend File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/signExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/comparator_branch.sv
    Info (12023): Found entity 1: comparator_branch File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/comparator_branch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/mux_3inputs.sv
    Info (12023): Found entity 1: mux_3inputs File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/mux_3inputs.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/hazard_detection_unit.sv
    Info (12023): Found entity 1: hazard_detection_unit File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/hazard_detection_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/forwarding_unit.sv
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/forwarding_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/cpu_top_tb.sv
    Info (12023): Found entity 1: cpu_top_tb File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file core/zeroextend.sv
    Info (12023): Found entity 1: zeroExtend File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/zeroExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at top.sv(199): created implicit net for "vector_data" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 199
Warning (10236): Verilog HDL Implicit Net warning at top.sv(333): created implicit net for "address_data_vector_execute" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 333
Warning (10236): Verilog HDL Implicit Net warning at top.sv(347): created implicit net for "address_data_vector_memory" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 347
Warning (10236): Verilog HDL Implicit Net warning at DecodeExecute_register.sv(66): created implicit net for "srcA_out_vector" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 66
Warning (10236): Verilog HDL Implicit Net warning at DecodeExecute_register.sv(67): created implicit net for "srcB_out_vector" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 67
Warning (10236): Verilog HDL Implicit Net warning at cpu_top_tb.sv(197): created implicit net for "vector_data" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 197
Warning (10236): Verilog HDL Implicit Net warning at cpu_top_tb.sv(331): created implicit net for "address_data_vector_execute" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 331
Warning (10236): Verilog HDL Implicit Net warning at cpu_top_tb.sv(345): created implicit net for "address_data_vector_memory" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 345
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "adder" for hierarchy "adder:pc_add" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 94
Info (12128): Elaborating entity "mux_2inputs" for hierarchy "mux_2inputs:mux_2inputs_PC" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 101
Info (12128): Elaborating entity "PC_register" for hierarchy "PC_register:pc_reg" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 109
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:rom_memory" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "ROM:rom_memory|altsyncram:altsyncram_component" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v Line: 81
Info (12133): Instantiated megafunction "ROM:rom_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q4g1.tdf
    Info (12023): Found entity 1: altsyncram_q4g1 File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_q4g1" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|decode_61a:rden_decode" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|mux_chb:mux2" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 41
Info (12128): Elaborating entity "FetchDecode_register" for hierarchy "FetchDecode_register:FetchDecode_register_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 126
Info (12128): Elaborating entity "hazard_detection_unit" for hierarchy "hazard_detection_unit:u_hazard_detection" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 140
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:control_unit_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 145
Info (12128): Elaborating entity "zeroExtend" for hierarchy "zeroExtend:zero_extend_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 157
Info (12128): Elaborating entity "Regfile_scalar" for hierarchy "Regfile_scalar:regfile_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 175
Info (12128): Elaborating entity "Regfile_vector" for hierarchy "Regfile_vector:vector_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 186
Info (12128): Elaborating entity "MemoryLoader" for hierarchy "MemoryLoader:MemoryLoader_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 200
Info (12128): Elaborating entity "comparator_branch" for hierarchy "comparator_branch:comparator_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 207
Info (12128): Elaborating entity "DecodeExecute_register" for hierarchy "DecodeExecute_register:DecodeExecute_register_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 233
Warning (10036): Verilog HDL or VHDL warning at DecodeExecute_register.sv(66): object "srcA_out_vector" assigned a value but never read File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 66
Warning (10036): Verilog HDL or VHDL warning at DecodeExecute_register.sv(67): object "srcB_out_vector" assigned a value but never read File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 67
Warning (10230): Verilog HDL assignment warning at DecodeExecute_register.sv(47): truncated value with size 4 to match size of target (1) File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 47
Warning (10230): Verilog HDL assignment warning at DecodeExecute_register.sv(56): truncated value with size 128 to match size of target (16) File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 56
Warning (10230): Verilog HDL assignment warning at DecodeExecute_register.sv(57): truncated value with size 128 to match size of target (16) File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 57
Warning (10230): Verilog HDL assignment warning at DecodeExecute_register.sv(66): truncated value with size 16 to match size of target (1) File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 66
Warning (10230): Verilog HDL assignment warning at DecodeExecute_register.sv(67): truncated value with size 16 to match size of target (1) File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 67
Warning (10034): Output port "srcA_vector_out" at DecodeExecute_register.sv(19) has no driver File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 19
Warning (10034): Output port "srcB_vector_out" at DecodeExecute_register.sv(20) has no driver File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv Line: 20
Info (12128): Elaborating entity "mux_3inputs" for hierarchy "mux_3inputs:mux_alu_forward_A" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 241
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_escalar" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 256
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:forwarding_unit_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 327
Info (12128): Elaborating entity "ExecuteMemory_register" for hierarchy "ExecuteMemory_register:ExecuteMemory_register_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 356
Warning (10230): Verilog HDL assignment warning at ExecuteMemory_register.sv(45): truncated value with size 16 to match size of target (4) File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv Line: 45
Warning (10230): Verilog HDL assignment warning at ExecuteMemory_register.sv(46): truncated value with size 16 to match size of target (4) File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv Line: 46
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 368
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:RAM_instance|altsyncram:altsyncram_component" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v Line: 98
Info (12130): Elaborated megafunction instantiation "RAM:RAM_instance|altsyncram:altsyncram_component" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v Line: 98
Info (12133): Instantiated megafunction "RAM:RAM_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./memory/RAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kcr2.tdf
    Info (12023): Found entity 1: altsyncram_kcr2 File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kcr2" for hierarchy "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MemoryWriteback_register" for hierarchy "MemoryWriteback_register:MemoryWriteback_register_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 392
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 59
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 78
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[0]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 41
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[1]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 81
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[2]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 121
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[3]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 161
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[4]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 201
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[5]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 241
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[6]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 281
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[7]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 321
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[8]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 361
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[9]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 401
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[10]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 441
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[11]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 481
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[12]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 521
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[13]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 561
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[14]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 601
        Warning (14320): Synthesized away node "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|q_a[15]" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf Line: 641
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a0" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 42
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a1" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 63
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a2" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 84
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a3" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 105
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a4" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 126
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a5" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 147
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a6" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 168
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a7" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 189
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a8" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 210
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a9" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 231
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a10" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 252
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a11" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 273
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a12" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 294
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a13" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 315
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a14" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 336
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a15" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 357
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a16" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 378
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a17" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 399
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a18" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 420
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a19" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 441
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a20" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 462
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a21" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 483
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a22" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 504
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a23" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 525
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a24" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 546
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a25" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 567
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a26" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 588
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a27" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 609
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a28" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 630
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a29" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 651
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a30" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 672
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a31" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 693
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a32" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 714
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a33" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 735
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a34" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 756
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a35" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 777
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a36" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 798
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a37" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 819
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a38" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 840
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a39" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 861
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a40" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 882
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a41" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 903
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a42" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 924
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a43" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 945
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a44" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 966
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a45" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 987
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a46" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1008
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a47" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1029
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a48" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1050
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a49" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1071
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a50" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1092
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a51" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1113
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a52" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1134
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a53" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1155
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a54" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1176
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a55" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1197
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a56" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1218
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a57" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1239
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a58" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1260
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a59" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1281
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a60" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1302
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a61" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1323
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a62" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1344
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a63" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1365
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a64" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1386
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a65" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1407
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a66" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1428
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a67" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1449
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a68" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1470
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a69" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1491
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a70" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1512
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a71" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1533
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a72" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1554
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a73" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1575
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a74" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1596
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a75" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1617
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a76" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1638
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a77" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1659
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a78" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1680
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a79" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1701
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a80" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1722
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a81" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1743
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a82" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1764
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a83" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1785
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a84" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1806
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a85" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1827
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a86" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1848
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a87" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1869
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a88" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1890
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a89" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1911
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a90" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1932
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a91" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1953
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a92" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1974
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a93" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 1995
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a94" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2016
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a95" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2037
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a96" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2058
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a97" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2079
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a98" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2100
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a99" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2121
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a100" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2142
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a101" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2163
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a102" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2184
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a103" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2205
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a104" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2226
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a105" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2247
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a106" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2268
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a107" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2289
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a108" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2310
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a109" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2331
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a110" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2352
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a111" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2373
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a112" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2394
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a113" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2415
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a114" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2436
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a115" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2457
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a116" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2478
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a117" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2499
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a118" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2520
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a119" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2541
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a120" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2562
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a121" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2583
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a122" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2604
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a123" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2625
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a124" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2646
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a125" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2667
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a126" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2688
        Warning (14320): Synthesized away node "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a127" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf Line: 2709
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 446 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 2
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv Line: 4
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 258 warnings
    Info: Peak virtual memory: 4825 megabytes
    Info: Processing ended: Fri Sep 06 11:35:42 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:11


