# Hi, I'm Harini K  
**Electronics & Communication Engineer | RTL Design & Neuromorphic Systems**

[![Typing SVG](https://readme-typing-svg.herokuapp.com?font=Roboto+Slab&color=36BCF7&size=22&center=true&vCenter=true&lines=RTL+Design+%26+Verification+Engineer;Neuromorphic+Hardware+Developer;FPGA+%7C+Verilog+%7C+Digital+Design;Brain--Inspired+Computing)](https://git.io/typing-svg)

---

## Professional Summary
Electronics and Communication Engineer with strong hands-on experience in **RTL design, verification, and neuromorphic hardware systems**. Specialized in implementing **LIF neuron-based architectures**, event-driven spike processing, and **single-core neuromorphic processors** using Verilog. Experienced in translating neuroscience-inspired concepts into **cycle-accurate digital hardware** and deploying designs on **FPGA platforms**.

---

## Current Focus
- Neuromorphic processor architectures (LIF neurons, SDSP learning)
- RTL design and verification (Verilog / SystemVerilog)
- Event-driven spike scheduling and FIFO-based systems
- FPGA implementation and real-time validation
- Research-oriented VLSI architecture development

---

## Technical Skills

### Neuromorphic Computing
![Neuromorphic](https://img.shields.io/badge/Neuromorphic_Computing-4B0082?style=for-the-badge)
![LIF](https://img.shields.io/badge/LIF_Neuron_Model-6A5ACD?style=for-the-badge)
![Spiking](https://img.shields.io/badge/Spiking_Neural_Networks-483D8B?style=for-the-badge)
![Event Driven](https://img.shields.io/badge/Event--Driven_Architecture-2F4F4F?style=for-the-badge)

---

### Hardware Description & RTL
![Verilog](https://img.shields.io/badge/Verilog-44A8B0?style=for-the-badge&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-8A2BE2?style=for-the-badge)
![RTL](https://img.shields.io/badge/RTL_Design-6A5ACD?style=for-the-badge)

---

### Digital & VLSI Design
![Digital Logic](https://img.shields.io/badge/Digital_Logic-2E8B57?style=for-the-badge)
![FPGA](https://img.shields.io/badge/FPGA_Prototyping-8B0000?style=for-the-badge)
![Low Power](https://img.shields.io/badge/Low_Power_VLSI-006400?style=for-the-badge)

---

### Programming & Scripting
![Embedded C](https://img.shields.io/badge/Embedded_C-00599C?style=for-the-badge&logo=c&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![C++](https://img.shields.io/badge/C++-004482?style=for-the-badge&logo=cplusplus&logoColor=white)
![Java](https://img.shields.io/badge/Java-007396?style=for-the-badge)

---

### Tools & Platforms
![Vivado](https://img.shields.io/badge/Xilinx_Vivado-B22222?style=for-the-badge)
![Vitis](https://img.shields.io/badge/Xilinx_Vitis-800000?style=for-the-badge)
![Cadence](https://img.shields.io/badge/Cadence_Genus-2F4F4F?style=for-the-badge)
![Synopsys](https://img.shields.io/badge/Synopsys_Custom_Compiler-003366?style=for-the-badge)

---

## Interests
![Brain Inspired](https://img.shields.io/badge/Brain--Inspired_Computing-4B0082?style=for-the-badge)
![Hardware AI](https://img.shields.io/badge/AI_Accelerators-2E0854?style=for-the-badge)
![Research](https://img.shields.io/badge/Hardware_Research-1C1C1C?style=for-the-badge)
![Space Tech](https://img.shields.io/badge/Space_Technology-000000?style=for-the-badge)

---

## Open to Opportunities
- Neuromorphic computing research roles  
- RTL / VLSI / FPGA internships and full-time positions  
- Research assistant roles in hardware systems  

---

> *“Engineering intelligence at the hardware level.”*
