#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 29 13:48:21 2025
# Process ID: 2244
# Current directory: C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/synthesis
# Command line: vivado.exe -mode batch -log vivado.log -journal transcript.log -source C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/synthesis/run_vivado.tcl
# Log file: C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/synthesis/vivado.log
# Journal file: C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/synthesis\transcript.log
#-----------------------------------------------------------
source C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/synthesis/run_vivado.tcl
# create_project -force Top {C:\Users\student\Desktop\414865\ZegarSzachowy-main\ZegarSzachowy\synthesis} -part 7a100tcsg324-1
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Switch.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Counter.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Prescaler.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Decoder.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Overflow_Handler.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Timer_Setter.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Seven_seg_driver.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Second_counter.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Minute_counter.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Timer_Clock.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/compile/Top.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/TestBench/Seven_seg_driver_TB.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/TestBench/Overflow_Handler_TB.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/TestBench/Counter_TB.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/TestBench/Decoder_TB.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/TestBench/Switch_TB.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/TestBench/Timer_Clock_TB.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/TestBench/Top_TB.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/TestBench/Top_TB_tim.v}
# add_files -norecurse {C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/TestBench/Top_TB_synth.v}
# set_property top Top [current_fileset]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# synth_design -top Top -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Command: synth_design -top Top -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 811.199 ; gain = 178.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/compile/Top.v:30]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (1#1) [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seven_seg_driver' [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Seven_seg_driver.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Seven_seg_driver.v:56]
INFO: [Synth 8-6155] done synthesizing module 'Seven_seg_driver' (2#1) [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Seven_seg_driver.v:25]
INFO: [Synth 8-6157] synthesizing module 'Timer_Setter' [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Timer_Setter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Timer_Setter' (3#1) [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Timer_Setter.v:27]
INFO: [Synth 8-6157] synthesizing module 'Overflow_Handler' [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Overflow_Handler.v:27]
WARNING: [Synth 8-5788] Register En_reg in module Overflow_Handler is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Overflow_Handler.v:44]
INFO: [Synth 8-6155] done synthesizing module 'Overflow_Handler' (4#1) [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Overflow_Handler.v:27]
INFO: [Synth 8-6157] synthesizing module 'Prescaler' [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Prescaler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Prescaler' (5#1) [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Prescaler.v:23]
INFO: [Synth 8-6157] synthesizing module 'Switch' [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Switch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (6#1) [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Switch.v:3]
INFO: [Synth 8-6157] synthesizing module 'Timer_Clock' [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Timer_Clock.v:4]
INFO: [Synth 8-6157] synthesizing module 'Second_counter' [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Second_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Counter.v:3]
WARNING: [Synth 8-5788] Register COUNT_reg in module Counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Counter.v:16]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (7#1) [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Second_counter' (8#1) [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Second_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'Minute_counter' [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Minute_counter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Minute_counter' (9#1) [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Minute_counter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Timer_Clock' (10#1) [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/src/Timer_Clock.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Top' (11#1) [C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/compile/Top.v:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 877.121 ; gain = 244.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 877.121 ; gain = 244.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 877.121 ; gain = 244.246
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 990.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 990.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 990.047 ; gain = 357.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 990.047 ; gain = 357.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 990.047 ; gain = 357.172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'seg_select_reg' in module 'Seven_seg_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                         11111110
                 iSTATE0 |                              001 |                         11111101
                 iSTATE1 |                              010 |                         11111011
                 iSTATE2 |                              011 |                         11110111
                 iSTATE3 |                              100 |                         11101111
                 iSTATE4 |                              101 |                         11011111
                 iSTATE5 |                              110 |                         10111111
                 iSTATE6 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seg_select_reg' using encoding 'sequential' in module 'Seven_seg_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 990.047 ; gain = 357.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               27 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 9     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 24    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Decoder 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 4     
Module Seven_seg_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module Timer_Setter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module Overflow_Handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module Switch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U17/En_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 990.047 ; gain = 357.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 990.047 ; gain = 357.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 990.047 ; gain = 357.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 990.047 ; gain = 357.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 993.914 ; gain = 361.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 993.914 ; gain = 361.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 993.914 ; gain = 361.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 993.914 ; gain = 361.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 993.914 ; gain = 361.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 993.914 ; gain = 361.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     7|
|4     |LUT2   |    34|
|5     |LUT3   |    42|
|6     |LUT4   |    70|
|7     |LUT5   |     6|
|8     |LUT6   |    35|
|9     |MUXF7  |     7|
|10    |FDCE   |   120|
|11    |FDPE   |    23|
|12    |IBUF   |    14|
|13    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |   381|
|2     |  U10          |Decoder          |    42|
|3     |  U11          |Decoder_0        |    42|
|4     |  U12          |Seven_seg_driver |    57|
|5     |  U16          |Timer_Setter     |    18|
|6     |  U18          |Prescaler        |    70|
|7     |  U19          |Switch           |     4|
|8     |  U4           |Timer_Clock      |    59|
|9     |    min        |Minute_counter_5 |    24|
|10    |      tens_min |Counter_9        |     8|
|11    |      unit_min |Counter_10       |    16|
|12    |    sec        |Second_counter_6 |    35|
|13    |      tens_sec |Counter_7        |    19|
|14    |      unit_sec |Counter_8        |    16|
|15    |  U9           |Timer_Clock_1    |    59|
|16    |    min        |Minute_counter   |    24|
|17    |      tens_min |Counter_3        |     8|
|18    |      unit_min |Counter_4        |    16|
|19    |    sec        |Second_counter   |    35|
|20    |      tens_sec |Counter          |    19|
|21    |      unit_sec |Counter_2        |    16|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 993.914 ; gain = 361.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 993.914 ; gain = 248.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 993.914 ; gain = 361.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1011.637 ; gain = 655.230
# report_utilization -file {Top_utilization_synth.rpt}
# write_edf -force {Top.edn}
C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/synthesis/Top.edn
# write_verilog -force {Top.v}
# write_xdc -force {Top.xdc}
# write_checkpoint -force Top_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.637 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Desktop/414865/ZegarSzachowy-main/ZegarSzachowy/synthesis/Top_synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 13:48:53 2025...
