{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524540936788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524540936791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 23 23:35:36 2018 " "Processing started: Mon Apr 23 23:35:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524540936791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524540936791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524540936791 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524540937060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524540937175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524540937175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524540937177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524540937177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_text.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text " "Found entity 1: vga_text" {  } { { "vga_text.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_text.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524540937179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524540937179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_testbench " "Found entity 1: vga_text_testbench" {  } { { "vga_text_testbench.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_text_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524540937180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524540937180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_test.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_test " "Found entity 1: vga_text_test" {  } { { "vga_text_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_text_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524540937182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524540937182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Testbench " "Found entity 1: VGA_Testbench" {  } { { "VGA_Testbench.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/VGA_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524540937183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524540937183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_lookup.v 1 1 " "Found 1 design units, including 1 entities, in source file character_lookup.v" { { "Info" "ISGN_ENTITY_NAME" "1 character_lookup " "Found entity 1: character_lookup" {  } { { "character_lookup.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/character_lookup.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524540937185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524540937185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524540937186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524540937186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_test " "Elaborating entity \"vga_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524540937270 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524540937952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524540937952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524540938054 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524540938054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524540938054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524540938065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 23 23:35:38 2018 " "Processing ended: Mon Apr 23 23:35:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524540938065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524540938065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524540938065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524540938065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524540940463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524540940464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 23 23:35:40 2018 " "Processing started: Mon Apr 23 23:35:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524540940464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524540940464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_test -c vga_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524540940465 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1524540940496 ""}
{ "Info" "0" "" "Project  = vga_test" {  } {  } 0 0 "Project  = vga_test" 0 0 "Fitter" 0 0 1524540940499 ""}
{ "Info" "0" "" "Revision = vga_test" {  } {  } 0 0 "Revision = vga_test" 0 0 "Fitter" 0 0 1524540940499 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1524540940622 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_test EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"vga_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524540940630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524540940721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524540940724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524540940724 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524540941082 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1524540941111 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524540941385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524540941385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524540941385 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524540941385 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524540941401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524540941401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524540941401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524540941401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524540941401 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1524540941401 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524540941410 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { LEDG[0] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 4 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { LEDG[1] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 4 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { LEDG[2] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 4 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { LEDG[3] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 4 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { LEDG[4] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 4 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { LEDG[5] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 4 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { LEDG[6] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 4 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { LEDG[7] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 4 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[8\] " "Pin LEDG\[8\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { LEDG[8] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 4 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[9\] " "Pin LEDG\[9\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { LEDG[9] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 4 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWITCH\[0\] " "Pin SWITCH\[0\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { SWITCH[0] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 3 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SWITCH[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWITCH\[1\] " "Pin SWITCH\[1\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { SWITCH[1] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 3 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SWITCH[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWITCH\[2\] " "Pin SWITCH\[2\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { SWITCH[2] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 3 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SWITCH[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWITCH\[3\] " "Pin SWITCH\[3\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { SWITCH[3] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 3 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SWITCH[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWITCH\[4\] " "Pin SWITCH\[4\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { SWITCH[4] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 3 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SWITCH[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWITCH\[5\] " "Pin SWITCH\[5\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { SWITCH[5] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 3 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SWITCH[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWITCH\[6\] " "Pin SWITCH\[6\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { SWITCH[6] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 3 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SWITCH[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWITCH\[7\] " "Pin SWITCH\[7\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { SWITCH[7] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 3 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SWITCH[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWITCH\[8\] " "Pin SWITCH\[8\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { SWITCH[8] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 3 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SWITCH[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWITCH\[9\] " "Pin SWITCH\[9\] not assigned to an exact location on the device" {  } { { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/pin_planner.ppl" { SWITCH[9] } } } { "vga_test.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/vga_test.v" 3 0 0 } } { "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/tim/Rowan/DigitalSystems/Altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SWITCH[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1524540942675 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1524540942675 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_test.sdc " "Synopsys Design Constraints File file not found: 'vga_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1524540942873 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1524540942873 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1524540942874 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1524540942875 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1524540942876 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1524540942876 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1524540942876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524540942880 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524540942880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524540942881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524540942882 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524540942883 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524540942883 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524540942883 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524540942883 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524540942883 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1524540942884 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524540942884 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 10 10 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 10 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1524540942886 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1524540942886 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1524540942886 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1524540942888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1524540942888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1524540942888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1524540942888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1524540942888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1524540942888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1524540942888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1524540942888 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1524540942888 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1524540942888 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524540942921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524540943829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524540943887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524540943897 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524540944080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524540944080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524540944303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1524540944910 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524540944910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524540945074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1524540945076 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1524540945076 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524540945076 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1524540945084 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524540945131 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524540945491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524540945528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524540945907 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524540946299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/output_files/vga_test.fit.smsg " "Generated suppressed messages file /home/tim/Rowan/Classes/ComputerArchitecture/vga_test/output_files/vga_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524540947498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524540947683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 23 23:35:47 2018 " "Processing ended: Mon Apr 23 23:35:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524540947683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524540947683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524540947683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524540947683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524540950141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524540950143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 23 23:35:49 2018 " "Processing started: Mon Apr 23 23:35:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524540950143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524540950143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_test -c vga_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524540950144 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524540951147 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524540951175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524540951484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 23 23:35:51 2018 " "Processing ended: Mon Apr 23 23:35:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524540951484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524540951484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524540951484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524540951484 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524540951614 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524540953513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524540953514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 23 23:35:53 2018 " "Processing started: Mon Apr 23 23:35:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524540953514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524540953514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_test -c vga_test " "Command: quartus_sta vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524540953515 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1524540953558 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524540953769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1524540953771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1524540953859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1524540953859 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_test.sdc " "Synopsys Design Constraints File file not found: 'vga_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1524540954101 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1524540954101 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1524540954102 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1524540954102 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1524540954102 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1524540954103 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1524540954104 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1524540954109 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1524540954110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954116 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1524540954128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1524540954170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1524540954775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1524540954797 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1524540954797 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1524540954797 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1524540954797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954801 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1524540954804 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1524540954898 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1524540954898 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1524540954899 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1524540954899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524540954908 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1524540955062 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1524540955062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524540955089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 23 23:35:55 2018 " "Processing ended: Mon Apr 23 23:35:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524540955089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524540955089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524540955089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524540955089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524540958093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524540958094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 23 23:35:57 2018 " "Processing started: Mon Apr 23 23:35:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524540958094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524540958094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_test -c vga_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524540958095 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_test_6_1200mv_85c_slow.vo /home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/ simulation " "Generated file vga_test_6_1200mv_85c_slow.vo in folder \"/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524540958511 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_test_6_1200mv_0c_slow.vo /home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/ simulation " "Generated file vga_test_6_1200mv_0c_slow.vo in folder \"/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524540958534 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_test_min_1200mv_0c_fast.vo /home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/ simulation " "Generated file vga_test_min_1200mv_0c_fast.vo in folder \"/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524540958562 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_test.vo /home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/ simulation " "Generated file vga_test.vo in folder \"/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524540958590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_test_6_1200mv_85c_v_slow.sdo /home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/ simulation " "Generated file vga_test_6_1200mv_85c_v_slow.sdo in folder \"/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524540958627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_test_6_1200mv_0c_v_slow.sdo /home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/ simulation " "Generated file vga_test_6_1200mv_0c_v_slow.sdo in folder \"/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524540958652 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_test_min_1200mv_0c_v_fast.sdo /home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/ simulation " "Generated file vga_test_min_1200mv_0c_v_fast.sdo in folder \"/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524540958674 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_test_v.sdo /home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/ simulation " "Generated file vga_test_v.sdo in folder \"/home/tim/Rowan/Classes/ComputerArchitecture/vga_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1524540958706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524540958785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 23 23:35:58 2018 " "Processing ended: Mon Apr 23 23:35:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524540958785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524540958785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524540958785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524540958785 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524540958939 ""}
