Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec 14 13:38:02 2018
| Host         : Neuromancer running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file lenet5top_timing_summary_routed.rpt -pb lenet5top_timing_summary_routed.pb -rpx lenet5top_timing_summary_routed.rpx -warn_on_violation
| Design       : lenet5top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: uart_0/TX_inst/FSM_onehot_sstateTX_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uart_0/scount12_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3832 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.890        0.000                      0                 9753        0.030        0.000                      0                 9753        3.000        0.000                       0                  3824  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.890        0.000                      0                 9753        0.113        0.000                      0                 9753        8.750        0.000                       0                  3820  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.892        0.000                      0                 9753        0.113        0.000                      0                 9753        8.750        0.000                       0                  3820  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.890        0.000                      0                 9753        0.030        0.000                      0                 9753  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.890        0.000                      0                 9753        0.030        0.000                      0                 9753  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.068ns  (logic 9.031ns (52.912%)  route 8.037ns (47.088%))
  Logic Levels:           8  (DSP48E1=3 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[41]
                         net (fo=1, routed)           1.397    15.157    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[41]
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124    15.281 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.779    16.059    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/DSP_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=1, routed)           0.000    16.183    lenet5_0/U0/grp_fu_1453_p2[23]
    SLICE_X57Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.665    18.644    lenet5_0/U0/ap_clk
    SLICE_X57Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[23]/C
                         clock pessimism              0.480    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.032    19.073    lenet5_0/U0/reg_1488_reg[23]
  -------------------------------------------------------------------
                         required time                         19.073    
                         arrival time                         -16.183    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.007ns  (logic 9.031ns (53.102%)  route 7.976ns (46.898%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[26]
                         net (fo=2, routed)           1.381    15.141    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[19]
    SLICE_X53Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.265 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.734    15.998    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.124    16.122 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0/O
                         net (fo=1, routed)           0.000    16.122    lenet5_0/U0/grp_fu_1453_p2[20]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[20]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.029    19.069    lenet5_0/U0/reg_1488_reg[20]
  -------------------------------------------------------------------
                         required time                         19.069    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.936ns  (logic 9.031ns (53.326%)  route 7.905ns (46.675%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[23]
                         net (fo=2, routed)           1.325    15.084    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[16]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.208 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.719    15.927    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.051 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=1, routed)           0.000    16.051    lenet5_0/U0/grp_fu_1453_p2[16]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[16]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.031    19.070    lenet5_0/U0/reg_1488_reg[16]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                         -16.051    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.914ns  (logic 9.031ns (53.393%)  route 7.883ns (46.607%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[25]
                         net (fo=2, routed)           1.335    15.094    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[18]
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.218 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.687    15.905    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.029 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0/O
                         net (fo=1, routed)           0.000    16.029    lenet5_0/U0/grp_fu_1453_p2[18]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[18]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.031    19.070    lenet5_0/U0/reg_1488_reg[18]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                         -16.029    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.895ns  (logic 9.031ns (53.454%)  route 7.864ns (46.546%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[21]
                         net (fo=2, routed)           1.132    14.892    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[14]
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.016 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.871    15.886    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.010 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0/O
                         net (fo=1, routed)           0.000    16.010    lenet5_0/U0/grp_fu_1453_p2[15]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[15]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.029    19.068    lenet5_0/U0/reg_1488_reg[15]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.882ns  (logic 9.031ns (53.494%)  route 7.851ns (46.506%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[17]
                         net (fo=2, routed)           1.024    14.783    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[10]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124    14.907 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.967    15.874    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1_n_0
    SLICE_X58Y32         LUT2 (Prop_lut2_I0_O)        0.124    15.998 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0/O
                         net (fo=1, routed)           0.000    15.998    lenet5_0/U0/grp_fu_1453_p2[11]
    SLICE_X58Y32         FDRE                                         r  lenet5_0/U0/reg_1488_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.666    18.645    lenet5_0/U0/ap_clk
    SLICE_X58Y32         FDRE                                         r  lenet5_0/U0/reg_1488_reg[11]/C
                         clock pessimism              0.480    19.126    
                         clock uncertainty           -0.084    19.042    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.077    19.119    lenet5_0/U0/reg_1488_reg[11]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                         -15.998    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 lenet5_0/U0/b_k_3_reg_1275_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.051ns  (logic 2.431ns (15.145%)  route 13.620ns (84.855%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.795    -0.745    lenet5_0/U0/ap_clk
    SLICE_X66Y31         FDRE                                         r  lenet5_0/U0/b_k_3_reg_1275_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  lenet5_0/U0/b_k_3_reg_1275_reg[2]/Q
                         net (fo=13, routed)          1.651     1.424    lenet5_0/U0/p_shl32_fu_3872_p3[9]
    SLICE_X64Y17         LUT5 (Prop_lut5_I3_O)        0.124     1.548 r  lenet5_0/U0/q0_reg_0_0_i_27/O
                         net (fo=1, routed)           0.000     1.548    lenet5_0/U0/q0_reg_0_0_i_27_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.098 r  lenet5_0/U0/q0_reg_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.098    lenet5_0/U0/q0_reg_0_0_i_13_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.411 r  lenet5_0/U0/q0_reg_0_0_i_8/O[3]
                         net (fo=2, routed)           0.662     3.073    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/tmp26_fu_3928_p2[7]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.306     3.379 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_10/O
                         net (fo=1, routed)           0.000     3.379    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_10_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.777 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.777    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_2_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.999 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_1/O[0]
                         net (fo=64, routed)         11.307    15.306    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/tmp_151_fu_3937_p2[15]
    RAMB36_X2Y36         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.750    18.730    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X2Y36         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/CLKARDCLK
                         clock pessimism              0.480    19.210    
                         clock uncertainty           -0.084    19.127    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.690    18.437    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -15.306    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.823ns  (logic 9.031ns (53.684%)  route 7.792ns (46.316%))
  Logic Levels:           8  (DSP48E1=3 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[29]
                         net (fo=1, routed)           0.985    14.745    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[22]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.869 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.945    15.814    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/DSP
    SLICE_X56Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.938 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[22]_INST_0/O
                         net (fo=1, routed)           0.000    15.938    lenet5_0/U0/grp_fu_1453_p2[22]
    SLICE_X56Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.665    18.644    lenet5_0/U0/ap_clk
    SLICE_X56Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[22]/C
                         clock pessimism              0.480    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.081    19.122    lenet5_0/U0/reg_1488_reg[22]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 9.057ns (53.928%)  route 7.737ns (46.072%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[10]
                         net (fo=2, routed)           1.168    14.927    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[3]
    SLICE_X55Y33         LUT6 (Prop_lut6_I1_O)        0.124    15.051 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.708    15.760    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.150    15.910 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=1, routed)           0.000    15.910    lenet5_0/U0/grp_fu_1453_p2[4]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[4]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.075    19.115    lenet5_0/U0/reg_1488_reg[4]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -15.910    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 9.031ns (53.926%)  route 7.716ns (46.074%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[28]
                         net (fo=2, routed)           1.137    14.896    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[21]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.020 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.718    15.739    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.124    15.863 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0/O
                         net (fo=1, routed)           0.000    15.863    lenet5_0/U0/grp_fu_1453_p2[21]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[21]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.031    19.071    lenet5_0/U0/reg_1488_reg[21]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                         -15.863    
  -------------------------------------------------------------------
                         slack                                  3.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp8_reg_4698_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_72_reg_4724_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.275ns (66.308%)  route 0.140ns (33.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.633    -0.531    lenet5_0/U0/ap_clk
    SLICE_X58Y49         FDRE                                         r  lenet5_0/U0/tmp8_reg_4698_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  lenet5_0/U0/tmp8_reg_4698_reg[10]/Q
                         net (fo=1, routed)           0.140    -0.227    lenet5_0/U0/tmp8_reg_4698[10]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.116 r  lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.116    lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1_n_5
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.838    -0.835    lenet5_0/U0/ap_clk
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[10]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.102    -0.229    lenet5_0/U0/tmp_72_reg_4724_reg[10]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp13_reg_4570_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_80_reg_4680_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.275ns (56.616%)  route 0.211ns (43.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.630    -0.534    lenet5_0/U0/ap_clk
    SLICE_X50Y42         FDRE                                         r  lenet5_0/U0/tmp13_reg_4570_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  lenet5_0/U0/tmp13_reg_4570_reg[10]/Q
                         net (fo=1, routed)           0.211    -0.159    lenet5_0/U0/tmp13_reg_4570[10]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.048 r  lenet5_0/U0/tmp_80_reg_4680_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.048    lenet5_0/U0/tmp_80_fu_2979_p2[10]
    SLICE_X52Y43         FDRE                                         r  lenet5_0/U0/tmp_80_reg_4680_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.904    -0.769    lenet5_0/U0/ap_clk
    SLICE_X52Y43         FDRE                                         r  lenet5_0/U0/tmp_80_reg_4680_reg[10]/C
                         clock pessimism              0.501    -0.269    
    SLICE_X52Y43         FDRE (Hold_fdre_C_D)         0.105    -0.164    lenet5_0/U0/tmp_80_reg_4680_reg[10]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 lenet5_0/U0/x_assign_reg_980_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.840%)  route 0.219ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.638    -0.526    lenet5_0/U0/ap_clk
    SLICE_X34Y49         FDSE                                         r  lenet5_0/U0/x_assign_reg_980_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDSE (Prop_fdse_C_Q)         0.164    -0.362 r  lenet5_0/U0/x_assign_reg_980_reg[28]/Q
                         net (fo=2, routed)           0.219    -0.143    lenet5_0/U0/x_assign_reg_980[28]
    SLICE_X34Y52         FDRE                                         r  lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.842    -0.831    lenet5_0/U0/ap_clk
    SLICE_X34Y52         FDRE                                         r  lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.052    -0.275    lenet5_0/U0/p_Val2_s_reg_4470_reg[28]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.639    -0.525    lenet5_0/U0/lenetSynthMatlab_bkb_U17/ap_clk
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/Q
                         net (fo=2, routed)           0.067    -0.317    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/s_axis_a_tdata[0]
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.913    -0.760    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/aclk
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.236    -0.525    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.075    -0.450    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.632    -0.532    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/ap_clk
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/Q
                         net (fo=8, routed)           0.068    -0.323    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[13]
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.907    -0.766    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.235    -0.532    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.071    -0.461    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp8_reg_4698_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_72_reg_4724_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.378ns (85.328%)  route 0.065ns (14.672%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.633    -0.531    lenet5_0/U0/ap_clk
    SLICE_X58Y49         FDRE                                         r  lenet5_0/U0/tmp8_reg_4698_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  lenet5_0/U0/tmp8_reg_4698_reg[7]/Q
                         net (fo=2, routed)           0.064    -0.302    lenet5_0/U0/tmp8_reg_4698[7]
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  lenet5_0/U0/tmp_72_reg_4724[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    lenet5_0/U0/tmp_72_reg_4724[7]_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.142 r  lenet5_0/U0/tmp_72_reg_4724_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    lenet5_0/U0/tmp_72_reg_4724_reg[7]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.088 r  lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.088    lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.838    -0.835    lenet5_0/U0/ap_clk
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[8]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.102    -0.229    lenet5_0/U0/tmp_72_reg_4724_reg[8]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.317%)  route 0.090ns (32.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.624    -0.540    lenet5_0/U0/grp_f_sum_fu_1404/ap_clk
    SLICE_X63Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/Q
                         net (fo=8, routed)           0.090    -0.308    lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg_n_0_[2]
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.263 r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348[4]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.896    -0.777    lenet5_0/U0/grp_f_sum_fu_1404/ap_clk
    SLICE_X62Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/C
                         clock pessimism              0.251    -0.527    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.120    -0.407    lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.149%)  route 0.118ns (38.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.638    -0.526    lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/ap_clk
    SLICE_X28Y43         FDRE                                         r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/Q
                         net (fo=1, routed)           0.118    -0.266    lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg_n_0_[14]
    SLICE_X30Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/din1_buf1[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    lenet5_0/U0/lenetSynthMatlab_bkb_U17/q0_reg[14]
    SLICE_X30Y44         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.912    -0.761    lenet5_0/U0/lenetSynthMatlab_bkb_U17/ap_clk
    SLICE_X30Y44         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120    -0.370    lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 lenet5_0/U0/ap_CS_fsm_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/j_3_reg_4820_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.187ns (41.264%)  route 0.266ns (58.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.632    -0.532    lenet5_0/U0/ap_clk
    SLICE_X51Y49         FDRE                                         r  lenet5_0/U0/ap_CS_fsm_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  lenet5_0/U0/ap_CS_fsm_reg[70]/Q
                         net (fo=17, routed)          0.266    -0.124    lenet5_0/U0/ap_CS_fsm_state71
    SLICE_X52Y50         LUT3 (Prop_lut3_I1_O)        0.046    -0.078 r  lenet5_0/U0/j_3_reg_4820[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    lenet5_0/U0/j_3_reg_4820[0]_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  lenet5_0/U0/j_3_reg_4820_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.835    -0.838    lenet5_0/U0/ap_clk
    SLICE_X52Y50         FDRE                                         r  lenet5_0/U0/j_3_reg_4820_reg[0]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.107    -0.227    lenet5_0/U0/j_3_reg_4820_reg[0]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 lenet5_0/U0/phi_mul2_reg_925_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.565    -0.599    lenet5_0/U0/ap_clk
    SLICE_X47Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_reg_925_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  lenet5_0/U0/phi_mul2_reg_925_reg[9]/Q
                         net (fo=2, routed)           0.101    -0.357    lenet5_0/U0/phi_mul2_reg_925_reg_n_0_[9]
    SLICE_X49Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.836    -0.837    lenet5_0/U0/ap_clk
    SLICE_X49Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.076    -0.507    lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y32     rx_fifo_0/smem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y59     tx_fifo_0/smem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2      lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y27     lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_23/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y21     lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y33     lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_24/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y0      lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y36     lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6      lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y35     lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_26/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y41     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y42     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y41     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y42     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y41     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y42     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y41     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y42     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y42     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y41     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y33     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y33     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y33     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y33     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y34     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y34     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y34     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__19/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y34     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y32     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y32     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__22/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_div_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.068ns  (logic 9.031ns (52.912%)  route 8.037ns (47.088%))
  Logic Levels:           8  (DSP48E1=3 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[41]
                         net (fo=1, routed)           1.397    15.157    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[41]
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124    15.281 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.779    16.059    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/DSP_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=1, routed)           0.000    16.183    lenet5_0/U0/grp_fu_1453_p2[23]
    SLICE_X57Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.665    18.644    lenet5_0/U0/ap_clk
    SLICE_X57Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[23]/C
                         clock pessimism              0.480    19.125    
                         clock uncertainty           -0.082    19.043    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.032    19.075    lenet5_0/U0/reg_1488_reg[23]
  -------------------------------------------------------------------
                         required time                         19.075    
                         arrival time                         -16.183    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.007ns  (logic 9.031ns (53.102%)  route 7.976ns (46.898%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[26]
                         net (fo=2, routed)           1.381    15.141    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[19]
    SLICE_X53Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.265 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.734    15.998    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.124    16.122 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0/O
                         net (fo=1, routed)           0.000    16.122    lenet5_0/U0/grp_fu_1453_p2[20]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[20]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.082    19.042    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.029    19.071    lenet5_0/U0/reg_1488_reg[20]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.936ns  (logic 9.031ns (53.326%)  route 7.905ns (46.675%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[23]
                         net (fo=2, routed)           1.325    15.084    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[16]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.208 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.719    15.927    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.051 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=1, routed)           0.000    16.051    lenet5_0/U0/grp_fu_1453_p2[16]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[16]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.082    19.041    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.031    19.072    lenet5_0/U0/reg_1488_reg[16]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                         -16.051    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.914ns  (logic 9.031ns (53.393%)  route 7.883ns (46.607%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[25]
                         net (fo=2, routed)           1.335    15.094    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[18]
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.218 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.687    15.905    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.029 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0/O
                         net (fo=1, routed)           0.000    16.029    lenet5_0/U0/grp_fu_1453_p2[18]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[18]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.082    19.041    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.031    19.072    lenet5_0/U0/reg_1488_reg[18]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                         -16.029    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.895ns  (logic 9.031ns (53.454%)  route 7.864ns (46.546%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[21]
                         net (fo=2, routed)           1.132    14.892    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[14]
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.016 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.871    15.886    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.010 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0/O
                         net (fo=1, routed)           0.000    16.010    lenet5_0/U0/grp_fu_1453_p2[15]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[15]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.082    19.041    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.029    19.070    lenet5_0/U0/reg_1488_reg[15]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.882ns  (logic 9.031ns (53.494%)  route 7.851ns (46.506%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[17]
                         net (fo=2, routed)           1.024    14.783    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[10]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124    14.907 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.967    15.874    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1_n_0
    SLICE_X58Y32         LUT2 (Prop_lut2_I0_O)        0.124    15.998 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0/O
                         net (fo=1, routed)           0.000    15.998    lenet5_0/U0/grp_fu_1453_p2[11]
    SLICE_X58Y32         FDRE                                         r  lenet5_0/U0/reg_1488_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.666    18.645    lenet5_0/U0/ap_clk
    SLICE_X58Y32         FDRE                                         r  lenet5_0/U0/reg_1488_reg[11]/C
                         clock pessimism              0.480    19.126    
                         clock uncertainty           -0.082    19.044    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.077    19.121    lenet5_0/U0/reg_1488_reg[11]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                         -15.998    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 lenet5_0/U0/b_k_3_reg_1275_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.051ns  (logic 2.431ns (15.145%)  route 13.620ns (84.855%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.795    -0.745    lenet5_0/U0/ap_clk
    SLICE_X66Y31         FDRE                                         r  lenet5_0/U0/b_k_3_reg_1275_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  lenet5_0/U0/b_k_3_reg_1275_reg[2]/Q
                         net (fo=13, routed)          1.651     1.424    lenet5_0/U0/p_shl32_fu_3872_p3[9]
    SLICE_X64Y17         LUT5 (Prop_lut5_I3_O)        0.124     1.548 r  lenet5_0/U0/q0_reg_0_0_i_27/O
                         net (fo=1, routed)           0.000     1.548    lenet5_0/U0/q0_reg_0_0_i_27_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.098 r  lenet5_0/U0/q0_reg_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.098    lenet5_0/U0/q0_reg_0_0_i_13_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.411 r  lenet5_0/U0/q0_reg_0_0_i_8/O[3]
                         net (fo=2, routed)           0.662     3.073    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/tmp26_fu_3928_p2[7]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.306     3.379 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_10/O
                         net (fo=1, routed)           0.000     3.379    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_10_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.777 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.777    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_2_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.999 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_1/O[0]
                         net (fo=64, routed)         11.307    15.306    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/tmp_151_fu_3937_p2[15]
    RAMB36_X2Y36         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.750    18.730    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X2Y36         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/CLKARDCLK
                         clock pessimism              0.480    19.210    
                         clock uncertainty           -0.082    19.129    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.690    18.439    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25
  -------------------------------------------------------------------
                         required time                         18.439    
                         arrival time                         -15.306    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.823ns  (logic 9.031ns (53.684%)  route 7.792ns (46.316%))
  Logic Levels:           8  (DSP48E1=3 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[29]
                         net (fo=1, routed)           0.985    14.745    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[22]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.869 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.945    15.814    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/DSP
    SLICE_X56Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.938 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[22]_INST_0/O
                         net (fo=1, routed)           0.000    15.938    lenet5_0/U0/grp_fu_1453_p2[22]
    SLICE_X56Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.665    18.644    lenet5_0/U0/ap_clk
    SLICE_X56Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[22]/C
                         clock pessimism              0.480    19.125    
                         clock uncertainty           -0.082    19.043    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.081    19.124    lenet5_0/U0/reg_1488_reg[22]
  -------------------------------------------------------------------
                         required time                         19.124    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 9.057ns (53.928%)  route 7.737ns (46.072%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[10]
                         net (fo=2, routed)           1.168    14.927    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[3]
    SLICE_X55Y33         LUT6 (Prop_lut6_I1_O)        0.124    15.051 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.708    15.760    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.150    15.910 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=1, routed)           0.000    15.910    lenet5_0/U0/grp_fu_1453_p2[4]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[4]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.082    19.042    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.075    19.117    lenet5_0/U0/reg_1488_reg[4]
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                         -15.910    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 9.031ns (53.926%)  route 7.716ns (46.074%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[28]
                         net (fo=2, routed)           1.137    14.896    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[21]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.020 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.718    15.739    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.124    15.863 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0/O
                         net (fo=1, routed)           0.000    15.863    lenet5_0/U0/grp_fu_1453_p2[21]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[21]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.082    19.042    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.031    19.073    lenet5_0/U0/reg_1488_reg[21]
  -------------------------------------------------------------------
                         required time                         19.073    
                         arrival time                         -15.863    
  -------------------------------------------------------------------
                         slack                                  3.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp8_reg_4698_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_72_reg_4724_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.275ns (66.308%)  route 0.140ns (33.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.633    -0.531    lenet5_0/U0/ap_clk
    SLICE_X58Y49         FDRE                                         r  lenet5_0/U0/tmp8_reg_4698_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  lenet5_0/U0/tmp8_reg_4698_reg[10]/Q
                         net (fo=1, routed)           0.140    -0.227    lenet5_0/U0/tmp8_reg_4698[10]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.116 r  lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.116    lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1_n_5
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.838    -0.835    lenet5_0/U0/ap_clk
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[10]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.102    -0.229    lenet5_0/U0/tmp_72_reg_4724_reg[10]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp13_reg_4570_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_80_reg_4680_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.275ns (56.616%)  route 0.211ns (43.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.630    -0.534    lenet5_0/U0/ap_clk
    SLICE_X50Y42         FDRE                                         r  lenet5_0/U0/tmp13_reg_4570_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  lenet5_0/U0/tmp13_reg_4570_reg[10]/Q
                         net (fo=1, routed)           0.211    -0.159    lenet5_0/U0/tmp13_reg_4570[10]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.048 r  lenet5_0/U0/tmp_80_reg_4680_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.048    lenet5_0/U0/tmp_80_fu_2979_p2[10]
    SLICE_X52Y43         FDRE                                         r  lenet5_0/U0/tmp_80_reg_4680_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.904    -0.769    lenet5_0/U0/ap_clk
    SLICE_X52Y43         FDRE                                         r  lenet5_0/U0/tmp_80_reg_4680_reg[10]/C
                         clock pessimism              0.501    -0.269    
    SLICE_X52Y43         FDRE (Hold_fdre_C_D)         0.105    -0.164    lenet5_0/U0/tmp_80_reg_4680_reg[10]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 lenet5_0/U0/x_assign_reg_980_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.840%)  route 0.219ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.638    -0.526    lenet5_0/U0/ap_clk
    SLICE_X34Y49         FDSE                                         r  lenet5_0/U0/x_assign_reg_980_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDSE (Prop_fdse_C_Q)         0.164    -0.362 r  lenet5_0/U0/x_assign_reg_980_reg[28]/Q
                         net (fo=2, routed)           0.219    -0.143    lenet5_0/U0/x_assign_reg_980[28]
    SLICE_X34Y52         FDRE                                         r  lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.842    -0.831    lenet5_0/U0/ap_clk
    SLICE_X34Y52         FDRE                                         r  lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.052    -0.275    lenet5_0/U0/p_Val2_s_reg_4470_reg[28]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.639    -0.525    lenet5_0/U0/lenetSynthMatlab_bkb_U17/ap_clk
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/Q
                         net (fo=2, routed)           0.067    -0.317    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/s_axis_a_tdata[0]
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.913    -0.760    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/aclk
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.236    -0.525    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.075    -0.450    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.632    -0.532    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/ap_clk
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/Q
                         net (fo=8, routed)           0.068    -0.323    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[13]
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.907    -0.766    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.235    -0.532    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.071    -0.461    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp8_reg_4698_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_72_reg_4724_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.378ns (85.328%)  route 0.065ns (14.672%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.633    -0.531    lenet5_0/U0/ap_clk
    SLICE_X58Y49         FDRE                                         r  lenet5_0/U0/tmp8_reg_4698_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  lenet5_0/U0/tmp8_reg_4698_reg[7]/Q
                         net (fo=2, routed)           0.064    -0.302    lenet5_0/U0/tmp8_reg_4698[7]
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  lenet5_0/U0/tmp_72_reg_4724[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    lenet5_0/U0/tmp_72_reg_4724[7]_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.142 r  lenet5_0/U0/tmp_72_reg_4724_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    lenet5_0/U0/tmp_72_reg_4724_reg[7]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.088 r  lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.088    lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.838    -0.835    lenet5_0/U0/ap_clk
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[8]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.102    -0.229    lenet5_0/U0/tmp_72_reg_4724_reg[8]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.317%)  route 0.090ns (32.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.624    -0.540    lenet5_0/U0/grp_f_sum_fu_1404/ap_clk
    SLICE_X63Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/Q
                         net (fo=8, routed)           0.090    -0.308    lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg_n_0_[2]
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.263 r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348[4]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.896    -0.777    lenet5_0/U0/grp_f_sum_fu_1404/ap_clk
    SLICE_X62Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/C
                         clock pessimism              0.251    -0.527    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.120    -0.407    lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.149%)  route 0.118ns (38.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.638    -0.526    lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/ap_clk
    SLICE_X28Y43         FDRE                                         r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/Q
                         net (fo=1, routed)           0.118    -0.266    lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg_n_0_[14]
    SLICE_X30Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/din1_buf1[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    lenet5_0/U0/lenetSynthMatlab_bkb_U17/q0_reg[14]
    SLICE_X30Y44         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.912    -0.761    lenet5_0/U0/lenetSynthMatlab_bkb_U17/ap_clk
    SLICE_X30Y44         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120    -0.370    lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 lenet5_0/U0/ap_CS_fsm_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/j_3_reg_4820_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.187ns (41.264%)  route 0.266ns (58.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.632    -0.532    lenet5_0/U0/ap_clk
    SLICE_X51Y49         FDRE                                         r  lenet5_0/U0/ap_CS_fsm_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  lenet5_0/U0/ap_CS_fsm_reg[70]/Q
                         net (fo=17, routed)          0.266    -0.124    lenet5_0/U0/ap_CS_fsm_state71
    SLICE_X52Y50         LUT3 (Prop_lut3_I1_O)        0.046    -0.078 r  lenet5_0/U0/j_3_reg_4820[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    lenet5_0/U0/j_3_reg_4820[0]_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  lenet5_0/U0/j_3_reg_4820_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.835    -0.838    lenet5_0/U0/ap_clk
    SLICE_X52Y50         FDRE                                         r  lenet5_0/U0/j_3_reg_4820_reg[0]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.107    -0.227    lenet5_0/U0/j_3_reg_4820_reg[0]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 lenet5_0/U0/phi_mul2_reg_925_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.565    -0.599    lenet5_0/U0/ap_clk
    SLICE_X47Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_reg_925_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  lenet5_0/U0/phi_mul2_reg_925_reg[9]/Q
                         net (fo=2, routed)           0.101    -0.357    lenet5_0/U0/phi_mul2_reg_925_reg_n_0_[9]
    SLICE_X49Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.836    -0.837    lenet5_0/U0/ap_clk
    SLICE_X49Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.076    -0.507    lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y32     rx_fifo_0/smem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y59     tx_fifo_0/smem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2      lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y27     lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_23/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y21     lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y33     lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_24/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y0      lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y36     lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6      lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y35     lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_26/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y41     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y42     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y41     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y42     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y41     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y42     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y41     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y42     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y42     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y41     lenet5_0/U0/fv13_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y33     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y33     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y33     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y33     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y34     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y34     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y34     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__19/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y34     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y32     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y32     lenet5_0/U0/fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__22/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_div_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_div_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.068ns  (logic 9.031ns (52.912%)  route 8.037ns (47.088%))
  Logic Levels:           8  (DSP48E1=3 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[41]
                         net (fo=1, routed)           1.397    15.157    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[41]
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124    15.281 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.779    16.059    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/DSP_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=1, routed)           0.000    16.183    lenet5_0/U0/grp_fu_1453_p2[23]
    SLICE_X57Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.665    18.644    lenet5_0/U0/ap_clk
    SLICE_X57Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[23]/C
                         clock pessimism              0.480    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.032    19.073    lenet5_0/U0/reg_1488_reg[23]
  -------------------------------------------------------------------
                         required time                         19.073    
                         arrival time                         -16.183    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.007ns  (logic 9.031ns (53.102%)  route 7.976ns (46.898%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[26]
                         net (fo=2, routed)           1.381    15.141    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[19]
    SLICE_X53Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.265 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.734    15.998    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.124    16.122 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0/O
                         net (fo=1, routed)           0.000    16.122    lenet5_0/U0/grp_fu_1453_p2[20]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[20]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.029    19.069    lenet5_0/U0/reg_1488_reg[20]
  -------------------------------------------------------------------
                         required time                         19.069    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.936ns  (logic 9.031ns (53.326%)  route 7.905ns (46.675%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[23]
                         net (fo=2, routed)           1.325    15.084    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[16]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.208 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.719    15.927    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.051 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=1, routed)           0.000    16.051    lenet5_0/U0/grp_fu_1453_p2[16]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[16]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.031    19.070    lenet5_0/U0/reg_1488_reg[16]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                         -16.051    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.914ns  (logic 9.031ns (53.393%)  route 7.883ns (46.607%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[25]
                         net (fo=2, routed)           1.335    15.094    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[18]
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.218 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.687    15.905    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.029 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0/O
                         net (fo=1, routed)           0.000    16.029    lenet5_0/U0/grp_fu_1453_p2[18]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[18]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.031    19.070    lenet5_0/U0/reg_1488_reg[18]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                         -16.029    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.895ns  (logic 9.031ns (53.454%)  route 7.864ns (46.546%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[21]
                         net (fo=2, routed)           1.132    14.892    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[14]
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.016 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.871    15.886    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.010 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0/O
                         net (fo=1, routed)           0.000    16.010    lenet5_0/U0/grp_fu_1453_p2[15]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[15]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.029    19.068    lenet5_0/U0/reg_1488_reg[15]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.882ns  (logic 9.031ns (53.494%)  route 7.851ns (46.506%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[17]
                         net (fo=2, routed)           1.024    14.783    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[10]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124    14.907 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.967    15.874    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1_n_0
    SLICE_X58Y32         LUT2 (Prop_lut2_I0_O)        0.124    15.998 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0/O
                         net (fo=1, routed)           0.000    15.998    lenet5_0/U0/grp_fu_1453_p2[11]
    SLICE_X58Y32         FDRE                                         r  lenet5_0/U0/reg_1488_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.666    18.645    lenet5_0/U0/ap_clk
    SLICE_X58Y32         FDRE                                         r  lenet5_0/U0/reg_1488_reg[11]/C
                         clock pessimism              0.480    19.126    
                         clock uncertainty           -0.084    19.042    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.077    19.119    lenet5_0/U0/reg_1488_reg[11]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                         -15.998    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 lenet5_0/U0/b_k_3_reg_1275_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.051ns  (logic 2.431ns (15.145%)  route 13.620ns (84.855%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.795    -0.745    lenet5_0/U0/ap_clk
    SLICE_X66Y31         FDRE                                         r  lenet5_0/U0/b_k_3_reg_1275_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  lenet5_0/U0/b_k_3_reg_1275_reg[2]/Q
                         net (fo=13, routed)          1.651     1.424    lenet5_0/U0/p_shl32_fu_3872_p3[9]
    SLICE_X64Y17         LUT5 (Prop_lut5_I3_O)        0.124     1.548 r  lenet5_0/U0/q0_reg_0_0_i_27/O
                         net (fo=1, routed)           0.000     1.548    lenet5_0/U0/q0_reg_0_0_i_27_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.098 r  lenet5_0/U0/q0_reg_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.098    lenet5_0/U0/q0_reg_0_0_i_13_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.411 r  lenet5_0/U0/q0_reg_0_0_i_8/O[3]
                         net (fo=2, routed)           0.662     3.073    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/tmp26_fu_3928_p2[7]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.306     3.379 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_10/O
                         net (fo=1, routed)           0.000     3.379    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_10_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.777 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.777    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_2_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.999 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_1/O[0]
                         net (fo=64, routed)         11.307    15.306    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/tmp_151_fu_3937_p2[15]
    RAMB36_X2Y36         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.750    18.730    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X2Y36         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/CLKARDCLK
                         clock pessimism              0.480    19.210    
                         clock uncertainty           -0.084    19.127    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.690    18.437    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -15.306    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.823ns  (logic 9.031ns (53.684%)  route 7.792ns (46.316%))
  Logic Levels:           8  (DSP48E1=3 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[29]
                         net (fo=1, routed)           0.985    14.745    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[22]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.869 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.945    15.814    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/DSP
    SLICE_X56Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.938 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[22]_INST_0/O
                         net (fo=1, routed)           0.000    15.938    lenet5_0/U0/grp_fu_1453_p2[22]
    SLICE_X56Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.665    18.644    lenet5_0/U0/ap_clk
    SLICE_X56Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[22]/C
                         clock pessimism              0.480    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.081    19.122    lenet5_0/U0/reg_1488_reg[22]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 9.057ns (53.928%)  route 7.737ns (46.072%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[10]
                         net (fo=2, routed)           1.168    14.927    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[3]
    SLICE_X55Y33         LUT6 (Prop_lut6_I1_O)        0.124    15.051 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.708    15.760    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.150    15.910 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=1, routed)           0.000    15.910    lenet5_0/U0/grp_fu_1453_p2[4]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[4]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.075    19.115    lenet5_0/U0/reg_1488_reg[4]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -15.910    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 9.031ns (53.926%)  route 7.716ns (46.074%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[28]
                         net (fo=2, routed)           1.137    14.896    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[21]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.020 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.718    15.739    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.124    15.863 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0/O
                         net (fo=1, routed)           0.000    15.863    lenet5_0/U0/grp_fu_1453_p2[21]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[21]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.031    19.071    lenet5_0/U0/reg_1488_reg[21]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                         -15.863    
  -------------------------------------------------------------------
                         slack                                  3.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp8_reg_4698_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_72_reg_4724_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.275ns (66.308%)  route 0.140ns (33.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.633    -0.531    lenet5_0/U0/ap_clk
    SLICE_X58Y49         FDRE                                         r  lenet5_0/U0/tmp8_reg_4698_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  lenet5_0/U0/tmp8_reg_4698_reg[10]/Q
                         net (fo=1, routed)           0.140    -0.227    lenet5_0/U0/tmp8_reg_4698[10]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.116 r  lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.116    lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1_n_5
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.838    -0.835    lenet5_0/U0/ap_clk
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[10]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.084    -0.248    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.102    -0.146    lenet5_0/U0/tmp_72_reg_4724_reg[10]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp13_reg_4570_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_80_reg_4680_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.275ns (56.616%)  route 0.211ns (43.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.630    -0.534    lenet5_0/U0/ap_clk
    SLICE_X50Y42         FDRE                                         r  lenet5_0/U0/tmp13_reg_4570_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  lenet5_0/U0/tmp13_reg_4570_reg[10]/Q
                         net (fo=1, routed)           0.211    -0.159    lenet5_0/U0/tmp13_reg_4570[10]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.048 r  lenet5_0/U0/tmp_80_reg_4680_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.048    lenet5_0/U0/tmp_80_fu_2979_p2[10]
    SLICE_X52Y43         FDRE                                         r  lenet5_0/U0/tmp_80_reg_4680_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.904    -0.769    lenet5_0/U0/ap_clk
    SLICE_X52Y43         FDRE                                         r  lenet5_0/U0/tmp_80_reg_4680_reg[10]/C
                         clock pessimism              0.501    -0.269    
                         clock uncertainty            0.084    -0.185    
    SLICE_X52Y43         FDRE (Hold_fdre_C_D)         0.105    -0.080    lenet5_0/U0/tmp_80_reg_4680_reg[10]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lenet5_0/U0/x_assign_reg_980_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.840%)  route 0.219ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.638    -0.526    lenet5_0/U0/ap_clk
    SLICE_X34Y49         FDSE                                         r  lenet5_0/U0/x_assign_reg_980_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDSE (Prop_fdse_C_Q)         0.164    -0.362 r  lenet5_0/U0/x_assign_reg_980_reg[28]/Q
                         net (fo=2, routed)           0.219    -0.143    lenet5_0/U0/x_assign_reg_980[28]
    SLICE_X34Y52         FDRE                                         r  lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.842    -0.831    lenet5_0/U0/ap_clk
    SLICE_X34Y52         FDRE                                         r  lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/C
                         clock pessimism              0.504    -0.327    
                         clock uncertainty            0.084    -0.244    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.052    -0.192    lenet5_0/U0/p_Val2_s_reg_4470_reg[28]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.639    -0.525    lenet5_0/U0/lenetSynthMatlab_bkb_U17/ap_clk
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/Q
                         net (fo=2, routed)           0.067    -0.317    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/s_axis_a_tdata[0]
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.913    -0.760    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/aclk
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.236    -0.525    
                         clock uncertainty            0.084    -0.441    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.075    -0.366    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.632    -0.532    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/ap_clk
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/Q
                         net (fo=8, routed)           0.068    -0.323    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[13]
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.907    -0.766    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.235    -0.532    
                         clock uncertainty            0.084    -0.448    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.071    -0.377    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp8_reg_4698_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_72_reg_4724_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.378ns (85.328%)  route 0.065ns (14.672%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.633    -0.531    lenet5_0/U0/ap_clk
    SLICE_X58Y49         FDRE                                         r  lenet5_0/U0/tmp8_reg_4698_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  lenet5_0/U0/tmp8_reg_4698_reg[7]/Q
                         net (fo=2, routed)           0.064    -0.302    lenet5_0/U0/tmp8_reg_4698[7]
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  lenet5_0/U0/tmp_72_reg_4724[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    lenet5_0/U0/tmp_72_reg_4724[7]_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.142 r  lenet5_0/U0/tmp_72_reg_4724_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    lenet5_0/U0/tmp_72_reg_4724_reg[7]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.088 r  lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.088    lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.838    -0.835    lenet5_0/U0/ap_clk
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[8]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.084    -0.248    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.102    -0.146    lenet5_0/U0/tmp_72_reg_4724_reg[8]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.317%)  route 0.090ns (32.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.624    -0.540    lenet5_0/U0/grp_f_sum_fu_1404/ap_clk
    SLICE_X63Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/Q
                         net (fo=8, routed)           0.090    -0.308    lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg_n_0_[2]
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.263 r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348[4]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.896    -0.777    lenet5_0/U0/grp_f_sum_fu_1404/ap_clk
    SLICE_X62Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/C
                         clock pessimism              0.251    -0.527    
                         clock uncertainty            0.084    -0.443    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.120    -0.323    lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.149%)  route 0.118ns (38.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.638    -0.526    lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/ap_clk
    SLICE_X28Y43         FDRE                                         r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/Q
                         net (fo=1, routed)           0.118    -0.266    lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg_n_0_[14]
    SLICE_X30Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/din1_buf1[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    lenet5_0/U0/lenetSynthMatlab_bkb_U17/q0_reg[14]
    SLICE_X30Y44         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.912    -0.761    lenet5_0/U0/lenetSynthMatlab_bkb_U17/ap_clk
    SLICE_X30Y44         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.084    -0.406    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120    -0.286    lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lenet5_0/U0/ap_CS_fsm_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/j_3_reg_4820_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.187ns (41.264%)  route 0.266ns (58.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.632    -0.532    lenet5_0/U0/ap_clk
    SLICE_X51Y49         FDRE                                         r  lenet5_0/U0/ap_CS_fsm_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  lenet5_0/U0/ap_CS_fsm_reg[70]/Q
                         net (fo=17, routed)          0.266    -0.124    lenet5_0/U0/ap_CS_fsm_state71
    SLICE_X52Y50         LUT3 (Prop_lut3_I1_O)        0.046    -0.078 r  lenet5_0/U0/j_3_reg_4820[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    lenet5_0/U0/j_3_reg_4820[0]_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  lenet5_0/U0/j_3_reg_4820_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.835    -0.838    lenet5_0/U0/ap_clk
    SLICE_X52Y50         FDRE                                         r  lenet5_0/U0/j_3_reg_4820_reg[0]/C
                         clock pessimism              0.504    -0.334    
                         clock uncertainty            0.084    -0.251    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.107    -0.144    lenet5_0/U0/j_3_reg_4820_reg[0]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 lenet5_0/U0/phi_mul2_reg_925_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.565    -0.599    lenet5_0/U0/ap_clk
    SLICE_X47Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_reg_925_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  lenet5_0/U0/phi_mul2_reg_925_reg[9]/Q
                         net (fo=2, routed)           0.101    -0.357    lenet5_0/U0/phi_mul2_reg_925_reg_n_0_[9]
    SLICE_X49Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.836    -0.837    lenet5_0/U0/ap_clk
    SLICE_X49Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.076    -0.424    lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.068ns  (logic 9.031ns (52.912%)  route 8.037ns (47.088%))
  Logic Levels:           8  (DSP48E1=3 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[41]
                         net (fo=1, routed)           1.397    15.157    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[41]
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124    15.281 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.779    16.059    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/DSP_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=1, routed)           0.000    16.183    lenet5_0/U0/grp_fu_1453_p2[23]
    SLICE_X57Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.665    18.644    lenet5_0/U0/ap_clk
    SLICE_X57Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[23]/C
                         clock pessimism              0.480    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.032    19.073    lenet5_0/U0/reg_1488_reg[23]
  -------------------------------------------------------------------
                         required time                         19.073    
                         arrival time                         -16.183    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.007ns  (logic 9.031ns (53.102%)  route 7.976ns (46.898%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[26]
                         net (fo=2, routed)           1.381    15.141    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[19]
    SLICE_X53Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.265 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.734    15.998    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.124    16.122 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0/O
                         net (fo=1, routed)           0.000    16.122    lenet5_0/U0/grp_fu_1453_p2[20]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[20]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.029    19.069    lenet5_0/U0/reg_1488_reg[20]
  -------------------------------------------------------------------
                         required time                         19.069    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.936ns  (logic 9.031ns (53.326%)  route 7.905ns (46.675%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[23]
                         net (fo=2, routed)           1.325    15.084    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[16]
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.208 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.719    15.927    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.051 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=1, routed)           0.000    16.051    lenet5_0/U0/grp_fu_1453_p2[16]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[16]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.031    19.070    lenet5_0/U0/reg_1488_reg[16]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                         -16.051    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.914ns  (logic 9.031ns (53.393%)  route 7.883ns (46.607%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[25]
                         net (fo=2, routed)           1.335    15.094    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[18]
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    15.218 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.687    15.905    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.029 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0/O
                         net (fo=1, routed)           0.000    16.029    lenet5_0/U0/grp_fu_1453_p2[18]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[18]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.031    19.070    lenet5_0/U0/reg_1488_reg[18]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                         -16.029    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.895ns  (logic 9.031ns (53.454%)  route 7.864ns (46.546%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[21]
                         net (fo=2, routed)           1.132    14.892    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[14]
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.016 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.871    15.886    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0_i_1_n_0
    SLICE_X53Y34         LUT2 (Prop_lut2_I0_O)        0.124    16.010 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0/O
                         net (fo=1, routed)           0.000    16.010    lenet5_0/U0/grp_fu_1453_p2[15]
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.663    18.642    lenet5_0/U0/ap_clk
    SLICE_X53Y34         FDRE                                         r  lenet5_0/U0/reg_1488_reg[15]/C
                         clock pessimism              0.480    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)        0.029    19.068    lenet5_0/U0/reg_1488_reg[15]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.882ns  (logic 9.031ns (53.494%)  route 7.851ns (46.506%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[17]
                         net (fo=2, routed)           1.024    14.783    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[10]
    SLICE_X57Y34         LUT6 (Prop_lut6_I1_O)        0.124    14.907 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.967    15.874    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1_n_0
    SLICE_X58Y32         LUT2 (Prop_lut2_I0_O)        0.124    15.998 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0/O
                         net (fo=1, routed)           0.000    15.998    lenet5_0/U0/grp_fu_1453_p2[11]
    SLICE_X58Y32         FDRE                                         r  lenet5_0/U0/reg_1488_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.666    18.645    lenet5_0/U0/ap_clk
    SLICE_X58Y32         FDRE                                         r  lenet5_0/U0/reg_1488_reg[11]/C
                         clock pessimism              0.480    19.126    
                         clock uncertainty           -0.084    19.042    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.077    19.119    lenet5_0/U0/reg_1488_reg[11]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                         -15.998    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 lenet5_0/U0/b_k_3_reg_1275_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.051ns  (logic 2.431ns (15.145%)  route 13.620ns (84.855%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.795    -0.745    lenet5_0/U0/ap_clk
    SLICE_X66Y31         FDRE                                         r  lenet5_0/U0/b_k_3_reg_1275_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  lenet5_0/U0/b_k_3_reg_1275_reg[2]/Q
                         net (fo=13, routed)          1.651     1.424    lenet5_0/U0/p_shl32_fu_3872_p3[9]
    SLICE_X64Y17         LUT5 (Prop_lut5_I3_O)        0.124     1.548 r  lenet5_0/U0/q0_reg_0_0_i_27/O
                         net (fo=1, routed)           0.000     1.548    lenet5_0/U0/q0_reg_0_0_i_27_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.098 r  lenet5_0/U0/q0_reg_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.098    lenet5_0/U0/q0_reg_0_0_i_13_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.411 r  lenet5_0/U0/q0_reg_0_0_i_8/O[3]
                         net (fo=2, routed)           0.662     3.073    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/tmp26_fu_3928_p2[7]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.306     3.379 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_10/O
                         net (fo=1, routed)           0.000     3.379    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_10_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.777 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.777    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_2_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.999 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_0_i_1/O[0]
                         net (fo=64, routed)         11.307    15.306    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/tmp_151_fu_3937_p2[15]
    RAMB36_X2Y36         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.750    18.730    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X2Y36         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25/CLKARDCLK
                         clock pessimism              0.480    19.210    
                         clock uncertainty           -0.084    19.127    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.690    18.437    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -15.306    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.823ns  (logic 9.031ns (53.684%)  route 7.792ns (46.316%))
  Logic Levels:           8  (DSP48E1=3 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[29]
                         net (fo=1, routed)           0.985    14.745    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[22]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.869 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.945    15.814    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/DSP
    SLICE_X56Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.938 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[22]_INST_0/O
                         net (fo=1, routed)           0.000    15.938    lenet5_0/U0/grp_fu_1453_p2[22]
    SLICE_X56Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.665    18.644    lenet5_0/U0/ap_clk
    SLICE_X56Y36         FDRE                                         r  lenet5_0/U0/reg_1488_reg[22]/C
                         clock pessimism              0.480    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.081    19.122    lenet5_0/U0/reg_1488_reg[22]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 9.057ns (53.928%)  route 7.737ns (46.072%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[10]
                         net (fo=2, routed)           1.168    14.927    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[3]
    SLICE_X55Y33         LUT6 (Prop_lut6_I1_O)        0.124    15.051 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.708    15.760    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.150    15.910 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=1, routed)           0.000    15.910    lenet5_0/U0/grp_fu_1453_p2[4]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[4]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.075    19.115    lenet5_0/U0/reg_1488_reg[4]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -15.910    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/reg_1488_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 9.031ns (53.926%)  route 7.716ns (46.074%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.655    -0.885    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y27         RAMB36E1                                     r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.143 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.209    lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_13_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.634 r  lenet5_0/U0/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=1, routed)           4.044     4.678    lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/out[13]
    SLICE_X66Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.802 r  lenet5_0/U0/pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/U0_i_116/O
                         net (fo=1, routed)           0.670     5.472    lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X66Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.596 r  lenet5_0/U0/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/U0_i_51/O
                         net (fo=2, routed)           1.077     6.673    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    10.524 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.526    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.239 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.241    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    13.759 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[28]
                         net (fo=2, routed)           1.137    14.896    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[21]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.020 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.718    15.739    lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0_i_1_n_0
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.124    15.863 r  lenet5_0/U0/lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0/O
                         net (fo=1, routed)           0.000    15.863    lenet5_0/U0/grp_fu_1453_p2[21]
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        1.664    18.643    lenet5_0/U0/ap_clk
    SLICE_X53Y35         FDRE                                         r  lenet5_0/U0/reg_1488_reg[21]/C
                         clock pessimism              0.480    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.031    19.071    lenet5_0/U0/reg_1488_reg[21]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                         -15.863    
  -------------------------------------------------------------------
                         slack                                  3.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp8_reg_4698_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_72_reg_4724_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.275ns (66.308%)  route 0.140ns (33.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.633    -0.531    lenet5_0/U0/ap_clk
    SLICE_X58Y49         FDRE                                         r  lenet5_0/U0/tmp8_reg_4698_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  lenet5_0/U0/tmp8_reg_4698_reg[10]/Q
                         net (fo=1, routed)           0.140    -0.227    lenet5_0/U0/tmp8_reg_4698[10]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.116 r  lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.116    lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1_n_5
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.838    -0.835    lenet5_0/U0/ap_clk
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[10]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.084    -0.248    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.102    -0.146    lenet5_0/U0/tmp_72_reg_4724_reg[10]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp13_reg_4570_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_80_reg_4680_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.275ns (56.616%)  route 0.211ns (43.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.630    -0.534    lenet5_0/U0/ap_clk
    SLICE_X50Y42         FDRE                                         r  lenet5_0/U0/tmp13_reg_4570_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  lenet5_0/U0/tmp13_reg_4570_reg[10]/Q
                         net (fo=1, routed)           0.211    -0.159    lenet5_0/U0/tmp13_reg_4570[10]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.048 r  lenet5_0/U0/tmp_80_reg_4680_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.048    lenet5_0/U0/tmp_80_fu_2979_p2[10]
    SLICE_X52Y43         FDRE                                         r  lenet5_0/U0/tmp_80_reg_4680_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.904    -0.769    lenet5_0/U0/ap_clk
    SLICE_X52Y43         FDRE                                         r  lenet5_0/U0/tmp_80_reg_4680_reg[10]/C
                         clock pessimism              0.501    -0.269    
                         clock uncertainty            0.084    -0.185    
    SLICE_X52Y43         FDRE (Hold_fdre_C_D)         0.105    -0.080    lenet5_0/U0/tmp_80_reg_4680_reg[10]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lenet5_0/U0/x_assign_reg_980_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.840%)  route 0.219ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.638    -0.526    lenet5_0/U0/ap_clk
    SLICE_X34Y49         FDSE                                         r  lenet5_0/U0/x_assign_reg_980_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDSE (Prop_fdse_C_Q)         0.164    -0.362 r  lenet5_0/U0/x_assign_reg_980_reg[28]/Q
                         net (fo=2, routed)           0.219    -0.143    lenet5_0/U0/x_assign_reg_980[28]
    SLICE_X34Y52         FDRE                                         r  lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.842    -0.831    lenet5_0/U0/ap_clk
    SLICE_X34Y52         FDRE                                         r  lenet5_0/U0/p_Val2_s_reg_4470_reg[28]/C
                         clock pessimism              0.504    -0.327    
                         clock uncertainty            0.084    -0.244    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.052    -0.192    lenet5_0/U0/p_Val2_s_reg_4470_reg[28]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.639    -0.525    lenet5_0/U0/lenetSynthMatlab_bkb_U17/ap_clk
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din0_buf1_reg[31]/Q
                         net (fo=2, routed)           0.067    -0.317    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/s_axis_a_tdata[0]
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.913    -0.760    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/aclk
    SLICE_X31Y48         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.236    -0.525    
                         clock uncertainty            0.084    -0.441    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.075    -0.366    lenet5_0/U0/lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.632    -0.532    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/ap_clk
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]/Q
                         net (fo=8, routed)           0.068    -0.323    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[13]
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.907    -0.766    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X61Y46         FDRE                                         r  lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.235    -0.532    
                         clock uncertainty            0.084    -0.448    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.071    -0.377    lenet5_0/U0/grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 lenet5_0/U0/tmp8_reg_4698_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/tmp_72_reg_4724_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.378ns (85.328%)  route 0.065ns (14.672%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.633    -0.531    lenet5_0/U0/ap_clk
    SLICE_X58Y49         FDRE                                         r  lenet5_0/U0/tmp8_reg_4698_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  lenet5_0/U0/tmp8_reg_4698_reg[7]/Q
                         net (fo=2, routed)           0.064    -0.302    lenet5_0/U0/tmp8_reg_4698[7]
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  lenet5_0/U0/tmp_72_reg_4724[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    lenet5_0/U0/tmp_72_reg_4724[7]_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.142 r  lenet5_0/U0/tmp_72_reg_4724_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    lenet5_0/U0/tmp_72_reg_4724_reg[7]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.088 r  lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.088    lenet5_0/U0/tmp_72_reg_4724_reg[10]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.838    -0.835    lenet5_0/U0/ap_clk
    SLICE_X59Y50         FDRE                                         r  lenet5_0/U0/tmp_72_reg_4724_reg[8]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.084    -0.248    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.102    -0.146    lenet5_0/U0/tmp_72_reg_4724_reg[8]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.317%)  route 0.090ns (32.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.624    -0.540    lenet5_0/U0/grp_f_sum_fu_1404/ap_clk
    SLICE_X63Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg[2]/Q
                         net (fo=8, routed)           0.090    -0.308    lenet5_0/U0/grp_f_sum_fu_1404/b_k_1_reg_112_reg_n_0_[2]
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.263 r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348[4]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.896    -0.777    lenet5_0/U0/grp_f_sum_fu_1404/ap_clk
    SLICE_X62Y27         FDRE                                         r  lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]/C
                         clock pessimism              0.251    -0.527    
                         clock uncertainty            0.084    -0.443    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.120    -0.323    lenet5_0/U0/grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.149%)  route 0.118ns (38.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.638    -0.526    lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/ap_clk
    SLICE_X28Y43         FDRE                                         r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[14]/Q
                         net (fo=1, routed)           0.118    -0.266    lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg_n_0_[14]
    SLICE_X30Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  lenet5_0/U0/biasFC3_U/lenetSynthMatlab_lbW_rom_U/din1_buf1[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    lenet5_0/U0/lenetSynthMatlab_bkb_U17/q0_reg[14]
    SLICE_X30Y44         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.912    -0.761    lenet5_0/U0/lenetSynthMatlab_bkb_U17/ap_clk
    SLICE_X30Y44         FDRE                                         r  lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.084    -0.406    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120    -0.286    lenet5_0/U0/lenetSynthMatlab_bkb_U17/din1_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lenet5_0/U0/ap_CS_fsm_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/j_3_reg_4820_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.187ns (41.264%)  route 0.266ns (58.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.632    -0.532    lenet5_0/U0/ap_clk
    SLICE_X51Y49         FDRE                                         r  lenet5_0/U0/ap_CS_fsm_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  lenet5_0/U0/ap_CS_fsm_reg[70]/Q
                         net (fo=17, routed)          0.266    -0.124    lenet5_0/U0/ap_CS_fsm_state71
    SLICE_X52Y50         LUT3 (Prop_lut3_I1_O)        0.046    -0.078 r  lenet5_0/U0/j_3_reg_4820[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    lenet5_0/U0/j_3_reg_4820[0]_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  lenet5_0/U0/j_3_reg_4820_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.835    -0.838    lenet5_0/U0/ap_clk
    SLICE_X52Y50         FDRE                                         r  lenet5_0/U0/j_3_reg_4820_reg[0]/C
                         clock pessimism              0.504    -0.334    
                         clock uncertainty            0.084    -0.251    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.107    -0.144    lenet5_0/U0/j_3_reg_4820_reg[0]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 lenet5_0/U0/phi_mul2_reg_925_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.565    -0.599    lenet5_0/U0/ap_clk
    SLICE_X47Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_reg_925_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  lenet5_0/U0/phi_mul2_reg_925_reg[9]/Q
                         net (fo=2, routed)           0.101    -0.357    lenet5_0/U0/phi_mul2_reg_925_reg_n_0_[9]
    SLICE_X49Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_0/inst/clkout1_buf/O
                         net (fo=3832, routed)        0.836    -0.837    lenet5_0/U0/ap_clk
    SLICE_X49Y59         FDRE                                         r  lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.076    -0.424    lenet5_0/U0/phi_mul2_cast_reg_4345_reg[9]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.066    





