Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Dec 08 18:30:26 2023
| Host         : me4166-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Egg_timer_timing_summary_routed.rpt -rpx Egg_timer_timing_summary_routed.rpx
| Design       : Egg_timer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 47 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk1/clk_1hz_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: clk1/clk_500hz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scroll_text/counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_db/db_btn_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.574        0.000                      0                   48        0.191        0.000                      0                   48        3.000        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
myClock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myClock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.574        0.000                      0                   48        0.191        0.000                      0                   48       13.360        0.000                       0                    66  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myClock/inst/clk_in1
  To Clock:  myClock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myClock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.574ns  (required time - arrival time)
  Source:                 clk1/count500_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.963ns (23.408%)  route 3.151ns (76.592%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.809     1.809    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.632     1.634    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.053 f  clk1/count500_reg[8]/Q
                         net (fo=2, routed)           1.059     3.113    clk1/count500[8]
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.296     3.409 r  clk1/count500[21]_i_7/O
                         net (fo=1, routed)           0.806     4.215    clk1/count500[21]_i_7_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I3_O)        0.124     4.339 r  clk1/count500[21]_i_2/O
                         net (fo=22, routed)          1.285     5.624    clk1/count500[21]_i_2_n_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I0_O)        0.124     5.748 r  clk1/count500[4]_i_1/O
                         net (fo=1, routed)           0.000     5.748    clk1/count500_1[4]
    SLICE_X49Y94         FDRE                                         r  clk1/count500_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.683   201.683    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.510   201.513    clk1/clk_out1
    SLICE_X49Y94         FDRE                                         r  clk1/count500_reg[4]/C
                         clock pessimism              0.096   201.609    
                         clock uncertainty           -0.318   201.292    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)        0.031   201.323    clk1/count500_reg[4]
  -------------------------------------------------------------------
                         required time                        201.323    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                195.574    

Slack (MET) :             195.574ns  (required time - arrival time)
  Source:                 clk1/count500_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.963ns (23.419%)  route 3.149ns (76.581%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.809     1.809    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.632     1.634    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.053 f  clk1/count500_reg[8]/Q
                         net (fo=2, routed)           1.059     3.113    clk1/count500[8]
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.296     3.409 r  clk1/count500[21]_i_7/O
                         net (fo=1, routed)           0.806     4.215    clk1/count500[21]_i_7_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I3_O)        0.124     4.339 r  clk1/count500[21]_i_2/O
                         net (fo=22, routed)          1.283     5.622    clk1/count500[21]_i_2_n_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I0_O)        0.124     5.746 r  clk1/count500[2]_i_1/O
                         net (fo=1, routed)           0.000     5.746    clk1/count500_1[2]
    SLICE_X49Y94         FDRE                                         r  clk1/count500_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.683   201.683    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.510   201.513    clk1/clk_out1
    SLICE_X49Y94         FDRE                                         r  clk1/count500_reg[2]/C
                         clock pessimism              0.096   201.609    
                         clock uncertainty           -0.318   201.292    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)        0.029   201.321    clk1/count500_reg[2]
  -------------------------------------------------------------------
                         required time                        201.321    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                195.574    

Slack (MET) :             195.590ns  (required time - arrival time)
  Source:                 clk1/count500_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.991ns (23.925%)  route 3.151ns (76.075%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.809     1.809    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.632     1.634    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.053 f  clk1/count500_reg[8]/Q
                         net (fo=2, routed)           1.059     3.113    clk1/count500[8]
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.296     3.409 r  clk1/count500[21]_i_7/O
                         net (fo=1, routed)           0.806     4.215    clk1/count500[21]_i_7_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I3_O)        0.124     4.339 r  clk1/count500[21]_i_2/O
                         net (fo=22, routed)          1.285     5.624    clk1/count500[21]_i_2_n_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I0_O)        0.152     5.776 r  clk1/count500[5]_i_1/O
                         net (fo=1, routed)           0.000     5.776    clk1/count500_1[5]
    SLICE_X49Y94         FDRE                                         r  clk1/count500_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.683   201.683    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.510   201.513    clk1/clk_out1
    SLICE_X49Y94         FDRE                                         r  clk1/count500_reg[5]/C
                         clock pessimism              0.096   201.609    
                         clock uncertainty           -0.318   201.292    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)        0.075   201.367    clk1/count500_reg[5]
  -------------------------------------------------------------------
                         required time                        201.367    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                195.590    

Slack (MET) :             195.592ns  (required time - arrival time)
  Source:                 clk1/count500_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.991ns (23.937%)  route 3.149ns (76.063%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.809     1.809    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.632     1.634    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.053 f  clk1/count500_reg[8]/Q
                         net (fo=2, routed)           1.059     3.113    clk1/count500[8]
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.296     3.409 r  clk1/count500[21]_i_7/O
                         net (fo=1, routed)           0.806     4.215    clk1/count500[21]_i_7_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I3_O)        0.124     4.339 r  clk1/count500[21]_i_2/O
                         net (fo=22, routed)          1.283     5.622    clk1/count500[21]_i_2_n_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I0_O)        0.152     5.774 r  clk1/count500[3]_i_1/O
                         net (fo=1, routed)           0.000     5.774    clk1/count500_1[3]
    SLICE_X49Y94         FDRE                                         r  clk1/count500_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.683   201.683    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.510   201.513    clk1/clk_out1
    SLICE_X49Y94         FDRE                                         r  clk1/count500_reg[3]/C
                         clock pessimism              0.096   201.609    
                         clock uncertainty           -0.318   201.292    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)        0.075   201.367    clk1/count500_reg[3]
  -------------------------------------------------------------------
                         required time                        201.367    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                195.592    

Slack (MET) :             195.775ns  (required time - arrival time)
  Source:                 clk1/count500_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.963ns (24.467%)  route 2.973ns (75.533%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.809     1.809    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.632     1.634    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.053 f  clk1/count500_reg[8]/Q
                         net (fo=2, routed)           1.059     3.113    clk1/count500[8]
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.296     3.409 r  clk1/count500[21]_i_7/O
                         net (fo=1, routed)           0.806     4.215    clk1/count500[21]_i_7_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I3_O)        0.124     4.339 r  clk1/count500[21]_i_2/O
                         net (fo=22, routed)          1.107     5.446    clk1/count500[21]_i_2_n_0
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.570 r  clk1/count500[6]_i_1/O
                         net (fo=1, routed)           0.000     5.570    clk1/count500_1[6]
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.683   201.683    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.510   201.513    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[6]/C
                         clock pessimism              0.121   201.634    
                         clock uncertainty           -0.318   201.317    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)        0.029   201.346    clk1/count500_reg[6]
  -------------------------------------------------------------------
                         required time                        201.346    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                195.775    

Slack (MET) :             195.793ns  (required time - arrival time)
  Source:                 clk1/count500_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.991ns (25.001%)  route 2.973ns (74.999%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.809     1.809    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.632     1.634    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.053 f  clk1/count500_reg[8]/Q
                         net (fo=2, routed)           1.059     3.113    clk1/count500[8]
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.296     3.409 r  clk1/count500[21]_i_7/O
                         net (fo=1, routed)           0.806     4.215    clk1/count500[21]_i_7_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I3_O)        0.124     4.339 r  clk1/count500[21]_i_2/O
                         net (fo=22, routed)          1.107     5.446    clk1/count500[21]_i_2_n_0
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.152     5.598 r  clk1/count500[9]_i_1/O
                         net (fo=1, routed)           0.000     5.598    clk1/count500_1[9]
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.683   201.683    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.510   201.513    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[9]/C
                         clock pessimism              0.121   201.634    
                         clock uncertainty           -0.318   201.317    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)        0.075   201.392    clk1/count500_reg[9]
  -------------------------------------------------------------------
                         required time                        201.392    
                         arrival time                          -5.598    
  -------------------------------------------------------------------
                         slack                                195.793    

Slack (MET) :             195.811ns  (required time - arrival time)
  Source:                 clk1/count500_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.963ns (24.839%)  route 2.914ns (75.161%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 201.513 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.809     1.809    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.632     1.634    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.053 f  clk1/count500_reg[8]/Q
                         net (fo=2, routed)           1.059     3.113    clk1/count500[8]
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.296     3.409 r  clk1/count500[21]_i_7/O
                         net (fo=1, routed)           0.806     4.215    clk1/count500[21]_i_7_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I3_O)        0.124     4.339 r  clk1/count500[21]_i_2/O
                         net (fo=22, routed)          1.048     5.387    clk1/count500[21]_i_2_n_0
    SLICE_X49Y94         LUT2 (Prop_lut2_I0_O)        0.124     5.511 r  clk1/count500[1]_i_1/O
                         net (fo=1, routed)           0.000     5.511    clk1/count500_1[1]
    SLICE_X49Y94         FDRE                                         r  clk1/count500_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.683   201.683    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.510   201.513    clk1/clk_out1
    SLICE_X49Y94         FDRE                                         r  clk1/count500_reg[1]/C
                         clock pessimism              0.096   201.609    
                         clock uncertainty           -0.318   201.292    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)        0.031   201.323    clk1/count500_reg[1]
  -------------------------------------------------------------------
                         required time                        201.323    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                195.811    

Slack (MET) :             195.896ns  (required time - arrival time)
  Source:                 clk1/count500_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.963ns (25.205%)  route 2.858ns (74.795%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 201.512 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.809     1.809    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.632     1.634    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.053 f  clk1/count500_reg[8]/Q
                         net (fo=2, routed)           1.059     3.113    clk1/count500[8]
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.296     3.409 r  clk1/count500[21]_i_7/O
                         net (fo=1, routed)           0.806     4.215    clk1/count500[21]_i_7_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I3_O)        0.124     4.339 r  clk1/count500[21]_i_2/O
                         net (fo=22, routed)          0.992     5.331    clk1/count500[21]_i_2_n_0
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     5.455 r  clk1/count500[13]_i_1/O
                         net (fo=1, routed)           0.000     5.455    clk1/count500_1[13]
    SLICE_X50Y97         FDRE                                         r  clk1/count500_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.683   201.683    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.509   201.512    clk1/clk_out1
    SLICE_X50Y97         FDRE                                         r  clk1/count500_reg[13]/C
                         clock pessimism              0.079   201.591    
                         clock uncertainty           -0.318   201.274    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.077   201.351    clk1/count500_reg[13]
  -------------------------------------------------------------------
                         required time                        201.351    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                195.896    

Slack (MET) :             195.899ns  (required time - arrival time)
  Source:                 clk1/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/clk_n1hz_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.966ns (27.030%)  route 2.608ns (72.970%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 201.606 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.809     1.809    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.723     1.725    clk1/clk_out1
    SLICE_X5Y98          FDRE                                         r  clk1/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.419     2.144 f  clk1/count_reg[20]/Q
                         net (fo=2, routed)           0.874     3.019    clk1/count[20]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.299     3.318 f  clk1/count[21]_i_3/O
                         net (fo=1, routed)           0.843     4.160    clk1/count[21]_i_3_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.124     4.284 f  clk1/count[21]_i_2/O
                         net (fo=23, routed)          0.553     4.837    clk1/count[21]_i_2_n_0
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.124     4.961 r  clk1/clk_n1hz_i_1/O
                         net (fo=1, routed)           0.338     5.299    clk1/clk_n1hz_i_1_n_0
    SLICE_X2Y97          FDSE                                         r  clk1/clk_n1hz_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.683   201.683    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.603   201.606    clk1/clk_out1
    SLICE_X2Y97          FDSE                                         r  clk1/clk_n1hz_reg/C
                         clock pessimism              0.079   201.685    
                         clock uncertainty           -0.318   201.368    
    SLICE_X2Y97          FDSE (Setup_fdse_C_CE)      -0.169   201.199    clk1/clk_n1hz_reg
  -------------------------------------------------------------------
                         required time                        201.199    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                195.899    

Slack (MET) :             195.902ns  (required time - arrival time)
  Source:                 clk1/count500_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.963ns (25.219%)  route 2.856ns (74.781%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 201.512 - 200.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.809     1.809    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.632     1.634    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.053 f  clk1/count500_reg[8]/Q
                         net (fo=2, routed)           1.059     3.113    clk1/count500[8]
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.296     3.409 r  clk1/count500[21]_i_7/O
                         net (fo=1, routed)           0.806     4.215    clk1/count500[21]_i_7_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I3_O)        0.124     4.339 r  clk1/count500[21]_i_2/O
                         net (fo=22, routed)          0.990     5.329    clk1/count500[21]_i_2_n_0
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     5.453 r  clk1/count500[16]_i_1/O
                         net (fo=1, routed)           0.000     5.453    clk1/count500_1[16]
    SLICE_X50Y97         FDRE                                         r  clk1/count500_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.683   201.683    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          1.509   201.512    clk1/clk_out1
    SLICE_X50Y97         FDRE                                         r  clk1/count500_reg[16]/C
                         clock pessimism              0.079   201.591    
                         clock uncertainty           -0.318   201.274    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.081   201.355    clk1/count500_reg[16]
  -------------------------------------------------------------------
                         required time                        201.355    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                195.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clk1/clk_1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/clk_n1hz_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.687%)  route 0.175ns (55.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.624     0.624    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.602     0.604    clk1/clk_out1
    SLICE_X4Y97          FDRE                                         r  clk1/clk_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  clk1/clk_1hz_reg/Q
                         net (fo=20, routed)          0.175     0.919    clk1/clk_s_OBUF
    SLICE_X2Y97          FDSE                                         r  clk1/clk_n1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.898     0.898    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.876     0.878    clk1/clk_out1
    SLICE_X2Y97          FDSE                                         r  clk1/clk_n1hz_reg/C
                         clock pessimism             -0.234     0.644    
    SLICE_X2Y97          FDSE (Hold_fdse_C_D)         0.085     0.729    clk1/clk_n1hz_reg
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/clk_500hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/clk_500hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.624     0.624    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.563     0.565    clk1/clk_out1
    SLICE_X50Y96         FDRE                                         r  clk1/clk_500hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  clk1/clk_500hz_reg/Q
                         net (fo=2, routed)           0.175     0.904    clk1/clk
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.949 r  clk1/clk_500hz_i_1/O
                         net (fo=1, routed)           0.000     0.949    clk1/clk_500hz_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clk1/clk_500hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.898     0.898    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.833     0.835    clk1/clk_out1
    SLICE_X50Y96         FDRE                                         r  clk1/clk_500hz_reg/C
                         clock pessimism             -0.270     0.565    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     0.685    clk1/clk_500hz_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk1/count500_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.624     0.624    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.564     0.566    clk1/clk_out1
    SLICE_X47Y96         FDRE                                         r  clk1/count500_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  clk1/count500_reg[0]/Q
                         net (fo=3, routed)           0.180     0.887    clk1/count500[0]
    SLICE_X47Y96         LUT1 (Prop_lut1_I0_O)        0.045     0.932 r  clk1/count500[0]_i_1/O
                         net (fo=1, routed)           0.000     0.932    clk1/count500_1[0]
    SLICE_X47Y96         FDRE                                         r  clk1/count500_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.898     0.898    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.835     0.837    clk1/clk_out1
    SLICE_X47Y96         FDRE                                         r  clk1/count500_reg[0]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.091     0.657    clk1/count500_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.624     0.624    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.601     0.603    clk1/clk_out1
    SLICE_X5Y96          FDRE                                         r  clk1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     0.744 f  clk1/count_reg[0]/Q
                         net (fo=3, routed)           0.181     0.924    clk1/count[0]
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  clk1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.969    clk1/count_0[0]
    SLICE_X5Y96          FDRE                                         r  clk1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.898     0.898    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.872     0.874    clk1/clk_out1
    SLICE_X5Y96          FDRE                                         r  clk1/count_reg[0]/C
                         clock pessimism             -0.271     0.603    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.091     0.694    clk1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 clk1/clk_1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/clk_1hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.090%)  route 0.201ns (51.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.624     0.624    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.602     0.604    clk1/clk_out1
    SLICE_X4Y97          FDRE                                         r  clk1/clk_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  clk1/clk_1hz_reg/Q
                         net (fo=20, routed)          0.201     0.945    clk1/clk_s_OBUF
    SLICE_X4Y97          LUT4 (Prop_lut4_I0_O)        0.045     0.990 r  clk1/clk_1hz_i_1/O
                         net (fo=1, routed)           0.000     0.990    clk1/clk_1hz_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  clk1/clk_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.898     0.898    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.873     0.875    clk1/clk_out1
    SLICE_X4Y97          FDRE                                         r  clk1/clk_1hz_reg/C
                         clock pessimism             -0.271     0.604    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.091     0.695    clk1/clk_1hz_reg
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 clk1/count500_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.395ns (63.675%)  route 0.225ns (36.325%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.624     0.624    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.565     0.567    clk1/clk_out1
    SLICE_X49Y97         FDRE                                         r  clk1/count500_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  clk1/count500_reg[15]/Q
                         net (fo=2, routed)           0.069     0.777    clk1/count500[15]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.921 r  clk1/count500_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.156     1.077    clk1/count500_reg[16]_i_2_n_4
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.110     1.187 r  clk1/count500[16]_i_1/O
                         net (fo=1, routed)           0.000     1.187    clk1/count500_1[16]
    SLICE_X50Y97         FDRE                                         r  clk1/count500_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.898     0.898    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.834     0.836    clk1/clk_out1
    SLICE_X50Y97         FDRE                                         r  clk1/count500_reg[16]/C
                         clock pessimism             -0.234     0.602    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121     0.723    clk1/count500_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 clk1/count500_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.624     0.624    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.564     0.566    clk1/clk_out1
    SLICE_X49Y96         FDRE                                         r  clk1/count500_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clk1/count500_reg[11]/Q
                         net (fo=2, routed)           0.069     0.776    clk1/count500[11]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.887 r  clk1/count500_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.048    clk1/count500_reg[12]_i_2_n_5
    SLICE_X49Y96         LUT2 (Prop_lut2_I1_O)        0.108     1.156 r  clk1/count500[11]_i_1/O
                         net (fo=1, routed)           0.000     1.156    clk1/count500_1[11]
    SLICE_X49Y96         FDRE                                         r  clk1/count500_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.898     0.898    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.835     0.837    clk1/clk_out1
    SLICE_X49Y96         FDRE                                         r  clk1/count500_reg[11]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.092     0.658    clk1/count500_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 clk1/count500_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.624     0.624    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.564     0.566    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clk1/count500_reg[7]/Q
                         net (fo=2, routed)           0.069     0.776    clk1/count500[7]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.887 r  clk1/count500_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.048    clk1/count500_reg[8]_i_2_n_5
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.108     1.156 r  clk1/count500[7]_i_1/O
                         net (fo=1, routed)           0.000     1.156    clk1/count500_1[7]
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.898     0.898    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.835     0.837    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[7]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.092     0.658    clk1/count500_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 clk1/count500_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.624     0.624    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.565     0.567    clk1/clk_out1
    SLICE_X49Y97         FDRE                                         r  clk1/count500_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  clk1/count500_reg[15]/Q
                         net (fo=2, routed)           0.069     0.777    clk1/count500[15]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.888 r  clk1/count500_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.049    clk1/count500_reg[16]_i_2_n_5
    SLICE_X49Y97         LUT2 (Prop_lut2_I1_O)        0.108     1.157 r  clk1/count500[15]_i_1/O
                         net (fo=1, routed)           0.000     1.157    clk1/count500_1[15]
    SLICE_X49Y97         FDRE                                         r  clk1/count500_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.898     0.898    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.836     0.838    clk1/clk_out1
    SLICE_X49Y97         FDRE                                         r  clk1/count500_reg[15]/C
                         clock pessimism             -0.271     0.567    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.092     0.659    clk1/count500_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 clk1/count500_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/count500_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.358ns (56.492%)  route 0.276ns (43.508%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.624     0.624    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.564     0.566    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clk1/count500_reg[6]/Q
                         net (fo=2, routed)           0.129     0.836    clk1/count500[6]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.946 r  clk1/count500_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.146     1.092    clk1/count500_reg[8]_i_2_n_6
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.107     1.199 r  clk1/count500[6]_i_1/O
                         net (fo=1, routed)           0.000     1.199    clk1/count500_1[6]
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.898     0.898    myClock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  myClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    myClock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  myClock/inst/clkout1_buf/O
                         net (fo=64, routed)          0.835     0.837    clk1/clk_out1
    SLICE_X49Y95         FDRE                                         r  clk1/count500_reg[6]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091     0.657    clk1/count500_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.543    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { myClock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    myClock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y93      AN_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      AN_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      AN_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y93      AN_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      AN_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      AN_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      AN_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      AN_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y97     clk1/count500_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y97     clk1/count500_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y97     clk1/count500_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y97     clk1/count500_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y93      AN_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y93      AN_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      AN_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      AN_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      AN_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      AN_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      AN_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      AN_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      AN_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      AN_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      AN_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      AN_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y85      checker_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y104     clk1/clk_1hz_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y96     clk1/clk_500hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y97     clk1/count500_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { myClock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    myClock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  myClock/inst/mmcm_adv_inst/CLKFBOUT



