<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p134" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_134{left:681px;bottom:1140px;letter-spacing:-0.14px;}
#t2_134{left:709px;bottom:1140px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t3_134{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t4_134{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t5_134{left:138px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t6_134{left:138px;bottom:1065px;letter-spacing:0.09px;word-spacing:-0.34px;}
#t7_134{left:138px;bottom:1046px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t8_134{left:138px;bottom:1010px;letter-spacing:0.1px;}
#t9_134{left:138px;bottom:991px;letter-spacing:0.09px;word-spacing:-0.28px;}
#ta_134{left:138px;bottom:973px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tb_134{left:138px;bottom:955px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tc_134{left:138px;bottom:918px;letter-spacing:0.08px;}
#td_134{left:138px;bottom:900px;letter-spacing:0.09px;word-spacing:0.03px;}
#te_134{left:138px;bottom:863px;letter-spacing:0.09px;word-spacing:0.05px;}
#tf_134{left:302px;bottom:863px;letter-spacing:0.11px;}
#tg_134{left:138px;bottom:845px;letter-spacing:0.11px;word-spacing:-0.01px;}
#th_134{left:138px;bottom:808px;letter-spacing:0.1px;word-spacing:-0.01px;}
#ti_134{left:138px;bottom:790px;letter-spacing:0.11px;word-spacing:0.01px;}
#tj_134{left:138px;bottom:753px;letter-spacing:0.08px;word-spacing:-0.09px;}
#tk_134{left:138px;bottom:735px;letter-spacing:0.1px;word-spacing:-0.15px;}
#tl_134{left:138px;bottom:716px;letter-spacing:0.11px;word-spacing:-0.28px;}
#tm_134{left:138px;bottom:698px;letter-spacing:0.1px;}
#tn_134{left:138px;bottom:661px;letter-spacing:0.09px;word-spacing:0.01px;}
#to_134{left:138px;bottom:643px;letter-spacing:0.09px;word-spacing:0.01px;}
#tp_134{left:138px;bottom:606px;letter-spacing:0.11px;word-spacing:-0.22px;}
#tq_134{left:138px;bottom:588px;letter-spacing:0.1px;word-spacing:-0.16px;}
#tr_134{left:138px;bottom:570px;letter-spacing:0.11px;word-spacing:-0.34px;}
#ts_134{left:138px;bottom:551px;letter-spacing:0.11px;}
#tt_134{left:138px;bottom:515px;letter-spacing:0.09px;word-spacing:-0.54px;}
#tu_134{left:300px;bottom:515px;letter-spacing:0.11px;word-spacing:-0.61px;}
#tv_134{left:138px;bottom:496px;letter-spacing:0.08px;}
#tw_134{left:138px;bottom:460px;letter-spacing:0.1px;word-spacing:-0.05px;}
#tx_134{left:138px;bottom:441px;letter-spacing:0.1px;word-spacing:-0.01px;}
#ty_134{left:138px;bottom:405px;letter-spacing:0.09px;word-spacing:-0.63px;}
#tz_134{left:300px;bottom:405px;letter-spacing:0.1px;word-spacing:-0.68px;}
#t10_134{left:138px;bottom:386px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t11_134{left:138px;bottom:350px;letter-spacing:0.09px;word-spacing:-0.21px;}
#t12_134{left:138px;bottom:331px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t13_134{left:138px;bottom:313px;letter-spacing:0.11px;}
#t14_134{left:110px;bottom:273px;letter-spacing:0.14px;}
#t15_134{left:163px;bottom:273px;letter-spacing:0.16px;word-spacing:0.01px;}
#t16_134{left:138px;bottom:234px;letter-spacing:0.09px;word-spacing:0.05px;}
#t17_134{left:301px;bottom:234px;letter-spacing:0.1px;word-spacing:0.02px;}
#t18_134{left:138px;bottom:215px;letter-spacing:0.12px;}
#t19_134{left:138px;bottom:178px;letter-spacing:0.09px;word-spacing:0.05px;}
#t1a_134{left:301px;bottom:178px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1b_134{left:138px;bottom:160px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1c_134{left:138px;bottom:142px;letter-spacing:0.1px;word-spacing:-0.18px;}
#t1d_134{left:138px;bottom:123px;letter-spacing:0.09px;word-spacing:-0.04px;}

.s1_134{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_134{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_134{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s4_134{font-size:15px;font-family:Times-Bold_7mf;color:#000;}
.s5_134{font-size:18px;font-family:Helvetica-Bold_7mg;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts134" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7mf;
	src: url("fonts/Times-Bold_7mf.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg134Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg134" style="-webkit-user-select: none;"><object width="935" height="1210" data="134/134.svg" type="image/svg+xml" id="pdf134" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_134" class="t s1_134">B.4 </span><span id="t2_134" class="t s1_134">Misaligned Semantics </span>
<span id="t3_134" class="t s2_134">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t4_134" class="t s2_134">134 </span>
<span id="t5_134" class="t s3_134">Here “performed” means the actual store that changes memory or cache data values, or the actual load that writes a </span>
<span id="t6_134" class="t s3_134">destination register, or side effects of loads related to memory mapped I/O. It does not refer to microarchitectural side </span>
<span id="t7_134" class="t s3_134">effects such as changing the state of a cache line from M in another processor to S locally or to TLB state. </span>
<span id="t8_134" class="t s3_134">Note: this rules does NOT disallow emulating misaligned memory accesses via a trap handler that performs the </span>
<span id="t9_134" class="t s3_134">access a byte at a time, even though a TLB miss may occur for a later byte after an earlier byte has been written. Such </span>
<span id="ta_134" class="t s3_134">a trap handler is emulating the entire misaligned. A TLB miss in the emulation code will return to the emulation code, </span>
<span id="tb_134" class="t s3_134">not to the original misaligned memory instruction. </span>
<span id="tc_134" class="t s3_134">However, this rule DOES disallow handling permissions errors in this manner. Write permission must be checked in </span>
<span id="td_134" class="t s3_134">advance for all parts of a page split store. </span>
<span id="te_134" class="t s4_134">Architecture Rule B-16: </span><span id="tf_134" class="t s3_134">Misaligned memory accesses are not atomic with respect to hardware page table walking </span>
<span id="tg_134" class="t s3_134">for TLB miss handling (as is added in MIPS Release 5). </span>
<span id="th_134" class="t s3_134">Overall, TLBs, in particular hardware page table walking, are not considered to be part of “single-thread atomicity”, </span>
<span id="ti_134" class="t s3_134">and hardware page table walks are not ordered with the memory accesses of the loads and stores that trigger them. </span>
<span id="tj_134" class="t s3_134">For example, the different parts of a split may occur at different times, and speculatively. If another processor is mod- </span>
<span id="tk_134" class="t s3_134">ifying the page tables without performing a TLB shutdown, the TLB entries found for a split may not have both been </span>
<span id="tl_134" class="t s3_134">present in the TLBs at the same time. On a system with hardware page table walking, the page table entries for a split </span>
<span id="tm_134" class="t s3_134">may not have both been present in the page tables in memory at the same time. </span>
<span id="tn_134" class="t s3_134">For example, on an exception triggered by a misaligned access, it is UNPREDICTABLE which TLB entries for a </span>
<span id="to_134" class="t s3_134">page split are in the TLB: both, one but not the other, or none. </span>
<span id="tp_134" class="t s3_134">Implementations must provide mechanisms to accommodate all parts of a misaligned load or store in order to guaran- </span>
<span id="tq_134" class="t s3_134">tee forward progress. For example, a certain minimum number of TLB entries may be required for the split parts of a </span>
<span id="tr_134" class="t s3_134">misaligned memory access, and/or associated software TLB miss handlers or hardware TLB miss page table walkers. </span>
<span id="ts_134" class="t s3_134">Other such mechanisms may not require extra TLB entries. </span>
<span id="tt_134" class="t s4_134">Architecture Rule B-17: </span><span id="tu_134" class="t s3_134">Misaligned memory accesses are not atomic with respect to setting of PTE access and dirty </span>
<span id="tv_134" class="t s3_134">bits. </span>
<span id="tw_134" class="t s3_134">For example, if a hardware page table walker sets PTE dirty bit for both parts of a page split misaligned store, then it </span>
<span id="tx_134" class="t s3_134">may be possible to observe one bit being set while the other is still not set. </span>
<span id="ty_134" class="t s4_134">Architecture Rule B-18: </span><span id="tz_134" class="t s3_134">Misaligned memory accesses that affect any part of the page tables in memory that are used </span>
<span id="t10_134" class="t s3_134">in performing the virtual to physical address translation of any part of the split access are UNPREDICTABLE. </span>
<span id="t11_134" class="t s3_134">For example, a split store that writes one of its own PTEs - whether the hardware page table walker PTE, or whatever </span>
<span id="t12_134" class="t s3_134">data structure a software PTE miss handler uses. (This means that a simple Address Error exception handler can </span>
<span id="t13_134" class="t s3_134">implement misaligneds without having to check page table addresses.) </span>
<span id="t14_134" class="t s5_134">B.4.5 </span><span id="t15_134" class="t s5_134">Memory Types and Misaligned Memory Accesses </span>
<span id="t16_134" class="t s4_134">Architecture Rule B-19: </span><span id="t17_134" class="t s3_134">Misaligned memory accesses are defined and are expected to be used for the following </span>
<span id="t18_134" class="t s3_134">CCAs: WB (Writeback) and UCA (Uncached Accelerated), i.e., write combining. </span>
<span id="t19_134" class="t s4_134">Architecture Rule B-20: </span><span id="t1a_134" class="t s3_134">Misaligned memory accesses are defined for UC. Instructions that are potentially </span>
<span id="t1b_134" class="t s3_134">misaligned, but which are not actually misaligned, may safely be used with UC memory including MMIO. But </span>
<span id="t1c_134" class="t s3_134">instructions which are actually misaligned should not be used with MMIO - their results may be UNPREDICTABLE </span>
<span id="t1d_134" class="t s3_134">or worse. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
