
---------- Begin Simulation Statistics ----------
final_tick                                31451270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    748                       # Simulator instruction rate (inst/s)
host_mem_usage                               11320440                       # Number of bytes of host memory used
host_op_rate                                      767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28973.70                       # Real time elapsed on the host
host_tick_rate                                 739541                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    21686646                       # Number of instructions simulated
sim_ops                                      22212118                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021427                       # Number of seconds simulated
sim_ticks                                 21427241875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.564174                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  794628                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               814467                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1083                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5378                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805909                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6531                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1168                       # Number of indirect misses.
system.cpu.branchPred.lookups                  857819                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15998                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1139                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5075884                       # Number of instructions committed
system.cpu.committedOps                       5156002                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.377631                       # CPI: cycles per instruction
system.cpu.discardedOps                         14937                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2571937                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            162407                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1571398                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5336155                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296066                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1083                       # number of quiesce instructions executed
system.cpu.numCycles                         17144461                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1083                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3364320     65.25%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2356      0.05%     65.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                 181872      3.53%     68.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1607454     31.18%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5156002                       # Class of committed instruction
system.cpu.quiesceCycles                     17139126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11808306                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1483965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              495675                       # Transaction distribution
system.membus.trans_dist::ReadResp             496902                       # Transaction distribution
system.membus.trans_dist::WriteReq             255504                       # Transaction distribution
system.membus.trans_dist::WriteResp            255504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          856                       # Transaction distribution
system.membus.trans_dist::CleanEvict              687                       # Transaction distribution
system.membus.trans_dist::ReadExReq               483                       # Transaction distribution
system.membus.trans_dist::ReadExResp              484                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1041                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       740352                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        740352                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1485113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        17322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1506932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1480704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1480704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2988026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       148608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23826                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       184874                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47579306                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2233962                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000026                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005139                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2233903    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      59      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2233962                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3743488661                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            22093500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              483218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4223250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           20638120                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2997740680                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             930750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       491520                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       491520                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       997845                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       997845                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        17322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2978730                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        23826                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47406354                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5091010500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.8                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          702                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   4095325545                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2472405000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       494592                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       494592                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       245760                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       245760                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1480704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1480704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       897834                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       897834    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       897834                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2037045070                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2718720000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     42467328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     15728640                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     58195968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     23592960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     31653888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     55246848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     10616832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       491520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     11108352                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      5898240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       989184                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      6887424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1981931611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    734048745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2715980355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1101073117                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1477273099                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2578346216                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3083004728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2211321843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5294326571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          186                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           59                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          245                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       555554                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       176224                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         731779                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       555554                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       555554                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       555554                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       176224                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        731779                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     31653888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          93824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31747712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        54784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     15728640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15783424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       494592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              496058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          856                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       245760                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             246616                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1477273099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4378725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1481651824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2556745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    734048745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            736605490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2556745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2211321843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4378725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2218257314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    739982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000359122250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          246                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          246                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              892391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             262459                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      496057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     246616                       # Number of write requests accepted
system.mem_ctrls.readBursts                    496057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   246616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    390                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             30988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            30980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15410                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15968463760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2478335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28979722510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32216.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58466.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       361                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   462203                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  229400                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                496057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               246616                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  438002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   17235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    726                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.243238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.771664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.512370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1384      2.73%      2.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1312      2.59%      5.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          802      1.58%      6.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          696      1.37%      8.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          821      1.62%      9.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          720      1.42%     11.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          674      1.33%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          915      1.81%     14.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43363     85.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50687                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2014.991870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    950.872806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             5      2.03%      2.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           71     28.86%     30.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          122     49.59%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           24      9.76%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           24      9.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           246                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1002.532520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    928.908794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    156.243756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              6      2.44%      2.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17      6.91%      9.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          223     90.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           246                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31722688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15783872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31747648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15783424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1480.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       736.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1481.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    736.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21426975000                       # Total gap between requests
system.mem_ctrls.avgGap                      28851.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     31630208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        92480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        56320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     15727552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1476167963.404762744904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4316001.123219691217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2628429.749780850019                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 733997968.182267546654                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       494592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          856                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       245760                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  28921849380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     57873130                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37333242215                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 374946886005                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58476.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39503.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43613600.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1525662.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11246271920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1158990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9022456080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2166                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1083                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9891406.509695                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2325176.277740                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1083    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5637750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11985625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1083                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     20738876750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10712393250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2679921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2679921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2679921                       # number of overall hits
system.cpu.icache.overall_hits::total         2679921                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          186                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            186                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          186                       # number of overall misses
system.cpu.icache.overall_misses::total           186                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8081250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8081250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8081250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8081250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2680107                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2680107                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2680107                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2680107                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000069                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000069                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43447.580645                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43447.580645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43447.580645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43447.580645                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          186                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          186                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7788250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7788250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7788250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7788250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41872.311828                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41872.311828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41872.311828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41872.311828                       # average overall mshr miss latency
system.cpu.icache.replacements                     18                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2679921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2679921                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          186                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           186                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8081250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8081250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2680107                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2680107                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43447.580645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43447.580645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7788250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7788250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41872.311828                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41872.311828                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.393982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2261665                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                18                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          125648.055556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.393982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.617957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.617957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5360400                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5360400                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       296765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           296765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       296765                       # number of overall hits
system.cpu.dcache.overall_hits::total          296765                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1978                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1978                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1978                       # number of overall misses
system.cpu.dcache.overall_misses::total          1978                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    141049500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    141049500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    141049500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    141049500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       298743                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       298743                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       298743                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       298743                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006621                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006621                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006621                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006621                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71309.150657                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71309.150657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71309.150657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71309.150657                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          856                       # number of writebacks
system.cpu.dcache.writebacks::total               856                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          454                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          454                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10827                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10827                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    108267500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    108267500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    108267500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    108267500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     23549375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     23549375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005101                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005101                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005101                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71041.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71041.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71041.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71041.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2175.060035                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2175.060035                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1525                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       180969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          180969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     80111375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     80111375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       182058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       182058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005982                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005982                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73564.164371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73564.164371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1083                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1083                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     76511375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     76511375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     23549375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     23549375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73497.958694                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73497.958694                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21744.575254                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21744.575254                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       115796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     60938125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     60938125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       116685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68546.822272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68546.822272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          406                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          406                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9744                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9744                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31756125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31756125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65747.670807                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65747.670807                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       740352                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       740352                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7672438500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7672438500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10363.230598                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10363.230598                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       235501                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       235501                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       504851                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       504851                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7490030216                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7490030216                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14836.120392                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14836.120392                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              115960                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1525                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.039344                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7119313                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7119313                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31451270000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                31451415625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    748                       # Simulator instruction rate (inst/s)
host_mem_usage                               11320440                       # Number of bytes of host memory used
host_op_rate                                      767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28973.79                       # Real time elapsed on the host
host_tick_rate                                 739544                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    21686655                       # Number of instructions simulated
sim_ops                                      22212133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021427                       # Number of seconds simulated
sim_ticks                                 21427387500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.563458                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  794629                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               814474                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1084                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5380                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805909                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6531                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1168                       # Number of indirect misses.
system.cpu.branchPred.lookups                  857828                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16000                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1139                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5075893                       # Number of instructions committed
system.cpu.committedOps                       5156017                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.377670                       # CPI: cycles per instruction
system.cpu.discardedOps                         14944                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2571958                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            162407                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1571399                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5336340                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296062                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1083                       # number of quiesce instructions executed
system.cpu.numCycles                         17144694                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1083                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3364328     65.25%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2356      0.05%     65.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                 181878      3.53%     68.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1607454     31.18%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5156017                       # Class of committed instruction
system.cpu.quiesceCycles                     17139126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11808354                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1483969                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              495675                       # Transaction distribution
system.membus.trans_dist::ReadResp             496904                       # Transaction distribution
system.membus.trans_dist::WriteReq             255504                       # Transaction distribution
system.membus.trans_dist::WriteResp            255504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          857                       # Transaction distribution
system.membus.trans_dist::CleanEvict              688                       # Transaction distribution
system.membus.trans_dist::ReadExReq               483                       # Transaction distribution
system.membus.trans_dist::ReadExResp              484                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1043                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       740352                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        740352                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1485119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        17322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1506938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1480704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1480704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2988032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       148800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23826                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       185066                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47579498                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2233964                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000026                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005139                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2233905    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      59      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2233964                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3743498286                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            22093500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              483218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4223250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           20649620                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2997740680                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             930750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       491520                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       491520                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       997845                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       997845                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        17322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2978730                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        23826                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47406354                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5091010500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.8                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          702                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   4095325545                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2472405000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       494592                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       494592                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       245760                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       245760                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1480704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1480704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       897834                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       897834    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       897834                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2037045070                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2718720000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     42467328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     15728640                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     58195968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     23592960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     31653888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     55246848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     10616832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       491520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     11108352                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      5898240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       989184                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      6887424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1981918141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    734043756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2715961897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1101065634                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1477263059                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2578328693                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3082983775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2211306815                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5294290590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          186                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           59                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          245                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       555551                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       176223                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         731774                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       555551                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       555551                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       555551                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       176223                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        731774                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     31653888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          93952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31747840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        54848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     15728640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15783488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       494592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              496060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       245760                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             246617                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1477263059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4384669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1481647728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2559715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    734043756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            736603471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2559715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2211306815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4384669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2218251198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    739982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000359122250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          246                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          246                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              892396                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             262459                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      496059                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     246617                       # Number of write requests accepted
system.mem_ctrls.readBursts                    496059                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   246617                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    390                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             30988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            30980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15410                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15968463760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2478345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28979775010                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32215.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58465.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       361                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   462205                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  229400                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                496059                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               246617                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  438002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   17235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    726                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.243238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.771664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.512370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1384      2.73%      2.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1312      2.59%      5.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          802      1.58%      6.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          696      1.37%      8.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          821      1.62%      9.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          720      1.42%     11.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          674      1.33%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          915      1.81%     14.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43363     85.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50687                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2014.991870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    950.872806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             5      2.03%      2.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           71     28.86%     30.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          122     49.59%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           24      9.76%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           24      9.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           246                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1002.532520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    928.908794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    156.243756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              6      2.44%      2.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17      6.91%      9.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          223     90.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           246                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31722816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15783872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31747776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15783488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1480.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       736.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1481.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    736.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21427416250                       # Total gap between requests
system.mem_ctrls.avgGap                      28851.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     31630208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        92608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        56320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     15727552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1476157931.059024333954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4321945.454153008759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2628411.886423391756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 733992979.778799533844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       494592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          857                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       245760                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  28921849380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     57925630                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37333242215                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 374946886005                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58476.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39485.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43562709.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1525662.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11246271920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1158990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9022601705                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2166                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1083                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9891406.509695                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2325176.277740                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1083    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5637750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11985625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1083                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     20739022375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10712393250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2679932                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2679932                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2679932                       # number of overall hits
system.cpu.icache.overall_hits::total         2679932                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          186                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            186                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          186                       # number of overall misses
system.cpu.icache.overall_misses::total           186                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8081250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8081250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8081250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8081250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2680118                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2680118                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2680118                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2680118                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000069                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000069                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43447.580645                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43447.580645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43447.580645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43447.580645                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          186                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          186                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7788250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7788250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7788250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7788250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41872.311828                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41872.311828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41872.311828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41872.311828                       # average overall mshr miss latency
system.cpu.icache.replacements                     18                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2679932                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2679932                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          186                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           186                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8081250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8081250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2680118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2680118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43447.580645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43447.580645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7788250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7788250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41872.311828                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41872.311828                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.394007                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7066965                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               338                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20908.180473                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.394007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.617957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.617957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5360422                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5360422                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       296769                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           296769                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       296769                       # number of overall hits
system.cpu.dcache.overall_hits::total          296769                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1980                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1980                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1980                       # number of overall misses
system.cpu.dcache.overall_misses::total          1980                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    141170125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    141170125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    141170125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    141170125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       298749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       298749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       298749                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       298749                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006628                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006628                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006628                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006628                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71298.042929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71298.042929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71298.042929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71298.042929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          857                       # number of writebacks
system.cpu.dcache.writebacks::total               857                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          454                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          454                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10827                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10827                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    108384875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    108384875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    108384875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    108384875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     23549375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     23549375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005108                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005108                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005108                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71025.475098                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71025.475098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71025.475098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71025.475098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2175.060035                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2175.060035                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1527                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       180973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          180973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     80232000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     80232000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       182064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       182064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005992                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005992                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73539.871677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73539.871677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1083                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1083                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     76628750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     76628750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     23549375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     23549375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73469.558965                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73469.558965                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21744.575254                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21744.575254                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       115796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     60938125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     60938125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       116685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68546.822272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68546.822272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          406                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          406                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9744                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9744                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31756125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31756125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65747.670807                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65747.670807                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       740352                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       740352                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7672438500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7672438500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10363.230598                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10363.230598                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       235501                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       235501                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       504851                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       504851                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7490030216                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7490030216                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14836.120392                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14836.120392                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              301598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2039                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.914664                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7119339                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7119339                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31451415625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
