Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Sat Nov 17 15:25:22 2018
| Host         : COM1490 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |              35 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             203 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------+----------------------------------+------------------+----------------+
|        Clock Signal        |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG             |                                  | top_disto/audio_out[6]_i_1_n_0   |                1 |              4 |
|  read_addr_reg[16]_i_2_n_0 |                                  | reset_IBUF                       |                2 |              6 |
|  read_addr_reg[16]_i_2_n_0 | top_delay/delay_in[11]_i_1_n_0   |                                  |                3 |             11 |
|  clk_IBUF_BUFG             | xadc/aux_data[15]_i_1_n_0        |                                  |                3 |             12 |
|  clk_IBUF_BUFG             | pwm_0/new_pwm_0                  | reset_IBUF                       |                3 |             12 |
|  read_addr_reg[16]_i_2_n_0 | top_reverb/loop_in[11]_i_1_n_0   |                                  |               11 |             12 |
|  clk_IBUF_BUFG             |                                  | reset_IBUF                       |                6 |             23 |
|  clk_IBUF_BUFG             |                                  |                                  |               12 |             27 |
|  read_addr_reg[16]_i_2_n_0 |                                  |                                  |                8 |             27 |
|  read_addr_reg[16]_i_2_n_0 | ready2_IBUF                      | reset_IBUF                       |               10 |             34 |
|  read_addr_reg[16]_i_2_n_0 | top_reverb/read_addr[18]_i_2_n_0 | top_reverb/read_addr[17]         |               17 |             77 |
|  read_addr_reg[16]_i_2_n_0 | top_reverb/led_test_OBUF         | top_reverb/write_addr[0]_i_1_n_0 |               26 |             80 |
+----------------------------+----------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 6      |                     1 |
| 11     |                     1 |
| 12     |                     3 |
| 16+    |                     6 |
+--------+-----------------------+


