Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 25 21:36:35 2022
| Host         : wormbridge.ifi.uio.no running 64-bit Red Hat Enterprise Linux release 8.5 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: NSYNC/SA2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: NSYNC/SB2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: QUADE/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: QUADE/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: QUADE/FSM_sequential_current_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.028        0.000                      0                  205        0.166        0.000                      0                  205        4.020        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                0.028        0.000                      0                  203        0.166        0.000                      0                  203        4.020        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mclk               mclk                     6.937        0.000                      0                    2        0.695        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 SETEM/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTSY/en_flipflop_reg/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 4.055ns (41.070%)  route 5.818ns (58.930%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.822     5.584    SETEM/mclk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  SETEM/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.478     6.062 r  SETEM/rom_addr_reg[3]/Q
                         net (fo=33, routed)          0.800     6.863    SETEM/rom_addr_reg[3]
    SLICE_X1Y19          LUT4 (Prop_lut4_I2_O)        0.289     7.152 r  SETEM/g0_b7/O
                         net (fo=12, routed)          0.517     7.669    SETEM/rom_addr_reg[0]_1
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.326     7.995 r  SETEM/multOp_carry__1_i_2/O
                         net (fo=1, routed)           0.784     8.778    PWMMO/multOp__30_carry_i_1[1]
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.315 r  PWMMO/multOp_carry__1/O[2]
                         net (fo=4, routed)           0.541     9.857    SETEM/O[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.302    10.159 r  SETEM/multOp__30_carry__0_i_3/O
                         net (fo=1, routed)           0.480    10.638    PWMMO/pwm0_carry__0_i_21_0[0]
    SLICE_X2Y22          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    11.248 f  PWMMO/multOp__30_carry__0/O[3]
                         net (fo=6, routed)           0.624    11.873    PWMMO/multOp[13]
    SLICE_X3Y22          LUT1 (Prop_lut1_I0_O)        0.307    12.180 r  PWMMO/pwm0_carry__0_i_27/O
                         net (fo=1, routed)           0.000    12.180    PWMMO/p_0_in[13]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.428 r  PWMMO/pwm0_carry__0_i_11/O[3]
                         net (fo=5, routed)           0.505    12.933    PWMMO/pwm2[13]
    SLICE_X6Y23          LUT6 (Prop_lut6_I4_O)        0.306    13.239 r  PWMMO/pwm0_carry__0_i_10/O
                         net (fo=1, routed)           0.404    13.643    PWMMO/pwm0_carry__0_i_10_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  PWMMO/pwm0_carry__0_i_2/O
                         net (fo=1, routed)           0.337    14.105    PWMMO/pwm0_carry__0_i_2_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.509 r  PWMMO/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           0.825    15.334    SETEM/en_flipflop_reg[0]
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.124    15.458 r  SETEM/en_flipflop_i_1/O
                         net (fo=1, routed)           0.000    15.458    OUTSY/sys_en
    SLICE_X8Y22          FDCE                                         r  OUTSY/en_flipflop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.563    15.046    OUTSY/mclk_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  OUTSY/en_flipflop_reg/C
                         clock pessimism              0.394    15.440    
                         clock uncertainty           -0.035    15.405    
    SLICE_X8Y22          FDCE (Setup_fdce_C_D)        0.081    15.486    OUTSY/en_flipflop_reg
  -------------------------------------------------------------------
                         required time                         15.486    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 VELOR/rcount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 1.964ns (30.947%)  route 4.382ns (69.053%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  VELOR/rcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     6.113 r  VELOR/rcount_reg[11]/Q
                         net (fo=3, routed)           0.819     6.933    VELOR/rcount_reg[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  VELOR/moving_sum[11]_i_6/O
                         net (fo=1, routed)           0.641     7.698    VELOR/moving_sum[11]_i_6_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  VELOR/moving_sum[11]_i_4/O
                         net (fo=13, routed)          1.064     8.886    VELOR/moving_sum[11]_i_4_n_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     9.038 r  VELOR/moving_sum[11]_i_2/O
                         net (fo=1, routed)           0.154     9.192    VELOR/moving_sum[11]_i_2_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.326     9.518 f  VELOR/moving_sum[11]_i_1/O
                         net (fo=60, routed)          1.171    10.689    VELOR/ten_ms_pulse
    SLICE_X5Y1           LUT5 (Prop_lut5_I0_O)        0.124    10.813 r  VELOR/i__carry__0_i_2/O
                         net (fo=1, routed)           0.532    11.346    VELOR/i__carry__0_i_2_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.942 r  VELOR/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    11.942    VELOR/_inferred__0/i__carry__0_n_4
    SLICE_X7Y1           FDCE                                         r  VELOR/pos_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.656    15.139    VELOR/mclk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  VELOR/pos_count_reg[7]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.062    15.599    VELOR/pos_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -11.942    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 VELOR/rcount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 1.905ns (30.299%)  route 4.382ns (69.701%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  VELOR/rcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     6.113 r  VELOR/rcount_reg[11]/Q
                         net (fo=3, routed)           0.819     6.933    VELOR/rcount_reg[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  VELOR/moving_sum[11]_i_6/O
                         net (fo=1, routed)           0.641     7.698    VELOR/moving_sum[11]_i_6_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  VELOR/moving_sum[11]_i_4/O
                         net (fo=13, routed)          1.064     8.886    VELOR/moving_sum[11]_i_4_n_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     9.038 r  VELOR/moving_sum[11]_i_2/O
                         net (fo=1, routed)           0.154     9.192    VELOR/moving_sum[11]_i_2_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.326     9.518 f  VELOR/moving_sum[11]_i_1/O
                         net (fo=60, routed)          1.171    10.689    VELOR/ten_ms_pulse
    SLICE_X5Y1           LUT5 (Prop_lut5_I0_O)        0.124    10.813 r  VELOR/i__carry__0_i_2/O
                         net (fo=1, routed)           0.532    11.346    VELOR/i__carry__0_i_2_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.883 r  VELOR/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    11.883    VELOR/_inferred__0/i__carry__0_n_5
    SLICE_X7Y1           FDCE                                         r  VELOR/pos_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.656    15.139    VELOR/mclk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  VELOR/pos_count_reg[6]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.062    15.599    VELOR/pos_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 VELOR/rcount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.209ns (35.815%)  route 3.959ns (64.185%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  VELOR/rcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     6.113 r  VELOR/rcount_reg[11]/Q
                         net (fo=3, routed)           0.819     6.933    VELOR/rcount_reg[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  VELOR/moving_sum[11]_i_6/O
                         net (fo=1, routed)           0.641     7.698    VELOR/moving_sum[11]_i_6_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  VELOR/moving_sum[11]_i_4/O
                         net (fo=13, routed)          1.064     8.886    VELOR/moving_sum[11]_i_4_n_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     9.038 r  VELOR/moving_sum[11]_i_2/O
                         net (fo=1, routed)           0.154     9.192    VELOR/moving_sum[11]_i_2_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.326     9.518 f  VELOR/moving_sum[11]_i_1/O
                         net (fo=60, routed)          0.949    10.467    VELOR/ten_ms_pulse
    SLICE_X6Y0           LUT6 (Prop_lut6_I2_O)        0.124    10.591 r  VELOR/i__carry_i_3/O
                         net (fo=1, routed)           0.331    10.922    VELOR/i__carry_i_3_n_0
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.429 r  VELOR/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.429    VELOR/_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.763 r  VELOR/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    11.763    VELOR/_inferred__0/i__carry__0_n_6
    SLICE_X7Y1           FDCE                                         r  VELOR/pos_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.656    15.139    VELOR/mclk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  VELOR/pos_count_reg[5]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.062    15.599    VELOR/pos_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 VELOR/rcount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 2.098ns (34.639%)  route 3.959ns (65.361%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  VELOR/rcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     6.113 r  VELOR/rcount_reg[11]/Q
                         net (fo=3, routed)           0.819     6.933    VELOR/rcount_reg[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  VELOR/moving_sum[11]_i_6/O
                         net (fo=1, routed)           0.641     7.698    VELOR/moving_sum[11]_i_6_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  VELOR/moving_sum[11]_i_4/O
                         net (fo=13, routed)          1.064     8.886    VELOR/moving_sum[11]_i_4_n_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     9.038 r  VELOR/moving_sum[11]_i_2/O
                         net (fo=1, routed)           0.154     9.192    VELOR/moving_sum[11]_i_2_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.326     9.518 f  VELOR/moving_sum[11]_i_1/O
                         net (fo=60, routed)          0.949    10.467    VELOR/ten_ms_pulse
    SLICE_X6Y0           LUT6 (Prop_lut6_I2_O)        0.124    10.591 r  VELOR/i__carry_i_3/O
                         net (fo=1, routed)           0.331    10.922    VELOR/i__carry_i_3_n_0
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.429 r  VELOR/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.429    VELOR/_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.652 r  VELOR/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    11.652    VELOR/_inferred__0/i__carry__0_n_7
    SLICE_X7Y1           FDCE                                         r  VELOR/pos_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.656    15.139    VELOR/mclk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  VELOR/pos_count_reg[4]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.062    15.599    VELOR/pos_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 VELOR/rcount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 1.964ns (33.160%)  route 3.959ns (66.840%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  VELOR/rcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     6.113 r  VELOR/rcount_reg[11]/Q
                         net (fo=3, routed)           0.819     6.933    VELOR/rcount_reg[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  VELOR/moving_sum[11]_i_6/O
                         net (fo=1, routed)           0.641     7.698    VELOR/moving_sum[11]_i_6_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  VELOR/moving_sum[11]_i_4/O
                         net (fo=13, routed)          1.064     8.886    VELOR/moving_sum[11]_i_4_n_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     9.038 r  VELOR/moving_sum[11]_i_2/O
                         net (fo=1, routed)           0.154     9.192    VELOR/moving_sum[11]_i_2_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.326     9.518 f  VELOR/moving_sum[11]_i_1/O
                         net (fo=60, routed)          0.949    10.467    VELOR/ten_ms_pulse
    SLICE_X6Y0           LUT6 (Prop_lut6_I2_O)        0.124    10.591 r  VELOR/i__carry_i_3/O
                         net (fo=1, routed)           0.331    10.922    VELOR/i__carry_i_3_n_0
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.518 r  VELOR/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000    11.518    VELOR/_inferred__0/i__carry_n_4
    SLICE_X7Y0           FDCE                                         r  VELOR/pos_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.656    15.139    VELOR/mclk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  VELOR/pos_count_reg[3]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y0           FDCE (Setup_fdce_C_D)        0.062    15.599    VELOR/pos_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 VELOR/rcount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 1.905ns (32.488%)  route 3.959ns (67.512%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  VELOR/rcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     6.113 r  VELOR/rcount_reg[11]/Q
                         net (fo=3, routed)           0.819     6.933    VELOR/rcount_reg[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  VELOR/moving_sum[11]_i_6/O
                         net (fo=1, routed)           0.641     7.698    VELOR/moving_sum[11]_i_6_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  VELOR/moving_sum[11]_i_4/O
                         net (fo=13, routed)          1.064     8.886    VELOR/moving_sum[11]_i_4_n_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     9.038 r  VELOR/moving_sum[11]_i_2/O
                         net (fo=1, routed)           0.154     9.192    VELOR/moving_sum[11]_i_2_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.326     9.518 f  VELOR/moving_sum[11]_i_1/O
                         net (fo=60, routed)          0.949    10.467    VELOR/ten_ms_pulse
    SLICE_X6Y0           LUT6 (Prop_lut6_I2_O)        0.124    10.591 r  VELOR/i__carry_i_3/O
                         net (fo=1, routed)           0.331    10.922    VELOR/i__carry_i_3_n_0
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.459 r  VELOR/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.000    11.459    VELOR/_inferred__0/i__carry_n_5
    SLICE_X7Y0           FDCE                                         r  VELOR/pos_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.656    15.139    VELOR/mclk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  VELOR/pos_count_reg[2]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y0           FDCE (Setup_fdce_C_D)        0.062    15.599    VELOR/pos_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 VELOR/rcount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.775ns (31.076%)  route 3.937ns (68.924%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  VELOR/rcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     6.113 f  VELOR/rcount_reg[11]/Q
                         net (fo=3, routed)           0.819     6.933    VELOR/rcount_reg[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.057 f  VELOR/moving_sum[11]_i_6/O
                         net (fo=1, routed)           0.641     7.698    VELOR/moving_sum[11]_i_6_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.822 f  VELOR/moving_sum[11]_i_4/O
                         net (fo=13, routed)          1.064     8.886    VELOR/moving_sum[11]_i_4_n_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     9.038 f  VELOR/moving_sum[11]_i_2/O
                         net (fo=1, routed)           0.154     9.192    VELOR/moving_sum[11]_i_2_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.326     9.518 r  VELOR/moving_sum[11]_i_1/O
                         net (fo=60, routed)          0.774    10.292    VELOR/ten_ms_pulse
    SLICE_X7Y2           LUT6 (Prop_lut6_I2_O)        0.124    10.416 r  VELOR/i__carry_i_4/O
                         net (fo=1, routed)           0.484    10.900    VELOR/i__carry_i_4_n_0
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    11.307 r  VELOR/_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.000    11.307    VELOR/_inferred__0/i__carry_n_6
    SLICE_X7Y0           FDCE                                         r  VELOR/pos_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.656    15.139    VELOR/mclk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  VELOR/pos_count_reg[1]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y0           FDCE (Setup_fdce_C_D)        0.062    15.599    VELOR/pos_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 VELOR/rcount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/rcount_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 1.841ns (32.031%)  route 3.907ns (67.969%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  VELOR/rcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     6.113 f  VELOR/rcount_reg[11]/Q
                         net (fo=3, routed)           0.819     6.933    VELOR/rcount_reg[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.057 f  VELOR/moving_sum[11]_i_6/O
                         net (fo=1, routed)           0.641     7.698    VELOR/moving_sum[11]_i_6_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.822 f  VELOR/moving_sum[11]_i_4/O
                         net (fo=13, routed)          0.890     8.711    VELOR/moving_sum[11]_i_4_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.835 r  VELOR/rcount[0]_i_11/O
                         net (fo=2, routed)           0.584     9.419    VELOR/rcount[0]_i_11_n_0
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.124     9.543 r  VELOR/rcount[8]_i_7/O
                         net (fo=6, routed)           0.973    10.516    VELOR/rcount[8]_i_7_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124    10.640 r  VELOR/rcount[12]_i_3/O
                         net (fo=1, routed)           0.000    10.640    VELOR/rcount[12]_i_3_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.020 r  VELOR/rcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.020    VELOR/rcount_reg[12]_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.343 r  VELOR/rcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.343    VELOR/rcount_reg[16]_i_1_n_6
    SLICE_X6Y9           FDCE                                         r  VELOR/rcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653    15.136    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VELOR/rcount_reg[17]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X6Y9           FDCE (Setup_fdce_C_D)        0.109    15.643    VELOR/rcount_reg[17]
  -------------------------------------------------------------------
                         required time                         15.643    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 VELOR/rcount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/rcount_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.833ns (31.936%)  route 3.907ns (68.064%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  VELOR/rcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     6.113 f  VELOR/rcount_reg[11]/Q
                         net (fo=3, routed)           0.819     6.933    VELOR/rcount_reg[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.057 f  VELOR/moving_sum[11]_i_6/O
                         net (fo=1, routed)           0.641     7.698    VELOR/moving_sum[11]_i_6_n_0
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.822 f  VELOR/moving_sum[11]_i_4/O
                         net (fo=13, routed)          0.890     8.711    VELOR/moving_sum[11]_i_4_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.835 r  VELOR/rcount[0]_i_11/O
                         net (fo=2, routed)           0.584     9.419    VELOR/rcount[0]_i_11_n_0
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.124     9.543 r  VELOR/rcount[8]_i_7/O
                         net (fo=6, routed)           0.973    10.516    VELOR/rcount[8]_i_7_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124    10.640 r  VELOR/rcount[12]_i_3/O
                         net (fo=1, routed)           0.000    10.640    VELOR/rcount[12]_i_3_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.020 r  VELOR/rcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.020    VELOR/rcount_reg[12]_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.335 r  VELOR/rcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.335    VELOR/rcount_reg[16]_i_1_n_4
    SLICE_X6Y9           FDCE                                         r  VELOR/rcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653    15.136    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  VELOR/rcount_reg[19]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X6Y9           FDCE (Setup_fdce_C_D)        0.109    15.643    VELOR/rcount_reg[19]
  -------------------------------------------------------------------
                         required time                         15.643    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 VELOR/pos_shift_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_shift_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.624     1.571    VELOR/mclk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  VELOR/pos_shift_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  VELOR/pos_shift_reg_c_4/Q
                         net (fo=1, routed)           0.110     1.822    VELOR/pos_shift_reg_c_4_n_0
    SLICE_X5Y3           FDCE                                         r  VELOR/pos_shift_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.892     2.086    VELOR/mclk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  VELOR/pos_shift_reg_c_5/C
                         clock pessimism             -0.500     1.586    
    SLICE_X5Y3           FDCE (Hold_fdce_C_D)         0.070     1.656    VELOR/pos_shift_reg_c_5
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 VELOR/pos_shift_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_shift_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.624     1.571    VELOR/mclk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  VELOR/pos_shift_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  VELOR/pos_shift_reg_c_3/Q
                         net (fo=1, routed)           0.112     1.824    VELOR/pos_shift_reg_c_3_n_0
    SLICE_X5Y2           FDCE                                         r  VELOR/pos_shift_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.893     2.087    VELOR/mclk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  VELOR/pos_shift_reg_c_4/C
                         clock pessimism             -0.500     1.587    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.066     1.653    VELOR/pos_shift_reg_c_4
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 VELOR/pos_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_shift_reg[7][0]_srl8_VELOR_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.547%)  route 0.235ns (62.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.624     1.571    VELOR/mclk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  VELOR/pos_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  VELOR/pos_count_reg[0]/Q
                         net (fo=17, routed)          0.235     1.946    VELOR/pos_count[0]
    SLICE_X4Y0           SRL16E                                       r  VELOR/pos_shift_reg[7][0]_srl8_VELOR_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.893     2.087    VELOR/mclk_IBUF_BUFG
    SLICE_X4Y0           SRL16E                                       r  VELOR/pos_shift_reg[7][0]_srl8_VELOR_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.587    
    SLICE_X4Y0           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.770    VELOR/pos_shift_reg[7][0]_srl8_VELOR_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 PWMMO/current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMMO/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.613     1.560    PWMMO/mclk_IBUF_BUFG
    SLICE_X0Y21          FDPE                                         r  PWMMO/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.148     1.708 r  PWMMO/current_state_reg[0]/Q
                         net (fo=3, routed)           0.073     1.781    SETEM/Q[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.098     1.879 r  SETEM/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    PWMMO/D[0]
    SLICE_X0Y21          FDCE                                         r  PWMMO/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.881     2.075    PWMMO/mclk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  PWMMO/current_state_reg[1]/C
                         clock pessimism             -0.515     1.560    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.121     1.681    PWMMO/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 VELOR/pos_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_shift_reg[7][4]_srl8_VELOR_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.941%)  route 0.187ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.624     1.571    VELOR/mclk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  VELOR/pos_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  VELOR/pos_count_reg[4]/Q
                         net (fo=11, routed)          0.187     1.899    VELOR/pos_count[4]
    SLICE_X6Y1           SRL16E                                       r  VELOR/pos_shift_reg[7][4]_srl8_VELOR_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.893     2.087    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y1           SRL16E                                       r  VELOR/pos_shift_reg[7][4]_srl8_VELOR_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.503     1.584    
    SLICE_X6Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.699    VELOR/pos_shift_reg[7][4]_srl8_VELOR_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 VELOR/pos_shift_reg[9][4]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/moving_sum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.256ns (69.880%)  route 0.110ns (30.120%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.624     1.571    VELOR/mclk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  VELOR/pos_shift_reg[9][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  VELOR/pos_shift_reg[9][4]/Q
                         net (fo=3, routed)           0.110     1.822    VELOR/pos_shift_reg[9][4]
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  VELOR/moving_sum_next_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.867    VELOR/moving_sum_next_carry__0_i_8_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.937 r  VELOR/moving_sum_next_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.937    VELOR/moving_sum_next_carry__0_n_7
    SLICE_X4Y2           FDCE                                         r  VELOR/moving_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.893     2.087    VELOR/mclk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  VELOR/moving_sum_reg[4]/C
                         clock pessimism             -0.503     1.584    
    SLICE_X4Y2           FDCE (Hold_fdce_C_D)         0.134     1.718    VELOR/moving_sum_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 VELOR/pos_shift_reg[9][4]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/moving_sum_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.788%)  route 0.114ns (31.212%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.624     1.571    VELOR/mclk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  VELOR/pos_shift_reg[9][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  VELOR/pos_shift_reg[9][4]/Q
                         net (fo=3, routed)           0.114     1.826    VELOR/pos_shift_reg[9][4]
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  VELOR/moving_sum_next_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.871    VELOR/moving_sum_next_carry__0_i_7_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.937 r  VELOR/moving_sum_next_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.937    VELOR/moving_sum_next_carry__0_n_6
    SLICE_X4Y2           FDCE                                         r  VELOR/moving_sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.893     2.087    VELOR/mclk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  VELOR/moving_sum_reg[5]/C
                         clock pessimism             -0.503     1.584    
    SLICE_X4Y2           FDCE (Hold_fdce_C_D)         0.134     1.718    VELOR/moving_sum_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 VELOR/pos_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_shift_reg[7][3]_srl8_VELOR_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.689%)  route 0.214ns (60.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.624     1.571    VELOR/mclk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  VELOR/pos_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  VELOR/pos_count_reg[3]/Q
                         net (fo=14, routed)          0.214     1.926    VELOR/pos_count[3]
    SLICE_X4Y0           SRL16E                                       r  VELOR/pos_shift_reg[7][3]_srl8_VELOR_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.893     2.087    VELOR/mclk_IBUF_BUFG
    SLICE_X4Y0           SRL16E                                       r  VELOR/pos_shift_reg[7][3]_srl8_VELOR_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.587    
    SLICE_X4Y0           SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.702    VELOR/pos_shift_reg[7][3]_srl8_VELOR_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 VELOR/pos_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VELOR/pos_shift_reg[7][7]_srl8_VELOR_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.537%)  route 0.279ns (66.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.624     1.571    VELOR/mclk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  VELOR/pos_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  VELOR/pos_count_reg[7]/Q
                         net (fo=10, routed)          0.279     1.991    VELOR/pos_count[7]
    SLICE_X6Y1           SRL16E                                       r  VELOR/pos_shift_reg[7][7]_srl8_VELOR_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.893     2.087    VELOR/mclk_IBUF_BUFG
    SLICE_X6Y1           SRL16E                                       r  VELOR/pos_shift_reg[7][7]_srl8_VELOR_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.503     1.584    
    SLICE_X6Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.767    VELOR/pos_shift_reg[7][7]_srl8_VELOR_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 QUADE/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QUADE/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.542    QUADE/mclk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  QUADE/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.148     1.690 r  QUADE/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.100     1.790    QUADE/current_state[1]
    SLICE_X8Y1           LUT5 (Prop_lut5_I3_O)        0.098     1.888 r  QUADE/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    QUADE/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X8Y1           FDCE                                         r  QUADE/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.864     2.058    QUADE/mclk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  QUADE/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.516     1.542    
    SLICE_X8Y1           FDCE (Hold_fdce_C_D)         0.121     1.663    QUADE/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y1     NSYNC/SA1_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y1     NSYNC/SA2_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y5     NSYNC/SB1_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y1     NSYNC/SB2_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y21    OUTSY/dir_flipflop_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y22    OUTSY/en_flipflop_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y19    PWMMO/counter_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y20    PWMMO/counter_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y19    PWMMO/counter_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y0     VELOR/pos_shift_reg[7][3]_srl8_VELOR_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     VELOR/pos_shift_reg[7][4]_srl8_VELOR_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y0     VELOR/pos_shift_reg[7][5]_srl8_VELOR_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     VELOR/pos_shift_reg[7][6]_srl8_VELOR_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     VELOR/pos_shift_reg[7][7]_srl8_VELOR_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y0     VELOR/pos_shift_reg[7][0]_srl8_VELOR_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y0     VELOR/pos_shift_reg[7][1]_srl8_VELOR_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     VELOR/pos_shift_reg[7][2]_srl8_VELOR_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y0     VELOR/pos_shift_reg[7][3]_srl8_VELOR_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     VELOR/pos_shift_reg[7][4]_srl8_VELOR_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y0     VELOR/pos_shift_reg[7][3]_srl8_VELOR_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     VELOR/pos_shift_reg[7][4]_srl8_VELOR_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y0     VELOR/pos_shift_reg[7][5]_srl8_VELOR_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     VELOR/pos_shift_reg[7][6]_srl8_VELOR_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     VELOR/pos_shift_reg[7][7]_srl8_VELOR_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y0     VELOR/pos_shift_reg[7][0]_srl8_VELOR_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y0     VELOR/pos_shift_reg[7][1]_srl8_VELOR_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     VELOR/pos_shift_reg[7][2]_srl8_VELOR_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y0     VELOR/pos_shift_reg[7][3]_srl8_VELOR_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     VELOR/pos_shift_reg[7][4]_srl8_VELOR_pos_shift_reg_c_6/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        6.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.937ns  (required time - arrival time)
  Source:                 NSYNC/SB2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QUADE/pos_inc_reg_P/PRE
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.642ns (24.303%)  route 2.000ns (75.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.754     5.516    NSYNC/mclk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  NSYNC/SB2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     6.034 r  NSYNC/SB2_reg/Q
                         net (fo=7, routed)           1.050     7.084    QUADE/sys_SB_synch
    SLICE_X8Y1           LUT5 (Prop_lut5_I3_O)        0.124     7.208 f  QUADE/pos_inc_reg_LDC_i_1/O
                         net (fo=2, routed)           0.950     8.158    QUADE/pos_inc_reg_LDC_i_1_n_0
    SLICE_X8Y2           FDPE                                         f  QUADE/pos_inc_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.578    15.061    QUADE/mclk_IBUF_BUFG
    SLICE_X8Y2           FDPE                                         r  QUADE/pos_inc_reg_P/C
                         clock pessimism              0.430    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X8Y2           FDPE (Recov_fdpe_C_PRE)     -0.361    15.095    QUADE/pos_inc_reg_P
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.937    

Slack (MET) :             7.224ns  (required time - arrival time)
  Source:                 NSYNC/SB2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QUADE/pos_dec_reg_P/PRE
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.787%)  route 1.755ns (73.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.754     5.516    NSYNC/mclk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  NSYNC/SB2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     6.034 r  NSYNC/SB2_reg/Q
                         net (fo=7, routed)           1.031     7.065    QUADE/sys_SB_synch
    SLICE_X8Y1           LUT5 (Prop_lut5_I3_O)        0.124     7.189 f  QUADE/pos_dec_reg_LDC_i_1/O
                         net (fo=2, routed)           0.724     7.913    QUADE/pos_dec_reg_LDC_i_1_n_0
    SLICE_X6Y0           FDPE                                         f  QUADE/pos_dec_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.656    15.139    QUADE/mclk_IBUF_BUFG
    SLICE_X6Y0           FDPE                                         r  QUADE/pos_dec_reg_P/C
                         clock pessimism              0.394    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X6Y0           FDPE (Recov_fdpe_C_PRE)     -0.361    15.137    QUADE/pos_dec_reg_P
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  7.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 QUADE/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QUADE/pos_dec_reg_P/PRE
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.331%)  route 0.480ns (69.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.542    QUADE/mclk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  QUADE/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.164     1.706 r  QUADE/FSM_sequential_current_state_reg[2]/Q
                         net (fo=7, routed)           0.174     1.880    QUADE/current_state[2]
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.045     1.925 f  QUADE/pos_dec_reg_LDC_i_1/O
                         net (fo=2, routed)           0.306     2.231    QUADE/pos_dec_reg_LDC_i_1_n_0
    SLICE_X6Y0           FDPE                                         f  QUADE/pos_dec_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.893     2.087    QUADE/mclk_IBUF_BUFG
    SLICE_X6Y0           FDPE                                         r  QUADE/pos_dec_reg_P/C
                         clock pessimism             -0.480     1.607    
    SLICE_X6Y0           FDPE (Remov_fdpe_C_PRE)     -0.071     1.536    QUADE/pos_dec_reg_P
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 QUADE/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QUADE/pos_inc_reg_P/PRE
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.209ns (28.826%)  route 0.516ns (71.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.542    QUADE/mclk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  QUADE/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.164     1.706 r  QUADE/FSM_sequential_current_state_reg[2]/Q
                         net (fo=7, routed)           0.165     1.871    QUADE/current_state[2]
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.045     1.916 f  QUADE/pos_inc_reg_LDC_i_1/O
                         net (fo=2, routed)           0.351     2.267    QUADE/pos_inc_reg_LDC_i_1_n_0
    SLICE_X8Y2           FDPE                                         f  QUADE/pos_inc_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.864     2.058    QUADE/mclk_IBUF_BUFG
    SLICE_X8Y2           FDPE                                         r  QUADE/pos_inc_reg_P/C
                         clock pessimism             -0.500     1.558    
    SLICE_X8Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     1.487    QUADE/pos_inc_reg_P
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.780    





