// Seed: 1972320262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  assign module_1.id_3 = 0;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wor id_2,
    output logic id_3,
    input wand id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wand id_10,
    input tri0 id_11,
    input wor id_12,
    output wire id_13,
    output uwire id_14
);
  wire id_16;
  ;
  always_latch @(posedge id_6) begin : LABEL_0
    id_3 = id_7;
  end
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
