#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Aug 09 13:42:52 2019
# Process ID: 1772
# Current directory: G:/my_project_reader/fsm_testing/working_example/archived_pro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6636 G:\my_project_reader\fsm_testing\working_example\archived_pro\archived_pro.xpr
# Log file: G:/my_project_reader/fsm_testing/working_example/archived_pro/vivado.log
# Journal file: G:/my_project_reader/fsm_testing/working_example/archived_pro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/my_project_reader/fsm_testing/working_example/archived_pro/archived_pro.xpr
update_compile_order -fileset sources_1
launch_simulation
source irig_testbench.tcl
close_sim
update_compile_order -fileset sources_1
remove_files G:/my_project_reader/fsm_testing/working_example/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v
file delete -force G:/my_project_reader/fsm_testing/working_example/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v
remove_files G:/my_project_reader/fsm_testing/working_example/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v
file delete -force G:/my_project_reader/fsm_testing/working_example/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v
launch_simulation
launch_simulation
source irig_testbench.tcl
close_sim
launch_simulation
source irig_testbench.tcl
run all
close_sim
launch_simulation
source irig_testbench.tcl
save_wave_config {G:/my_project_reader/fsm_testing/working_example/archived_pro/irig_testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse G:/my_project_reader/fsm_testing/working_example/archived_pro/irig_testbench_behav.wcfg
set_property xsim.view G:/my_project_reader/fsm_testing/working_example/archived_pro/irig_testbench_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config G:/my_project_reader/fsm_testing/working_example/archived_pro/irig_testbench_behav.wcfg
source irig_testbench.tcl
close_sim
launch_simulation
open_wave_config G:/my_project_reader/fsm_testing/working_example/archived_pro/irig_testbench_behav.wcfg
source irig_testbench.tcl
close_sim
launch_simulation
open_wave_config G:/my_project_reader/fsm_testing/working_example/archived_pro/irig_testbench_behav.wcfg
source irig_testbench.tcl
restart
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config G:/my_project_reader/fsm_testing/working_example/archived_pro/irig_testbench_behav.wcfg
source irig_testbench.tcl
