// Seed: 1804243346
module module_0 #(
    parameter id_6 = 32'd42,
    parameter id_7 = 32'd32
) (
    input tri id_0,
    input wire id_1,
    output wand id_2,
    input supply1 id_3,
    input supply1 id_4
);
  logic _id_6;
  assign id_6 = ~1'd0;
  wire [id_6 : -1] _id_7;
  wire [id_7 : 1  &  1] id_8;
  assign id_6 = id_0;
endmodule
module module_1 #(
    parameter id_10 = 32'd80
) (
    input wire id_0,
    input wor id_1,
    input supply1 id_2,
    output wor id_3,
    output tri0 id_4,
    output uwire id_5[id_10 : 1],
    output wand id_6,
    input supply0 id_7,
    output supply0 id_8,
    input supply1 id_9,
    output supply1 _id_10,
    input wire id_11,
    input uwire id_12
);
  assign id_4 = 1;
  logic id_14;
  wire id_15, id_16;
  module_0 modCall_1 (
      id_0,
      id_12,
      id_4,
      id_12,
      id_9
  );
  assign modCall_1.id_0 = 0;
endmodule
