Information: Updating design information... (UID-85)
Warning: Design 'DLX_IR_SIZE32_PC_SIZE32' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX_IR_SIZE32_PC_SIZE32
Version: O-2018.06-SP4
Date   : Mon Aug 31 21:26:47 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: cu_i/curr_state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: DRAM_DATA[31]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX_IR_SIZE32_PC_SIZE32
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cu_i/curr_state_reg[0]/CK (DFFS_X1)                     0.00 #     0.00 r
  cu_i/curr_state_reg[0]/Q (DFFS_X1)                      0.08       0.08 f
  U1962/ZN (NOR2_X1)                                      0.11       0.19 r
  U1967/ZN (NAND4_X1)                                     0.06       0.25 f
  U1966/ZN (NOR3_X1)                                      0.11       0.37 r
  U1970/ZN (INV_X1)                                       0.03       0.40 f
  U1971/ZN (NOR2_X1)                                      0.06       0.46 r
  U1972/ZN (OAI22_X1)                                     0.05       0.51 f
  U1973/ZN (NAND2_X1)                                     0.12       0.63 r
  U1974/Z (CLKBUF_X1)                                     0.16       0.79 r
  datapath_i/memory_stage_dp/DRAM_DATA_tri[31]/Z (TBUF_X1)
                                                          0.24       1.03 f
  DRAM_DATA[31] (inout)                                   0.00       1.03 f
  data arrival time                                                  1.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
