# Complex Configuration for Verilog Datapath Generator
# This configuration generates a large, complex datapath for stress testing synthesis tools

# Random seed
seed = 12345

# Module properties
module_name = complex_datapath
num_inputs = 32
num_outputs = 16

# Signal widths (wider for more challenging synthesis)
input_width_min = 16
input_width_max = 64
output_width_min = 16
output_width_max = 64

# Datapath complexity
num_operations = 200
max_depth = 20
num_pipeline_stages = 0

# Operation weights - emphasize arithmetic for area/timing challenge
weight_arithmetic = 0.5
weight_logical = 0.15
weight_comparison = 0.1
weight_shift = 0.1
weight_mux = 0.1
weight_concat = 0.03
weight_reduction = 0.02

# Output options
output_file = complex_datapath.v
verbose = true
