<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;__ez.queue=function(){var e=0,i=0,t=[],n=!1,s=[],r=[],o=!0,a=function(e,i,n,s,r,o,a){var l=this;this.name=e,this.funcName=i,this.parameters=null===n?null:n instanceof Array?n:[n],this.isBlock=s,this.blockedBy=r,this.deleteWhenComplete=o,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),l.isInitialized=!0,l.isComplete=!0,u("... func.apply: "+e);var i=l.funcName.split("."),n=null;i.length>3||(n=3===i.length?window[i[0]][i[1]][i[2]]:2===i.length?window[i[0]][i[1]]:window[l.funcName]),null!=n&&n.apply(null,this.parameters),!0===l.deleteWhenComplete&&delete t[e],!0===l.isBlock&&(u("----- F'D: "+l.name),f())}},l=function(e,i,t,n,s,r,o){var a=this;this.name=e,this.path=i,this.async=s,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=o,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)?window.__ezScriptHost+e:e},this.process=function(){a.isInitialized=!0,u("... file = "+e);var i=document.createElement("script");i.src=this.getSrc(this.path),!0===s?i.async=!0:!0===r&&(i.defer=!0),i.onerror=function(){u("----- ERR'D: "+a.name),a.isError=!0,!0===a.isBlock&&f()},i.onreadystatechange=i.onload=function(){var e=i.readyState;u("----- F'D: "+a.name),e&&!/loaded|complete/.test(e)||(a.isComplete=!0,!0===a.isBlock&&f())},document.getElementsByTagName("head")[0].appendChild(i)}},c=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function d(e){!0!==h(e)&&0!=o&&e.process()}function h(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(e.blockedBy instanceof Array)for(var i=0;i<e.blockedBy.length;i++){var s=e.blockedBy[i];if(!1===t.hasOwnProperty(s))return u(e.name+" blocked = "+s),!0;if(!0===e.proceedIfError&&!0===t[s].isError)return!1;if(!1===t[s].isComplete)return u(e.name+" blocked = "+s),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function f(){++e>200||(u("let's go"),m(s),m(r))}function m(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||h(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),f()}),5e3)}),!1),{addFile:function(e,i,n,o,a,c,h,u){var f=new l(e,i,n,o,a,c,h);!0===u?s[e]=f:r[e]=f,t[e]=f,d(f)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,d(n)},addFunc:function(e,n,o,l,c,h,u,f,m){!0===h&&(e=e+"_"+i++);var p=new a(e,n,o,l,c,u,f);!0===m?s[e]=p:r[e]=p,t[e]=p,d(p)},addDelayFunc:function(e,i,n){var s=new a(e,i,n,!1,[],!0,!0);s.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=s,t[e]=s,d(s)},items:t,processAll:f,setallowLoad:function(e){o=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new c(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&h(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=2', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/memphis.js', '/detroitchicago/memphis.js?gcb=195-3&cb=21', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/minneapolis.js', '/detroitchicago/minneapolis.js?gcb=195-3&cb=4', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/rochester.js', '/detroitchicago/rochester.js?gcb=195-3&cb=13', false, ['/detroitchicago/memphis.js','/detroitchicago/minneapolis.js'], true, false, true, false);!function(){var e;__ez.vep=(e=[],{Add:function(i,t){__ez.dot.isDefined(i)&&__ez.dot.isValid(t)&&e.push({type:"video",video_impression_id:i,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(t)})},Fire:function(){if(void 0===document.visibilityState||"prerender"!==document.visibilityState){if(__ez.dot.isDefined(e)&&e.length>0)for(;e.length>0;){var i=5;i>e.length&&(i=e.length);var t=e.splice(0,i),o=__ez.dot.getURL("/detroitchicago/grapefruit.gif")+"?orig="+(!0===__ez.template.isOrig?1:0)+"&v="+btoa(JSON.stringify(t));__ez.dot.Fire(o)}e=[]}}})}();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>!function(){function e(i){return e="function"==typeof Symbol&&"symbol"==typeof Symbol.iterator?function(e){return typeof e}:function(e){return e&&"function"==typeof Symbol&&e.constructor===Symbol&&e!==Symbol.prototype?"symbol":typeof e},e(i)}__ez.pel=function(){var i=[];function t(t,o,_,d,n,r,a,s){if(__ez.dot.isDefined(t)&&0!=__ez.dot.isAnyDefined(t.getSlotElementId,t.ElementId)){void 0===s&&(s=!1);var p=parseInt(__ez.dot.getTargeting(t,"ap")),f=__ez.dot.getSlotIID(t),u=__ez.dot.getAdUnit(t,s),g=parseInt(__ez.dot.getTargeting(t,"compid")),c=0,l=0,z=function(i){if("undefined"==typeof _ezim_d)return!1;var t=__ez.dot.getAdUnitPath(i).split("/").pop();if("object"===("undefined"==typeof _ezim_d?"undefined":e(_ezim_d))&&_ezim_d.hasOwnProperty(t))return _ezim_d[t];for(var o in _ezim_d)if(o.split("/").pop()===t)return _ezim_d[o];return!1}(t);"object"==e(z)&&(void 0!==z.creative_id&&(l=z.creative_id),void 0!==z.line_item_id&&(c=z.line_item_id)),__ez.dot.isDefined(f,u)&&__ez.dot.isValid(o)&&("0"===f&&!0!==s||""===u||i.push({type:"impression",impression_id:f,domain_id:__ez.dot.getDID(),unit:u,t_epoch:__ez.dot.getEpoch(0),revenue:_,est_revenue:d,ad_position:p,ad_size:"",bid_floor_filled:n,bid_floor_prev:r,stat_source_id:a,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:g,line_item_id:c,creative_id:l,data:__ez.dot.dataToStr(o),is_orig:s||__ez.template.isOrig}))}}function o(){void 0!==document.visibilityState&&"prerender"===document.visibilityState||(__ez.dot.isDefined(i)&&i.length>0&&[i.filter((function(e){return e.is_orig})),i.filter((function(e){return!e.is_orig}))].forEach((function(e){for(;e.length>0;){var i=e[0].is_orig||!1,t=5;t>e.length&&(t=e.length);var o=e.splice(0,t),_=__ez.dot.getURL("/porpoiseant/army.gif")+"?orig="+(!0===i?1:0)+"&sts="+btoa(JSON.stringify(o));void 0!==window.isAmp&&isAmp&&void 0!==window._ezaq&&_ezaq.hasOwnProperty("domain_id")&&(_+="&visit_uuid="+_ezaq.visit_uuid),__ez.dot.Fire(_)}})),i=[])}return{Add:t,AddAndFire:function(e,i){t(e,i,0,0,0,0,0),o()},AddAndFireOrig:function(e,i){t(e,i,0,0,0,0,0,!0),o()},AddById:function(e,t,o,_){var d=e.split("/");if(__ez.dot.isDefined(e)&&3===d.length&&__ez.dot.isValid(t)){var n=d[0],r={type:"impression",impression_id:d[2],domain_id:__ez.dot.getDID(),unit:n,t_epoch:__ez.dot.getEpoch(0),pageview_id:__ez.dot.getPageviewId(),data:__ez.dot.dataToStr(t),is_orig:o||__ez.template.isOrig};void 0!==_&&(r.revenue=_),i.push(r)}},Fire:o,GetPixels:function(){return i}}}()}();__ez.queue.addFile('/detroitchicago/raleigh.js', '/detroitchicago/raleigh.js?gcb=195-3&cb=6', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/tampa.js', '/detroitchicago/tampa.js?gcb=195-3&cb=5', false, [], true, false, true, false);</script>
<script data-ezscrex="false" data-cfasync="false">(function(){if("function"===typeof window.CustomEvent)return!1;window.CustomEvent=function(c,a){a=a||{bubbles:!1,cancelable:!1,detail:null};var b=document.createEvent("CustomEvent");b.initCustomEvent(c,a.bubbles,a.cancelable,a.detail);return b}})();</script><script data-ezscrex="false" data-cfasync="false">__ez.queue.addFile('/detroitchicago/tulsa.js', '/detroitchicago/tulsa.js?gcb=195-3&cb=7', false, [], true, false, true, false);</script>

<title>Cortex-A76 - Microarchitectures - ARM - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"arm_holdings/microarchitectures/cortex-a76","wgTitle":"arm holdings/microarchitectures/cortex-a76","wgCurRevisionId":98038,"wgRevisionId":98038,"wgArticleId":31126,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by arm holdings","microarchitectures by arm holdings","all microarchitectures"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"arm_holdings/microarchitectures/cortex-a76","wgRelevantArticleId":31126,"wgRequestId":"b3bc9840547dd09577a58454","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"arm_holdings/microarchitectures/a76","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/arm_holdings/microarchitectures/cortex-a76"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="arm holdings/microarchitectures/cortex-a76" href="/w/index.php?title=Special:ExportRDF/arm_holdings/microarchitectures/cortex-a76&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<link rel="canonical" href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:title" content="Cortex-A76 - Microarchitectures - ARM - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Cortex-A76 (codename Enyo) is the successor to the Cortex-A75, a low-power high-performance ARM microarchitecture designed by ARM Holdings for the mobile market. Enyo was designed by Arm&#39;s Austin, Texas team. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A76, which implemented the ARMv8.2 ISA, is the a performant core which is often combined with a number of lower power cores (e.g. Cortex-A55) in a DynamIQ big.LITTLE configuration to achieve better energy/performance."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type="text/javascript">var ezouid = "1";</script><base href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/a76"><script type='text/javascript'>
var ezoTemplate = 'old_site_gc';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
var ezo_elements_to_check = Array();
</script><!-- START EZHEAD -->
<script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<!--{jquery}-->
<!-- END EZHEAD -->
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ad_cache_level":0,"ad_lazyload_version":0,"ad_load_version":0,"city":"Ashburn","country":"US","days_since_last_visit":-1,"domain_id":86609,"domain_test_group":20230808,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"metro_code":511,"page_ad_positions":"","page_view_count":0,"page_view_id":"315f4640-97c1-4519-6dba-30e4075502a8","position_selection_id":0,"postal_code":"20149","pv_event_count":0,"response_size_orig":97232,"response_time_orig":209,"serverid":"35.174.11.179:32444","state":"VA","t_epoch":1664216388,"template_id":126,"time_on_site_visit":0,"url":"https://en.wikichip.org/wiki/arm_holdings/microarchitectures/a76","user_id":0,"word_count":2993,"worst_bad_word_level":0};var _ezExtraQueries = "&ez_orig=1";</script>
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl(pvID, rv) {
    var d = new Date();
    d.setTime(d.getTime() + (365*24*60*60*1000));
    var expires = "expires="+d.toUTCString();
    __ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + pvID + "|" + rv + "; " + expires, 3);
}
function attach_ezolpl(pvID, rv) {
    if (document.readyState === "complete") {
        create_ezolpl(pvID, rv);
    }
    if(window.attachEvent) {
        window.attachEvent("onload", create_ezolpl, pvID, rv);
    } else {
        if(window.onload) {
            var curronload = window.onload;
            var newonload = function(evt) {
                curronload(evt);
                create_ezolpl(pvID, rv);
            };
            window.onload = newonload;
        } else {
            window.onload = create_ezolpl.bind(null, pvID, rv);
        }
    }
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", ["315f4640-97c1-4519-6dba-30e4075502a8", "false"], false, ['/detroitchicago/boise.js'], true, false, false, false);
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-arm_holdings_microarchitectures_cortex-a76 rootpage-arm_holdings skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/arm_holdings/microarchitectures/cortex-a76">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:arm_holdings/microarchitectures/cortex-a76"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=arm+holdings%2Fmicroarchitectures%2Fcortex-a76"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/arm_holdings/microarchitectures/cortex-a76"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/arm_holdings/microarchitectures/cortex-a76"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;oldid=98038"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:arm-5Fholdings-2Fmicroarchitectures-2Fcortex-2Da76"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Cortex-A76 - Microarchitectures - ARM    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/arm_holdings" title="arm holdings">arm holdings</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=arm_holdings/microarchitectures/a76&amp;redirect=no" class="mw-redirect" title="arm holdings/microarchitectures/a76">arm holdings/microarchitectures/a76</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/arm_holdings/microarchitectures/cortex-a76" title="Special:FormEdit/microarchitecture/arm holdings/microarchitectures/cortex-a76"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Cortex-A76 µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">ARM Holdings</td></tr><tr><td class="label">Manufacturer</td><td class="value">TSMC</td></tr><tr><td class="label">Introduction</td><td class="value">May 31, 2018</td></tr><tr><td class="label">Process</td><td class="value"><a href="/wiki/12_nm_process" class="mw-redirect" title="12 nm process">12 nm</a>, <a href="/wiki/7_nm_process" class="mw-redirect" title="7 nm process">7 nm</a>, <a href="/wiki/5_nm_process" class="mw-redirect" title="5 nm process">5 nm</a></td></tr><tr><td class="label">Core Configs</td><td class="value"><a href="/wiki/1_cores" class="mw-redirect" title="1 cores">1</a>, <a href="/wiki/2_cores" class="mw-redirect" title="2 cores">2</a>, <a href="/wiki/4_cores" class="mw-redirect" title="4 cores">4</a>, <a href="/wiki/6_cores" class="mw-redirect" title="6 cores">6</a>, <a href="/wiki/8_cores" class="mw-redirect" title="8 cores">8</a></td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">Type</td><td class="value">Superscalar, Pipelined</td></tr><tr><td class="label">OoOE</td><td class="value">Yes</td></tr><tr><td class="label">Speculative</td><td class="value">Yes</td></tr><tr><td class="label">Reg Renaming</td><td class="value">Yes</td></tr><tr><td class="label">Stages</td><td class="value">13</td></tr><tr><td class="label">Decode</td><td class="value">4-way</td></tr><tr><td class="header" colspan="2">Instructions</td></tr><tr><td class="label">ISA</td><td class="value">ARMv8.2</td></tr><tr><td class="label">Extensions</td><td class="value">FPU, NEON</td></tr><tr><td class="header" colspan="2">Cache</td></tr><tr><td class="label">L1I Cache</td><td class="value">64 KiB/core<br/>4-way set associative</td></tr><tr><td class="label">L1D Cache</td><td class="value">64 KiB/core<br/>4-way set associative</td></tr><tr><td class="label">L2 Cache</td><td class="value">128-512 KiB/core<br/>8-way set associative</td></tr><tr><td class="label">L3 Cache</td><td class="value">0-4 MiB/Cluster<br/>16-way set associative</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"><div style="float: left; padding-right: 10px; margin: auto 5px;"><i class="fa fa-chevron-left"></i></div><div style="float: left;"><a href="/wiki/arm_holdings/microarchitectures/cortex-a75" title="arm holdings/microarchitectures/cortex-a75">Cortex-A75</a></div></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/arm_holdings/microarchitectures/cortex-a77" title="arm holdings/microarchitectures/cortex-a77">Cortex-A77</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr></tbody></table>
<p><b>Cortex-A76</b> (codename <b>Enyo</b>) is the successor to the <a href="/wiki/arm_holdings/microarchitectures/cortex-a75" title="arm holdings/microarchitectures/cortex-a75">Cortex-A75</a>, a low-power high-performance <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> <a href="/wiki/microarchitecture" title="microarchitecture">microarchitecture</a> designed by <a href="/wiki/ARM_Holdings" class="mw-redirect" title="ARM Holdings">ARM Holdings</a> for the mobile market. Enyo was designed by Arm&#39;s Austin, Texas team. This microarchitecture is designed as a synthesizable <a href="/wiki/IP_core" class="mw-redirect" title="IP core">IP core</a> and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A76, which implemented the <a href="/w/index.php?title=arm/armv8.2&amp;action=edit&amp;redlink=1" class="new" title="arm/armv8.2 (page does not exist)">ARMv8.2</a> ISA, is the a performant core which is often combined with a number of lower power cores (e.g. <a href="/wiki/arm_holdings/microarchitectures/cortex-a55" title="arm holdings/microarchitectures/cortex-a55">Cortex-A55</a>) in a <a href="/w/index.php?title=arm_holdings/dynamiq_big.little&amp;action=edit&amp;redlink=1" class="new" title="arm holdings/dynamiq big.little (page does not exist)">DynamIQ big.LITTLE</a> configuration to achieve better energy/performance.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Process_Technology"><span class="tocnumber">2</span> <span class="toctext">Process Technology</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Compiler_support"><span class="tocnumber">3</span> <span class="toctext">Compiler support</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Architecture"><span class="tocnumber">4</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Key_changes_from_Cortex-A75"><span class="tocnumber">4.1</span> <span class="toctext">Key changes from Cortex-A75</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Block_Diagram"><span class="tocnumber">4.2</span> <span class="toctext">Block Diagram</span></a>
<ul>
<li class="toclevel-3 tocsection-7"><a href="#Typical_SoC"><span class="tocnumber">4.2.1</span> <span class="toctext">Typical SoC</span></a></li>
<li class="toclevel-3 tocsection-8"><a href="#Individual_Core"><span class="tocnumber">4.2.2</span> <span class="toctext">Individual Core</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-9"><a href="#Memory_Hierarchy"><span class="tocnumber">4.3</span> <span class="toctext">Memory Hierarchy</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#Overview"><span class="tocnumber">5</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="#Core"><span class="tocnumber">6</span> <span class="toctext">Core</span></a>
<ul>
<li class="toclevel-2 tocsection-12"><a href="#Pipeline"><span class="tocnumber">6.1</span> <span class="toctext">Pipeline</span></a>
<ul>
<li class="toclevel-3 tocsection-13"><a href="#Front-end"><span class="tocnumber">6.1.1</span> <span class="toctext">Front-end</span></a></li>
<li class="toclevel-3 tocsection-14"><a href="#Back-end"><span class="tocnumber">6.1.2</span> <span class="toctext">Back-end</span></a>
<ul>
<li class="toclevel-4 tocsection-15"><a href="#Renaming_.26_Allocation"><span class="tocnumber">6.1.2.1</span> <span class="toctext">Renaming &amp; Allocation</span></a></li>
<li class="toclevel-4 tocsection-16"><a href="#Execution_Units"><span class="tocnumber">6.1.2.2</span> <span class="toctext">Execution Units</span></a></li>
<li class="toclevel-4 tocsection-17"><a href="#Memory_subsystem"><span class="tocnumber">6.1.2.3</span> <span class="toctext">Memory subsystem</span></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-18"><a href="#All_Cortex-A76_Processors"><span class="tocnumber">7</span> <span class="toctext">All Cortex-A76 Processors</span></a></li>
<li class="toclevel-1 tocsection-19"><a href="#Bibliography"><span class="tocnumber">8</span> <span class="toctext">Bibliography</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:arm_deimos_roadmap.png" class="image"><img alt="" src="/w/images/thumb/4/45/arm_deimos_roadmap.png/300px-arm_deimos_roadmap.png" width="300" height="157" class="thumbimage" srcset="/w/images/thumb/4/45/arm_deimos_roadmap.png/450px-arm_deimos_roadmap.png 1.5x, /w/images/thumb/4/45/arm_deimos_roadmap.png/600px-arm_deimos_roadmap.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:arm_deimos_roadmap.png" class="internal" title="Enlarge"></a></div>Cortex-A76 and future cores roadmap.</div></div></div>
<p>Development of the Cortex-A76 started in 2013. <a href="/wiki/Arm" class="mw-redirect" title="Arm">Arm</a> formally announced Enyo during Computex on May 31 2018.
</p>
<h2><span class="mw-headline" id="Process_Technology">Process Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=2" title="Edit section: Process Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Though the Cortex-A76 may be fabricated on various different <a href="/wiki/process_nodes" class="mw-redirect" title="process nodes">process nodes</a>, it has been primarily designed for the <a href="/wiki/12_nm" class="mw-redirect" title="12 nm">12 nm</a>, <a href="/wiki/7_nm" class="mw-redirect" title="7 nm">7 nm</a>, and <a href="/wiki/5_nm" class="mw-redirect" title="5 nm">5 nm</a> process nodes.
</p>
<h2><span class="mw-headline" id="Compiler_support">Compiler support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=3" title="Edit section: Compiler support">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">

<tbody><tr>
<th> Compiler </th>
<th> Arch-Specific </th>
<th> Arch-Favorable
</th></tr>
<tr>
<td> <a href="/w/index.php?title=Arm_Compiler&amp;action=edit&amp;redlink=1" class="new" title="Arm Compiler (page does not exist)">Arm Compiler</a> </td>
<td> <code>-mcpu=cortex-a76</code> </td>
<td> <code>-mtune=cortex-a76</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=GCC&amp;action=edit&amp;redlink=1" class="new" title="GCC (page does not exist)">GCC</a> </td>
<td> <code>-mcpu=cortex-a76</code> </td>
<td> <code>-mtune=cortex-a76</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=LLVM&amp;action=edit&amp;redlink=1" class="new" title="LLVM (page does not exist)">LLVM</a> </td>
<td> <code>-march=?</code> </td>
<td> <code>-mtune=?</code>
</td></tr></tbody></table>
<p>If the Cortex-A76 is coupled with the <a href="/wiki/arm_holdings/microarchitectures/cortex-a55" title="arm holdings/microarchitectures/cortex-a55">Cortex-A55</a> in a <a href="/w/index.php?title=big.LITTLE&amp;action=edit&amp;redlink=1" class="new" title="big.LITTLE (page does not exist)">big.LITTLE</a> system, GCC also supports the following option:
</p>
<table class="wikitable">

<tbody><tr>
<th> Compiler </th>
<th> Tune
</th></tr>
<tr>
<td> <a href="/w/index.php?title=GCC&amp;action=edit&amp;redlink=1" class="new" title="GCC (page does not exist)">GCC</a> </td>
<td> <code>-mtune=cortex-a76.cortex-a55</code>
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=4" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Key_changes_from_Cortex-A75">Key changes from <a href="/wiki/arm_holdings/microarchitectures/cortex-a75" title="arm holdings/microarchitectures/cortex-a75">Cortex-A75</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=5" title="Edit section: Key changes from Cortex-A75">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Significant <a href="/w/index.php?title=IPC&amp;action=edit&amp;redlink=1" class="new" title="IPC (page does not exist)">IPC</a> uplift (<a href="/wiki/Arm" class="mw-redirect" title="Arm">Arm</a> self-reported around 20% IPC on <a href="/wiki/SPEC_CPU2006" class="mw-redirect" title="SPEC CPU2006">SPEC CPU2006</a>/<a href="/wiki/SPEC_CPU2017" class="mw-redirect" title="SPEC CPU2017">SPEC CPU2017</a> int)</li>
<li> Front-end
<ul><li> <a href="/w/index.php?title=Branch-prediction&amp;action=edit&amp;redlink=1" class="new" title="Branch-prediction (page does not exist)">Branch-prediction</a>
<ul><li> Improved accuracy</li>
<li> Decoupled from the instruction fetch</li>
<li> Runahead 32B/cycle</li></ul></li></ul></li>
<li> Execution engine
<ul><li> 1.33x wider decode (4-way, up from 3-way)</li>
<li> 1.33x wider rename/commit (4-way, up from 3-way)</li>
<li> 1.6x wider dispatch (8 µOPs/cycle, up from 5)</li></ul></li></ul>
<p><i>This list is incomplete; you can help by <a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit">expanding it</a>.</i>
</p>
<h3><span class="mw-headline" id="Block_Diagram">Block Diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=6" title="Edit section: Block Diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Typical_SoC">Typical SoC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=7" title="Edit section: Typical SoC">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><a href="/wiki/File:cortex-a76_soc_block_diagram.svg" class="image"><img alt="cortex-a76 soc block diagram.svg" src="/w/images/thumb/7/75/cortex-a76_soc_block_diagram.svg/550px-cortex-a76_soc_block_diagram.svg.png" width="550" height="310" srcset="/w/images/thumb/7/75/cortex-a76_soc_block_diagram.svg/825px-cortex-a76_soc_block_diagram.svg.png 1.5x, /w/images/thumb/7/75/cortex-a76_soc_block_diagram.svg/1100px-cortex-a76_soc_block_diagram.svg.png 2x"/></a></dd></dl>
<h4><span class="mw-headline" id="Individual_Core">Individual Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=8" title="Edit section: Individual Core">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><a href="/wiki/File:cortex-a76_block_diagram.svg" class="image"><img alt="cortex-a76 block diagram.svg" src="/w/images/thumb/5/57/cortex-a76_block_diagram.svg/850px-cortex-a76_block_diagram.svg.png" width="850" height="927" srcset="/w/images/thumb/5/57/cortex-a76_block_diagram.svg/1275px-cortex-a76_block_diagram.svg.png 1.5x, /w/images/thumb/5/57/cortex-a76_block_diagram.svg/1700px-cortex-a76_block_diagram.svg.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Memory_Hierarchy">Memory Hierarchy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=9" title="Edit section: Memory Hierarchy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Cortex-A76 has a private L1I, L1D, and L2 cache.
</p>
<ul><li> Cache
<ul><li> L1I Cache
<ul><li> 64 KiB, 4-way set associative</li>
<li> 64-byte cache lines</li>
<li> Optional parity protection</li>
<li> Write-back</li></ul></li>
<li> L1D Cache
<ul><li> 64 KiB, 4-way set associative</li>
<li> 64-byte cache lines</li>
<li> 4-cycle fastest load-to-use latency</li>
<li> Optional ECC protection per 32 bits</li>
<li> Write-back</li></ul></li>
<li> L2 Cache
<ul><li> 256 KiB OR 512 KiB (2 banks)</li>
<li> 8-way set associative</li>
<li> 9-cycle fastest load-to-use latency</li>
<li> optional ECC protection per 64 bits</li>
<li> <a href="/w/index.php?title=Modified_Exclusive_Shared_Invalid&amp;action=edit&amp;redlink=1" class="new" title="Modified Exclusive Shared Invalid (page does not exist)">Modified Exclusive Shared Invalid</a> (MESI) coherency</li>
<li> Strictly inclusive of the L1 data cache &amp; non-inclusive of the L1 instruction cache</li>
<li> Write-back</li></ul></li>
<li> L3 Cache
<ul><li> 2 MiB to 4 MiB, 16-way set associative</li>
<li> 26-31 cycles load-to-use</li>
<li> Shared by all the cores in the cluster
<ul><li> located in the <a href="/w/index.php?title=arm_holdings/dynamiq_shared_unit&amp;action=edit&amp;redlink=1" class="new" title="arm holdings/dynamiq shared unit (page does not exist)">DynamIQ Shared Unit</a> (DSU)</li></ul></li></ul></li></ul></li></ul>
<p>The A76 TLB consists of dedicated L1 TLB for instruction cache (ITLB) and another one for data cache (DTLB). Additionally, there is a unified L2 TLB (STLB).
</p>
<ul><li> TLBs
<ul><li> ITLB
<ul><li> 4 KiB, 16 KiB, 64 KiB, 2 MiB, and 32 MiB page sizes</li>
<li> 48-entry fully associative</li></ul></li>
<li> DTLB
<ul><li> 48-entry fully associative</li>
<li> 4 KiB, 16 KiB, 64 KiB, 2 MiB, and 512 MiB page sizes</li></ul></li>
<li> STLB
<ul><li> 1280-entry 5-way set associative</li></ul></li></ul></li></ul>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=10" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The Cortex-A76 is a high-performance synthesizable core designed by <a href="/wiki/Arm" class="mw-redirect" title="Arm">Arm</a> as the successor to the <a href="/wiki/arm_holdings/microarchitectures/cortex-a75" title="arm holdings/microarchitectures/cortex-a75">Cortex-A75</a>. It is delivered as Register Transfer Level (RTL) description in Verilog and is designed. This core supports the <a href="/w/index.php?title=arm/armv8.2&amp;action=edit&amp;redlink=1" class="new" title="arm/armv8.2 (page does not exist)">ARMv8.2</a> extension as well as a number of other partial extensions. The A76 is a 4-way superscalar out-of-order processor with a private level 1 and level 2 caches. It is designed to be implemented inside the <a href="/w/index.php?title=DynamIQ_Shared_Unit&amp;action=edit&amp;redlink=1" class="new" title="DynamIQ Shared Unit (page does not exist)">DynamIQ Shared Unit</a> (DSU) cluster along with other cores. The DSU cluster supports up to eight cores of any combination (e.g., with <a href="/wiki/little_cores" class="mw-redirect" title="little cores">little cores</a> such as the <a href="/wiki/arm_holdings/microarchitectures/cortex-a55" title="arm holdings/microarchitectures/cortex-a55">Cortex-A55</a> or other just more Cortex-A76).
</p>
<h2><span class="mw-headline" id="Core">Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=11" title="Edit section: Core">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:a76_perf_claims.png" class="image"><img alt="" src="/w/images/thumb/2/26/a76_perf_claims.png/300px-a76_perf_claims.png" width="300" height="156" class="thumbimage" srcset="/w/images/thumb/2/26/a76_perf_claims.png/450px-a76_perf_claims.png 1.5x, /w/images/thumb/2/26/a76_perf_claims.png/600px-a76_perf_claims.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:a76_perf_claims.png" class="internal" title="Enlarge"></a></div>Cortex-A76 on <a href="/wiki/7nm" class="mw-redirect" title="7nm">7nm</a> compared to the <a href="/wiki/arm_holdings/microarchitectures/cortex-a75" title="arm holdings/microarchitectures/cortex-a75">Cortex-A75</a> on <a href="/wiki/10nm" class="mw-redirect" title="10nm">10nm</a>.</div></div></div>
<p>The Cortex-A76 succeeds the <a href="/wiki/arm_holdings/microarchitectures/cortex-a75" title="arm holdings/microarchitectures/cortex-a75">Cortex-A75</a>. It is designed to take advantage of the <a href="/wiki/7_nm" class="mw-redirect" title="7 nm">7 nm</a> node in order to deliver up to 40% higher performance at the same power level (measured at 750 mW/core), or alternatively, up to 50% lower power for the same performance compared to the <a href="/wiki/arm_holdings/microarchitectures/cortex-a75" title="arm holdings/microarchitectures/cortex-a75">Cortex-A75</a> on the <a href="/wiki/10_nm" class="mw-redirect" title="10 nm">10 nm</a> node. This is achieved through a combination of both microarchitectural improvements as well as <a href="/wiki/process_technology" class="mw-redirect" title="process technology">process technology</a> advantages. It&#39;s worth noting that the A76 brings higher performance at a slight hit to the area by going wider. On the <a href="/wiki/7_nm_process" class="mw-redirect" title="7 nm process">7 nm process</a>, the Cortex-A76 targets frequencies of 3 GHz and higher.
</p>
<h3><span class="mw-headline" id="Pipeline">Pipeline</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=12" title="Edit section: Pipeline">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Cortex-A76 is a complex, 4-way superscalar out-of-order processor with an 8-issue back end. The pipeline is 13 stages with an 11-cycle branch misprediction penalty. It has a 64 KiB <a href="/w/index.php?title=level_1&amp;action=edit&amp;redlink=1" class="new" title="level 1 (page does not exist)">level 1</a> <a href="/w/index.php?title=instruction_cache&amp;action=edit&amp;redlink=1" class="new" title="instruction cache (page does not exist)">instruction cache</a> and a 64 KiB <a href="/w/index.php?title=level_1&amp;action=edit&amp;redlink=1" class="new" title="level 1 (page does not exist)">level 1</a> <a href="/w/index.php?title=data_cache&amp;action=edit&amp;redlink=1" class="new" title="data cache (page does not exist)">data cache</a> along with a private <a href="/w/index.php?title=level_2_cache&amp;action=edit&amp;redlink=1" class="new" title="level 2 cache (page does not exist)">level 2 cache</a> that is configurable as either 256 KiB (1 bank) or 512 KiB (2 banks).
</p>
<h4><span class="mw-headline" id="Front-end">Front-end</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=13" title="Edit section: Front-end">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Each cycle, up to 16 bytes are fetched from the <a href="/w/index.php?title=L1_instruction_cache&amp;action=edit&amp;redlink=1" class="new" title="L1 instruction cache (page does not exist)">L1 instruction cache</a>. The instruction fetch works in tandem with the branch predictor in order to ensure the instruction stream is constantly ready to be fetched. Additionally, there is a return stack which stores the address and instruction set state (<a href="/w/index.php?title=arm/aarch32&amp;action=edit&amp;redlink=1" class="new" title="arm/aarch32 (page does not exist)">AArch32</a>/R14 or <a href="/wiki/arm/aarch64" title="arm/aarch64">AArch64</a>/X30) on branches. On a return (e.g., <code>ret</code> on <a href="/wiki/arm/aarch64" title="arm/aarch64">AArch64</a>), the return stack will pop.
</p><p>Keeping the instruction stream feed is the task of the branch prediction unit. The branch prediction unit on the A76 is decoupled from the instruction fetch, allowing it to run ahead and in parallel with the instruction fetch to hide branch prediction latency. To that end, it now operates on 32-byte instruction windows, twice the fetch size. The main <a href="/w/index.php?title=branch_target_buffer&amp;action=edit&amp;redlink=1" class="new" title="branch target buffer (page does not exist)">branch target buffer</a> on the A76 is 6K-entries deep. The BPU comprises three stages in order to reduce latency with a 64-entry micro-BTB and a smaller 16-entry BTB.
</p><p>The Cortex-A76 has a fixed 64 KiB L1I cache. It is <a href="/w/index.php?title=virtually_indexed,_physically_tagged&amp;action=edit&amp;redlink=1" class="new" title="virtually indexed, physically tagged (page does not exist)">virtually indexed, physically tagged</a> (VIPT), which behaves as a <a href="/w/index.php?title=physically_indexed,_physically_tagged&amp;action=edit&amp;redlink=1" class="new" title="physically indexed, physically tagged (page does not exist)">physically indexed, physically tagged</a> (PIPT) 4-way set-associative cache. The L1I$ supports optional parity protection and implements a <a href="/w/index.php?title=pseudo-LRU&amp;action=edit&amp;redlink=1" class="new" title="pseudo-LRU (page does not exist)">pseudo-LRU</a> <a href="/w/index.php?title=cache_replacement&amp;action=edit&amp;redlink=1" class="new" title="cache replacement (page does not exist)">cache replacement</a> policy. The instruction cache has a 256-bit read interface from the L2 cache. Each cycle up to 32 bytes may be transferred to the L1I cache from the shared L2 cache.
</p><p>From the instruction fetch, up to four 32-bit instructions are sent to the decode queue (DQ) each cycle. For narrower 16-bit instructions (i.e., <a href="/w/index.php?title=arm/thumb&amp;action=edit&amp;redlink=1" class="new" title="arm/thumb (page does not exist)">Thumb</a>), this means up to eight instructions get queued. The A76 features a 4-way decode. Each cycle, up to four instructions may be decoded into a relatively semi-complex <a href="/wiki/macro-operations" class="mw-redirect" title="macro-operations">macro-operations</a> (MOPs). There are on average 6% more MOPs than instructions. In total two cycles are involved in this operation - one for alignment and one for decode.
</p>
<h4><span class="mw-headline" id="Back-end">Back-end</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=14" title="Edit section: Back-end">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Cortex-A76 back-end handles the execution of out-of-order operations. The design is largely inherited from the <a href="/wiki/arm_holdings/microarchitectures/cortex-a75" title="arm holdings/microarchitectures/cortex-a75">Cortex-A75</a> but has been adjusted for higher throughput.
</p>
<h5><span class="mw-headline" id="Renaming_.26_Allocation">Renaming &amp; Allocation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=15" title="Edit section: Renaming &amp; Allocation">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>From the front-end, up to four <a href="/wiki/macro-operations" class="mw-redirect" title="macro-operations">macro-operations</a> may be sent each cycle to be renamed. The A76 has a capacity to handle up to 128 instructions in flight, a number that has no increased for a long time (the <a href="/wiki/arm_holdings/microarchitectures/cortex-a72" title="arm holdings/microarchitectures/cortex-a72">Cortex-A72</a> and even the <a href="/wiki/arm_holdings/microarchitectures/cortex-a57" title="arm holdings/microarchitectures/cortex-a57">Cortex-A57</a> had an out-of-order window of 128 instructions). <a href="/w/index.php?title=Micro-operations&amp;action=edit&amp;redlink=1" class="new" title="Micro-operations (page does not exist)">Micro-operations</a> are broken down into their <a href="/wiki/%C2%B5OP" class="mw-redirect" title="µOP">µOP</a> constituents and are scheduled for execution. Roughly 20% more µOPs are generated from the MOPs. From here, µOPs are sent to the instruction issue which controls when they can be dispatched to the execution pipelines. µOPs are queued in eight independent issue queues (120 entries in total).
</p>
<h5><span class="mw-headline" id="Execution_Units">Execution Units</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=16" title="Edit section: Execution Units">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The A76 issue is 8-wide, allow for up to eight µOPs to execute each cycle. The execution units can be grouped into three categories: integer, advanced SIMD, and memory.
</p><p>There are four pipelines in the integer cluster - three for general math operations and a dedicate branch ALU. All three ports have a simple ALU. Those perform arithmetic and logical data processing operations. The third port has support for complex arithmetic (e.g. MAC, DIV). Each port is served by an independent 16-entry issue queue.
</p><p>There are two <a href="/w/index.php?title=arm/asimd&amp;action=edit&amp;redlink=1" class="new" title="arm/asimd (page does not exist)">ASIMD</a>/FP execution pipelines. Those are served by two 16-entry issue queues of their own. In the <a href="/wiki/arm_holdings/microarchitectures/cortex-a75" title="arm holdings/microarchitectures/cortex-a75">Cortex-A75</a>, each of the pipelines were 64-bit wide, on the A76, they were doubled to 128-bit. This means each pipeline is capable of 2 <a href="/w/index.php?title=double-precision&amp;action=edit&amp;redlink=1" class="new" title="double-precision (page does not exist)">double-precision</a> operations, 4 single-precision, 8 half-precision, or 16 8-bit integer operations. On the A76, those pipelines can also execute the cryptographic instructions if the extension is supported (not offered by default and requires an additional license from <a href="/wiki/Arm" class="mw-redirect" title="Arm">Arm</a>).
</p><p>Beyond the throughput improvements, the A76 improved some critical execution latencies.
</p>
<dl><dd><div class="thumb tleft"><div class="thumbinner" style="width:702px;"><a href="/wiki/File:a76_latency_comprison.svg" class="image"><img alt="" src="/w/images/thumb/5/56/a76_latency_comprison.svg/700px-a76_latency_comprison.svg.png" width="700" height="181" class="thumbimage" srcset="/w/images/thumb/5/56/a76_latency_comprison.svg/1050px-a76_latency_comprison.svg.png 1.5x, /w/images/thumb/5/56/a76_latency_comprison.svg/1400px-a76_latency_comprison.svg.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:a76_latency_comprison.svg" class="internal" title="Enlarge"></a></div>Generational improvements in execution latencies.</div></div></div></dd></dl>
<div style="clear:both;"></div>
<h5><span class="mw-headline" id="Memory_subsystem">Memory subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=17" title="Edit section: Memory subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The A76 includes two ports with an <a href="/w/index.php?title=address-generation_unit&amp;action=edit&amp;redlink=1" class="new" title="address-generation unit (page does not exist)">address-generation unit</a> on each - each supporting both loads and stores. The <a href="/w/index.php?title=level_1_data_cache&amp;action=edit&amp;redlink=1" class="new" title="level 1 data cache (page does not exist)">level 1 data cache</a> is fixed at 64 KiB and can have an optional ECC protection per 32 bits. It is <a href="/w/index.php?title=virtually_indexed,_physically_tagged&amp;action=edit&amp;redlink=1" class="new" title="virtually indexed, physically tagged (page does not exist)">virtually indexed, physically tagged</a> which behaves as a <a href="/w/index.php?title=physically_indexed,_physically_tagged&amp;action=edit&amp;redlink=1" class="new" title="physically indexed, physically tagged (page does not exist)">physically indexed, physically tagged</a> 4-way set-associative cache. The L1D cache implements a <a href="/w/index.php?title=pseudo-LRU&amp;action=edit&amp;redlink=1" class="new" title="pseudo-LRU (page does not exist)">pseudo-LRU</a> <a href="/w/index.php?title=cache_replacement&amp;action=edit&amp;redlink=1" class="new" title="cache replacement (page does not exist)">cache replacement</a> policy. It features a 4-cycle fastest load-to-use latency with two read ports and one write port meaning it can do two 16B loads/cycle and one 32B store/cycle. From the L1, the A76 supports up to 20 outstanding non-prefetch misses. The load buffer is 68 entries deep while the store buffer is 72-entry deep. In total, the A76 can have 140 simultaneous memory operations in-flight which is actually 25% more than the A76 instruction window.
</p><p>The A76 can be configured with either 128, 256 or 512 KiB of <a href="/w/index.php?title=level_2_cache&amp;action=edit&amp;redlink=1" class="new" title="level 2 cache (page does not exist)">level 2 cache</a>. It implements a <a href="/w/index.php?title=dynamic_biased_replacement&amp;action=edit&amp;redlink=1" class="new" title="dynamic biased replacement (page does not exist)">dynamic biased replacement</a> policy and is ECC protected per 64 bits. The L2 is strictly inclusive of the L1 data cache and non-inclusive of the L1 instruction cache. There is a 256-bit write interface to the L2 and a 256-bit read interface from the L2 cache. The fastest load-to-use latency is 9 cycles. The L2 can support up to 46 outstanding misses to the L3 which is located in the <a href="/w/index.php?title=arm_holdings/dsu&amp;action=edit&amp;redlink=1" class="new" title="arm holdings/dsu (page does not exist)">DSU</a> itself. The L3, which is shared by all the cores in the <a href="/w/index.php?title=arm_holdings/dynamiq_big.little&amp;action=edit&amp;redlink=1" class="new" title="arm holdings/dynamiq big.little (page does not exist)">DynamIQ big.LITTLE</a> and is configurable in size ranging from 2 MiB to 4 MiB with load-to-use ranging from 26 to 31 cycles. As with the L2, up to two 32 bytes may be transferred from or to the L2 from the L3 cache. Up to 94 outstanding misses are supported from the L3 to main memory.
</p><p>In addition to controlling memory accesses, ordering, and <a href="/w/index.php?title=cache_policies&amp;action=edit&amp;redlink=1" class="new" title="cache policies (page does not exist)">cache policies</a>, the MMU is also responsible for the translation of virtual addresses to physical addresses on the system. This is done through a set of virtual-to-physical address mappings and attributes that are held in translation tables. The physical address size here is 40 bits. The Cortex-A76 incorporates a dedicated L1 TLB for instruction cache and another one for the data cache. Both the ITLB and the DTLB are 48-entry deep and are fully associative. On a memory access operation, the A76 will first perform lookup in there. If there is a miss in the L1 TLBs, the MMU will perform a lookup for the requested entry in the second-level TLB.
</p><p>There is a unified level 2 TLB comprising of 1280 entries organized as 5-way set associative which is shared by both instruction and data. The STLB handles misses from the instruction and data L1 TLBs. Typically, STLB accesses take three cycles, however, longer latencies are possible when a different block or page size mapping is used. If there is a miss in the L2 TLB, the MMU will resort to a hardware translation table walk. Up to four TLB misses (i.e., translations table walks) can be performed in parallel. The STLB will stall if there are six successive misses. During table walks, the STLB can still perform up to two TLB lookups. 
</p><p>The TLB entries store one or both of the global indicator and an address space identifier (ASID), allowing context switching without TLB invalidation as well as a virtual machine identifier (VMID) which allows for VM switching by the hypervisor without TLB invalidation.
</p>
<h2><span class="mw-headline" id="All_Cortex-A76_Processors">All Cortex-A76 Processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=18" title="Edit section: All Cortex-A76 Processors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="comptable-wrapper"><div class="comptable-scroller">
<table class="comptable sortable tc4 tc6 tc9">
<tbody><tr class="comptable-header"><th> </th><th colspan="8">List of Cortex-A76-based Processors</th></tr>
<tr class="comptable-header"><th> </th><th colspan="6">Main processor</th><th colspan="2">Integrated Graphics</th></tr>
<tr class="comptable-header"><th class="unsortable">Model</th><th>Family</th><th>Launched</th><th>Process</th><th>Arch</th><th>Cores</th><th data-sort-type="number">Frequency</th><th>GPU</th><th data-sort-type="number">Frequency</th></tr>
<tr><td><a href="/wiki/mediatek/dimensity/800" title="mediatek/dimensity/800">800</a></td><td>Dimensity</td><td>March 2020</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.007&amp;#160;μm 7.0e-6&amp;#160;mm"><span class="smwtext">7 nm</span><div class="smwttcontent">0.007 μm <br/>7.0e-6 mm <br/></div></span></td><td>Cortex-A76, Cortex-A55</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td>Mali-G57</td><td></td></tr><tr><td><a href="/wiki/samsung/exynos/990" title="samsung/exynos/990">990</a></td><td>Exynos</td><td>2020</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.007&amp;#160;μm 7.0e-6&amp;#160;mm"><span class="smwtext">7 nm</span><div class="smwttcontent">0.007 μm <br/>7.0e-6 mm <br/></div></span></td><td>Mongoose 5, Cortex-A76, Cortex-A55</td><td>8</td><td></td><td>Mali-G77</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.8&amp;#160;GHz 800,000&amp;#160;KHz"><span class="smwtext">800 MHz</span><div class="smwttcontent">0.8 GHz <br/>800,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/samsung/exynos_auto/v9" title="samsung/exynos auto/v9">V9</a></td><td>Exynos Auto</td><td>3 January 2018</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.008&amp;#160;μm 8.0e-6&amp;#160;mm"><span class="smwtext">8 nm</span><div class="smwttcontent">0.008 μm <br/>8.0e-6 mm <br/></div></span></td><td>Cortex-A76</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1 GHz</span><div class="smwttcontent">2,100 MHz <br/>2,100,000 kHz <br/></div></span></td><td>Mali-G76</td><td></td></tr><tr><td><a href="/wiki/hisilicon/kirin/810" title="hisilicon/kirin/810">810</a></td><td>Kirin</td><td>21 June 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.007&amp;#160;μm 7.0e-6&amp;#160;mm"><span class="smwtext">7 nm</span><div class="smwttcontent">0.007 μm <br/>7.0e-6 mm <br/></div></span></td><td>Cortex-A76, Cortex-A55</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,270&amp;#160;MHz 2,270,000&amp;#160;kHz"><span class="smwtext">2.27 GHz</span><div class="smwttcontent">2,270 MHz <br/>2,270,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,880&amp;#160;MHz 1,880,000&amp;#160;kHz"><span class="smwtext">1.88 GHz</span><div class="smwttcontent">1,880 MHz <br/>1,880,000 kHz <br/></div></span></td><td>Mali-G52</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.85&amp;#160;GHz 850,000&amp;#160;KHz"><span class="smwtext">850 MHz</span><div class="smwttcontent">0.85 GHz <br/>850,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/hisilicon/kirin/980" title="hisilicon/kirin/980">980</a></td><td>Kirin</td><td>31 August 2018</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.007&amp;#160;μm 7.0e-6&amp;#160;mm"><span class="smwtext">7 nm</span><div class="smwttcontent">0.007 μm <br/>7.0e-6 mm <br/></div></span></td><td>Cortex-A76, Cortex-A55</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6 GHz</span><div class="smwttcontent">2,600 MHz <br/>2,600,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,920&amp;#160;MHz 1,920,000&amp;#160;kHz"><span class="smwtext">1.92 GHz</span><div class="smwttcontent">1,920 MHz <br/>1,920,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span></td><td>Mali-G76</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.72&amp;#160;GHz 720,000&amp;#160;KHz"><span class="smwtext">720 MHz</span><div class="smwttcontent">0.72 GHz <br/>720,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/Kirin_990_4G" title="Kirin 990 4G">990 4G</a></td><td>Kirin</td><td>6 September 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.007&amp;#160;μm 7.0e-6&amp;#160;mm"><span class="smwtext">7 nm</span><div class="smwttcontent">0.007 μm <br/>7.0e-6 mm <br/></div></span></td><td>Cortex-A76, Cortex-A55</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,860&amp;#160;MHz 2,860,000&amp;#160;kHz"><span class="smwtext">2.86 GHz</span><div class="smwttcontent">2,860 MHz <br/>2,860,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,860&amp;#160;MHz 1,860,000&amp;#160;kHz"><span class="smwtext">1.86 GHz</span><div class="smwttcontent">1,860 MHz <br/>1,860,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,088&amp;#160;MHz 2,088,000&amp;#160;kHz"><span class="smwtext">2.088 GHz</span><div class="smwttcontent">2,088 MHz <br/>2,088,000 kHz <br/></div></span></td><td>Mali-G76</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.6&amp;#160;GHz 600,000&amp;#160;KHz"><span class="smwtext">600 MHz</span><div class="smwttcontent">0.6 GHz <br/>600,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/Kirin_990" title="Kirin 990">990 5G</a></td><td>Kirin</td><td>6 September 2019</td><td></td><td>Cortex-A76, Cortex-A55</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,860&amp;#160;MHz 2,860,000&amp;#160;kHz"><span class="smwtext">2.86 GHz</span><div class="smwttcontent">2,860 MHz <br/>2,860,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,360&amp;#160;MHz 2,360,000&amp;#160;kHz"><span class="smwtext">2.36 GHz</span><div class="smwttcontent">2,360 MHz <br/>2,360,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,950&amp;#160;MHz 1,950,000&amp;#160;kHz"><span class="smwtext">1.95 GHz</span><div class="smwttcontent">1,950 MHz <br/>1,950,000 kHz <br/></div></span></td><td>Mali-G76</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.6&amp;#160;GHz 600,000&amp;#160;KHz"><span class="smwtext">600 MHz</span><div class="smwttcontent">0.6 GHz <br/>600,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/qualcomm/snapdragon_600/675" title="qualcomm/snapdragon 600/675">SDM675</a></td><td>Snapdragon 600</td><td>22 October 2018</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.011&amp;#160;μm 1.1e-5&amp;#160;mm"><span class="smwtext">11 nm</span><div class="smwttcontent">0.011 μm <br/>1.1e-5 mm <br/></div></span></td><td>Cortex-A76, Cortex-A55</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,700&amp;#160;MHz 1,700,000&amp;#160;kHz"><span class="smwtext">1.7 GHz</span><div class="smwttcontent">1,700 MHz <br/>1,700,000 kHz <br/></div></span></td><td>Adreno 612</td><td></td></tr><tr><td><a href="/wiki/qualcomm/snapdragon_700/720g" title="qualcomm/snapdragon 700/720g">Snapdragon 720G</a></td><td>Snapdragon 700</td><td>20 January 2020</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.008&amp;#160;μm 8.0e-6&amp;#160;mm"><span class="smwtext">8 nm</span><div class="smwttcontent">0.008 μm <br/>8.0e-6 mm <br/></div></span></td><td>Cortex-A55, Cortex-A76</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3 GHz</span><div class="smwttcontent">2,300 MHz <br/>2,300,000 kHz <br/></div></span></td><td>Adreno 618</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.5&amp;#160;GHz 500,000&amp;#160;KHz"><span class="smwtext">500 MHz</span><div class="smwttcontent">0.5 GHz <br/>500,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/qualcomm/snapdragon_700/730" title="qualcomm/snapdragon 700/730">SDM730</a></td><td>Snapdragon 700</td><td>9 April 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.008&amp;#160;μm 8.0e-6&amp;#160;mm"><span class="smwtext">8 nm</span><div class="smwttcontent">0.008 μm <br/>8.0e-6 mm <br/></div></span></td><td>Cortex-A55, Cortex-A76</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span></td><td>Adreno 618</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.5&amp;#160;GHz 500,000&amp;#160;KHz"><span class="smwtext">500 MHz</span><div class="smwttcontent">0.5 GHz <br/>500,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/qualcomm/snapdragon_700/730g" title="qualcomm/snapdragon 700/730g">SDM730G</a></td><td>Snapdragon 700</td><td>9 April 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.008&amp;#160;μm 8.0e-6&amp;#160;mm"><span class="smwtext">8 nm</span><div class="smwttcontent">0.008 μm <br/>8.0e-6 mm <br/></div></span></td><td>Cortex-A76, Cortex-A55</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span></td><td>Adreno 618</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.575&amp;#160;GHz 575,000&amp;#160;KHz"><span class="smwtext">575 MHz</span><div class="smwttcontent">0.575 GHz <br/>575,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/qualcomm/snapdragon_800/855" title="qualcomm/snapdragon 800/855">SDM855</a></td><td>Snapdragon 800</td><td>March 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.007&amp;#160;μm 7.0e-6&amp;#160;mm"><span class="smwtext">7 nm</span><div class="smwttcontent">0.007 μm <br/>7.0e-6 mm <br/></div></span></td><td>Cortex-A55, Cortex-A76</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,420&amp;#160;MHz 2,420,000&amp;#160;kHz"><span class="smwtext">2.42 GHz</span><div class="smwttcontent">2,420 MHz <br/>2,420,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,840&amp;#160;MHz 2,840,000&amp;#160;kHz"><span class="smwtext">2.84 GHz</span><div class="smwttcontent">2,840 MHz <br/>2,840,000 kHz <br/></div></span></td><td>Adreno 640 GPU</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.257&amp;#160;GHz 257,000&amp;#160;KHz"><span class="smwtext">257 MHz</span><div class="smwttcontent">0.257 GHz <br/>257,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/qualcomm/snapdragon_800/855_plus" title="qualcomm/snapdragon 800/855 plus">SDM855AC</a></td><td>Snapdragon 800</td><td>March 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.007&amp;#160;μm 7.0e-6&amp;#160;mm"><span class="smwtext">7 nm</span><div class="smwttcontent">0.007 μm <br/>7.0e-6 mm <br/></div></span></td><td>Cortex-A76, Cortex-A55</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,420&amp;#160;MHz 2,420,000&amp;#160;kHz"><span class="smwtext">2.42 GHz</span><div class="smwttcontent">2,420 MHz <br/>2,420,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,960&amp;#160;MHz 2,960,000&amp;#160;kHz"><span class="smwtext">2.96 GHz</span><div class="smwttcontent">2,960 MHz <br/>2,960,000 kHz <br/></div></span></td><td>Adreno 640 GPU</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.25&amp;#160;GHz 250,000&amp;#160;KHz"><span class="smwtext">250 MHz</span><div class="smwttcontent">0.25 GHz <br/>250,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/qualcomm/snapdragon_800/8cx" title="qualcomm/snapdragon 800/8cx">8cx</a></td><td>Snapdragon 800</td><td>March 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.007&amp;#160;μm 7.0e-6&amp;#160;mm"><span class="smwtext">7 nm</span><div class="smwttcontent">0.007 μm <br/>7.0e-6 mm <br/></div></span></td><td>Cortex-A76, Cortex-A55</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,840&amp;#160;MHz 2,840,000&amp;#160;kHz"><span class="smwtext">2.84 GHz</span><div class="smwttcontent">2,840 MHz <br/>2,840,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,020&amp;#160;MHz 3,020,000&amp;#160;kHz"><span class="smwtext">3.02 GHz</span><div class="smwttcontent">3,020 MHz <br/>3,020,000 kHz <br/></div></span></td><td>Adreno 680 GPU</td><td></td></tr>
<tr class="comptable-header"><th>Count: 14</th></tr>
</tbody></table>
</div></div>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;action=edit&amp;section=19" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Arm Tech Day, 2018</li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:31126-0!*!0!default!!en!5!* and timestamp 20220926144751 and revision id 98038
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;oldid=98038">https://en.wikichip.org/w/index.php?title=arm_holdings/microarchitectures/cortex-a76&amp;oldid=98038</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:cpu_microarchitectures_by_arm_holdings" title="Category:cpu microarchitectures by arm holdings">cpu microarchitectures by arm holdings</a></li><li><a href="/wiki/Category:microarchitectures_by_arm_holdings" title="Category:microarchitectures by arm holdings">microarchitectures by arm holdings</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:arm-20holdings-2Fmicroarchitectures-2Fcortex-2Da76" title="Special:Browse/:arm-20holdings-2Fmicroarchitectures-2Fcortex-2Da76">Cortex-A76 - Microarchitectures - ARM</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/arm_holdings/microarchitectures/cortex-a76" title="Special:ExportRDF/arm holdings/microarchitectures/cortex-a76">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">Cortex-A76  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/Cortex-2DA76" title="Special:SearchByProperty/:codename/Cortex-2DA76">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">core count</a></td><td class="smwprops">1  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/1" title="Special:SearchByProperty/:core-20count/1">+</a></span>, 2  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/2" title="Special:SearchByProperty/:core-20count/2">+</a></span>, 4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/4" title="Special:SearchByProperty/:core-20count/4">+</a></span>, 6  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/6" title="Special:SearchByProperty/:core-20count/6">+</a></span> and 8  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/8" title="Special:SearchByProperty/:core-20count/8">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">ARM Holdings  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/ARM-20Holdings" title="Special:SearchByProperty/:designer/ARM-20Holdings">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">May 31, 2018  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/31-20May-202018" title="Special:SearchByProperty/:first-20launched/31-20May-202018">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">arm holdings/microarchitectures/cortex-a76  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/arm-20holdings-2Fmicroarchitectures-2Fcortex-2Da76" title="Special:SearchByProperty/:full-20page-20name/arm-20holdings-2Fmicroarchitectures-2Fcortex-2Da76">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instruction_set_architecture" title="Property:instruction set architecture">instruction set architecture</a></td><td class="smwprops">ARMv8.2  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instruction-20set-20architecture/ARMv8.2" title="Special:SearchByProperty/:instruction-20set-20architecture/ARMv8.2">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">TSMC  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/TSMC" title="Special:SearchByProperty/:manufacturer/TSMC">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecture type</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Cortex-A76  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Cortex-2DA76" title="Special:SearchByProperty/:name/Cortex-2DA76">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages" title="Property:pipeline stages">pipeline stages</a></td><td class="smwprops">13  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages/13" title="Special:SearchByProperty/:pipeline-20stages/13">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">12 nm (0.012 μm, 1.2e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/12-20nm" title="Special:SearchByProperty/:process/12-20nm">+</a></span>, 7 nm (0.007 μm, 7.0e-6 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/7-20nm" title="Special:SearchByProperty/:process/7-20nm">+</a></span> and 5 nm (0.005 μm, 5.0e-6 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/5-20nm" title="Special:SearchByProperty/:process/5-20nm">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 17 October 2020, at 17:15.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":155});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script type='text/javascript' style='display:none;' async>
__ez.queue.addFile('/detroitchicago/edmonton.webp', '/detroitchicago/edmonton.webp?a=a&cb=3&shcb=34', true, ['/detroitchicago/minneapolis.js'], true, false, false, false);
__ez.queue.addFile('/porpoiseant/jellyfish.webp', '/porpoiseant/jellyfish.webp?a=a&cb=3&shcb=34', false, [], true, false, false, false);
</script>

<script>__ez.queue.addFile('/tardisrocinante/vitals.js', '/tardisrocinante/vitals.js?gcb=3&cb=3', false, ['/detroitchicago/minneapolis.js'], true, false, true, false);</script>
<script type="text/javascript" data-cfasync="false"></script>
<script>var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addDelayFunc("audins.js","__ez.script.add", "//go.ezoic.net/detroitchicago/audins.js?cb=195-3");</script><noscript><div style="display:none;"><img src="//pixel.quantserve.com/pixel/p-31iz6hfFutd16.gif?labels=Domain.wikichip_org,DomainId.86609" border="0" height="1" width="1" alt="Quantcast"/></div></noscript>
<script>__ez.queue.addFile('/beardeddragon/drake.js', '/beardeddragon/drake.js?gcb=3&cb=4', false, [], true, false, true, false);</script></body></html>