
RC_circuit_feedback.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ea8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  08006038  08006038  00016038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061ec  080061ec  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080061ec  080061ec  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080061ec  080061ec  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061ec  080061ec  000161ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061f0  080061f0  000161f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080061f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006144  20000070  08006264  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200061b4  08006264  000261b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015bbc  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002afe  00000000  00000000  00035c5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001158  00000000  00000000  00038760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001020  00000000  00000000  000398b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d944  00000000  00000000  0003a8d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012cb6  00000000  00000000  0005821c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bafa9  00000000  00000000  0006aed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00125e7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053a4  00000000  00000000  00125ed0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006020 	.word	0x08006020

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08006020 	.word	0x08006020

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__gedf2>:
 80005e8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80005ec:	e006      	b.n	80005fc <__cmpdf2+0x4>
 80005ee:	bf00      	nop

080005f0 <__ledf2>:
 80005f0:	f04f 0c01 	mov.w	ip, #1
 80005f4:	e002      	b.n	80005fc <__cmpdf2+0x4>
 80005f6:	bf00      	nop

080005f8 <__cmpdf2>:
 80005f8:	f04f 0c01 	mov.w	ip, #1
 80005fc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000600:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000604:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000608:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800060c:	bf18      	it	ne
 800060e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000612:	d01b      	beq.n	800064c <__cmpdf2+0x54>
 8000614:	b001      	add	sp, #4
 8000616:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800061a:	bf0c      	ite	eq
 800061c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000620:	ea91 0f03 	teqne	r1, r3
 8000624:	bf02      	ittt	eq
 8000626:	ea90 0f02 	teqeq	r0, r2
 800062a:	2000      	moveq	r0, #0
 800062c:	4770      	bxeq	lr
 800062e:	f110 0f00 	cmn.w	r0, #0
 8000632:	ea91 0f03 	teq	r1, r3
 8000636:	bf58      	it	pl
 8000638:	4299      	cmppl	r1, r3
 800063a:	bf08      	it	eq
 800063c:	4290      	cmpeq	r0, r2
 800063e:	bf2c      	ite	cs
 8000640:	17d8      	asrcs	r0, r3, #31
 8000642:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000646:	f040 0001 	orr.w	r0, r0, #1
 800064a:	4770      	bx	lr
 800064c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000650:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000654:	d102      	bne.n	800065c <__cmpdf2+0x64>
 8000656:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800065a:	d107      	bne.n	800066c <__cmpdf2+0x74>
 800065c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000660:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000664:	d1d6      	bne.n	8000614 <__cmpdf2+0x1c>
 8000666:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800066a:	d0d3      	beq.n	8000614 <__cmpdf2+0x1c>
 800066c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop

08000674 <__aeabi_cdrcmple>:
 8000674:	4684      	mov	ip, r0
 8000676:	4610      	mov	r0, r2
 8000678:	4662      	mov	r2, ip
 800067a:	468c      	mov	ip, r1
 800067c:	4619      	mov	r1, r3
 800067e:	4663      	mov	r3, ip
 8000680:	e000      	b.n	8000684 <__aeabi_cdcmpeq>
 8000682:	bf00      	nop

08000684 <__aeabi_cdcmpeq>:
 8000684:	b501      	push	{r0, lr}
 8000686:	f7ff ffb7 	bl	80005f8 <__cmpdf2>
 800068a:	2800      	cmp	r0, #0
 800068c:	bf48      	it	mi
 800068e:	f110 0f00 	cmnmi.w	r0, #0
 8000692:	bd01      	pop	{r0, pc}

08000694 <__aeabi_dcmpeq>:
 8000694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000698:	f7ff fff4 	bl	8000684 <__aeabi_cdcmpeq>
 800069c:	bf0c      	ite	eq
 800069e:	2001      	moveq	r0, #1
 80006a0:	2000      	movne	r0, #0
 80006a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a6:	bf00      	nop

080006a8 <__aeabi_dcmplt>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff ffea 	bl	8000684 <__aeabi_cdcmpeq>
 80006b0:	bf34      	ite	cc
 80006b2:	2001      	movcc	r0, #1
 80006b4:	2000      	movcs	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_dcmple>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffe0 	bl	8000684 <__aeabi_cdcmpeq>
 80006c4:	bf94      	ite	ls
 80006c6:	2001      	movls	r0, #1
 80006c8:	2000      	movhi	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_dcmpge>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffce 	bl	8000674 <__aeabi_cdrcmple>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_dcmpgt>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffc4 	bl	8000674 <__aeabi_cdrcmple>
 80006ec:	bf34      	ite	cc
 80006ee:	2001      	movcc	r0, #1
 80006f0:	2000      	movcs	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_d2uiz>:
 80006f8:	004a      	lsls	r2, r1, #1
 80006fa:	d211      	bcs.n	8000720 <__aeabi_d2uiz+0x28>
 80006fc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000700:	d211      	bcs.n	8000726 <__aeabi_d2uiz+0x2e>
 8000702:	d50d      	bpl.n	8000720 <__aeabi_d2uiz+0x28>
 8000704:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000708:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800070c:	d40e      	bmi.n	800072c <__aeabi_d2uiz+0x34>
 800070e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000712:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000716:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800071a:	fa23 f002 	lsr.w	r0, r3, r2
 800071e:	4770      	bx	lr
 8000720:	f04f 0000 	mov.w	r0, #0
 8000724:	4770      	bx	lr
 8000726:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800072a:	d102      	bne.n	8000732 <__aeabi_d2uiz+0x3a>
 800072c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000730:	4770      	bx	lr
 8000732:	f04f 0000 	mov.w	r0, #0
 8000736:	4770      	bx	lr

08000738 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000738:	b590      	push	{r4, r7, lr}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800073e:	f000 fd10 	bl	8001162 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000742:	f000 f845 	bl	80007d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000746:	f000 f9ed 	bl	8000b24 <MX_GPIO_Init>
  MX_DMA_Init();
 800074a:	f000 f9cd 	bl	8000ae8 <MX_DMA_Init>
  MX_ADC1_Init();
 800074e:	f000 f899 	bl	8000884 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000752:	f000 f90d 	bl	8000970 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  // Initialize data structures in the ADC module
  adc_init_adc_module();
 8000756:	f000 fc3f 	bl	8000fd8 <adc_init_adc_module>
  // When the buffer fills, the DMA will fire an interrupt
  // In the ISR, it is time to read out the buffer
  // In the ISR, set a flag that there is data to process
  // In the main, process the data
  // Once processed, clear the flag
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc1_buffer, ADC_BUFFER_LENGTH);
 800075a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800075e:	4913      	ldr	r1, [pc, #76]	; (80007ac <main+0x74>)
 8000760:	4813      	ldr	r0, [pc, #76]	; (80007b0 <main+0x78>)
 8000762:	f001 f8ab 	bl	80018bc <HAL_ADC_Start_DMA>

  // Start PWM
  HAL_StatusTypeDef status = HAL_TIM_PWM_Start( &htim1, TIM_CHANNEL_1 );
 8000766:	2100      	movs	r1, #0
 8000768:	4812      	ldr	r0, [pc, #72]	; (80007b4 <main+0x7c>)
 800076a:	f003 fcb1 	bl	80040d0 <HAL_TIM_PWM_Start>
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
  assert( HAL_OK == status );
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d005      	beq.n	8000784 <main+0x4c>
 8000778:	4b0f      	ldr	r3, [pc, #60]	; (80007b8 <main+0x80>)
 800077a:	4a10      	ldr	r2, [pc, #64]	; (80007bc <main+0x84>)
 800077c:	217a      	movs	r1, #122	; 0x7a
 800077e:	4810      	ldr	r0, [pc, #64]	; (80007c0 <main+0x88>)
 8000780:	f004 fbe2 	bl	8004f48 <__assert_func>
  TIM1->CCR1 = pwm_calculate_CCRx( PWM_DUTY_CYCLE, PWM_ARRX );
 8000784:	4c0f      	ldr	r4, [pc, #60]	; (80007c4 <main+0x8c>)
 8000786:	eddf 0a10 	vldr	s1, [pc, #64]	; 80007c8 <main+0x90>
 800078a:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800078e:	f000 fc9d 	bl	80010cc <pwm_calculate_CCRx>
 8000792:	4603      	mov	r3, r0
 8000794:	6363      	str	r3, [r4, #52]	; 0x34

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if( data_to_process )
 8000796:	4b0d      	ldr	r3, [pc, #52]	; (80007cc <main+0x94>)
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d0fb      	beq.n	8000796 <main+0x5e>
	{
		process_data();
 800079e:	f000 f9d9 	bl	8000b54 <process_data>
		data_to_process = false;
 80007a2:	4b0a      	ldr	r3, [pc, #40]	; (80007cc <main+0x94>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
	if( data_to_process )
 80007a8:	e7f5      	b.n	8000796 <main+0x5e>
 80007aa:	bf00      	nop
 80007ac:	2000008c 	.word	0x2000008c
 80007b0:	200060a8 	.word	0x200060a8
 80007b4:	20006154 	.word	0x20006154
 80007b8:	08006038 	.word	0x08006038
 80007bc:	080060a8 	.word	0x080060a8
 80007c0:	0800604c 	.word	0x0800604c
 80007c4:	40012c00 	.word	0x40012c00
 80007c8:	477fff00 	.word	0x477fff00
 80007cc:	2000208c 	.word	0x2000208c

080007d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b0a4      	sub	sp, #144	; 0x90
 80007d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80007da:	2244      	movs	r2, #68	; 0x44
 80007dc:	2100      	movs	r1, #0
 80007de:	4618      	mov	r0, r3
 80007e0:	f004 fc0c 	bl	8004ffc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	609a      	str	r2, [r3, #8]
 80007f0:	60da      	str	r2, [r3, #12]
 80007f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	2234      	movs	r2, #52	; 0x34
 80007f8:	2100      	movs	r1, #0
 80007fa:	4618      	mov	r0, r3
 80007fc:	f004 fbfe 	bl	8004ffc <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000800:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000804:	f002 fb82 	bl	8002f0c <HAL_PWREx_ControlVoltageScaling>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0x42>
  {
    Error_Handler();
 800080e:	f000 f9e7 	bl	8000be0 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000812:	2310      	movs	r3, #16
 8000814:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000816:	2301      	movs	r3, #1
 8000818:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800081a:	2300      	movs	r3, #0
 800081c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800081e:	2360      	movs	r3, #96	; 0x60
 8000820:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000822:	2300      	movs	r3, #0
 8000824:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000826:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800082a:	4618      	mov	r0, r3
 800082c:	f002 fbc4 	bl	8002fb8 <HAL_RCC_OscConfig>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000836:	f000 f9d3 	bl	8000be0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083a:	230f      	movs	r3, #15
 800083c:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800083e:	2300      	movs	r3, #0
 8000840:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000842:	2300      	movs	r3, #0
 8000844:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000846:	2300      	movs	r3, #0
 8000848:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800084e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000852:	2100      	movs	r1, #0
 8000854:	4618      	mov	r0, r3
 8000856:	f003 f811 	bl	800387c <HAL_RCC_ClockConfig>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000860:	f000 f9be 	bl	8000be0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000864:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000868:	607b      	str	r3, [r7, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	4618      	mov	r0, r3
 800086e:	f003 f9f1 	bl	8003c54 <HAL_RCCEx_PeriphCLKConfig>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000878:	f000 f9b2 	bl	8000be0 <Error_Handler>
  }
}
 800087c:	bf00      	nop
 800087e:	3790      	adds	r7, #144	; 0x90
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b08a      	sub	sp, #40	; 0x28
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800088a:	f107 031c 	add.w	r3, r7, #28
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]
 8000894:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
 80008a4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80008a6:	4b2f      	ldr	r3, [pc, #188]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008a8:	4a2f      	ldr	r2, [pc, #188]	; (8000968 <MX_ADC1_Init+0xe4>)
 80008aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80008ac:	4b2d      	ldr	r3, [pc, #180]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008b2:	4b2c      	ldr	r3, [pc, #176]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008b8:	4b2a      	ldr	r3, [pc, #168]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008be:	4b29      	ldr	r3, [pc, #164]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008c4:	4b27      	ldr	r3, [pc, #156]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008c6:	2204      	movs	r2, #4
 80008c8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80008ca:	4b26      	ldr	r3, [pc, #152]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008d0:	4b24      	ldr	r3, [pc, #144]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80008d6:	4b23      	ldr	r3, [pc, #140]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008d8:	2201      	movs	r2, #1
 80008da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008dc:	4b21      	ldr	r3, [pc, #132]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008de:	2200      	movs	r2, #0
 80008e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008e4:	4b1f      	ldr	r3, [pc, #124]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008ea:	4b1e      	ldr	r3, [pc, #120]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80008f0:	4b1c      	ldr	r3, [pc, #112]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008f2:	2201      	movs	r2, #1
 80008f4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008f8:	4b1a      	ldr	r3, [pc, #104]	; (8000964 <MX_ADC1_Init+0xe0>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80008fe:	4b19      	ldr	r3, [pc, #100]	; (8000964 <MX_ADC1_Init+0xe0>)
 8000900:	2200      	movs	r2, #0
 8000902:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000906:	4817      	ldr	r0, [pc, #92]	; (8000964 <MX_ADC1_Init+0xe0>)
 8000908:	f000 fe88 	bl	800161c <HAL_ADC_Init>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000912:	f000 f965 	bl	8000be0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000916:	2300      	movs	r3, #0
 8000918:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	4619      	mov	r1, r3
 8000920:	4810      	ldr	r0, [pc, #64]	; (8000964 <MX_ADC1_Init+0xe0>)
 8000922:	f001 fdc5 	bl	80024b0 <HAL_ADCEx_MultiModeConfigChannel>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800092c:	f000 f958 	bl	8000be0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000930:	4b0e      	ldr	r3, [pc, #56]	; (800096c <MX_ADC1_Init+0xe8>)
 8000932:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000934:	2306      	movs	r3, #6
 8000936:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000938:	2300      	movs	r3, #0
 800093a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800093c:	237f      	movs	r3, #127	; 0x7f
 800093e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000940:	2304      	movs	r3, #4
 8000942:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000944:	2300      	movs	r3, #0
 8000946:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	4619      	mov	r1, r3
 800094c:	4805      	ldr	r0, [pc, #20]	; (8000964 <MX_ADC1_Init+0xe0>)
 800094e:	f001 f873 	bl	8001a38 <HAL_ADC_ConfigChannel>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000958:	f000 f942 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800095c:	bf00      	nop
 800095e:	3728      	adds	r7, #40	; 0x28
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	200060a8 	.word	0x200060a8
 8000968:	50040000 	.word	0x50040000
 800096c:	14f00020 	.word	0x14f00020

08000970 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b09a      	sub	sp, #104	; 0x68
 8000974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000976:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]
 8000980:	609a      	str	r2, [r3, #8]
 8000982:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000984:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000990:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	605a      	str	r2, [r3, #4]
 800099a:	609a      	str	r2, [r3, #8]
 800099c:	60da      	str	r2, [r3, #12]
 800099e:	611a      	str	r2, [r3, #16]
 80009a0:	615a      	str	r2, [r3, #20]
 80009a2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009a4:	463b      	mov	r3, r7
 80009a6:	222c      	movs	r2, #44	; 0x2c
 80009a8:	2100      	movs	r1, #0
 80009aa:	4618      	mov	r0, r3
 80009ac:	f004 fb26 	bl	8004ffc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  uint32_t prescaler = pwm_calculate_prescaler( PWM_CLOCK_FREQUENCY_HZ, PWM_PULSE_FREQUENCY_HZ, PWM_ARRX );
 80009b0:	ed9f 1a48 	vldr	s2, [pc, #288]	; 8000ad4 <MX_TIM1_Init+0x164>
 80009b4:	eddf 0a48 	vldr	s1, [pc, #288]	; 8000ad8 <MX_TIM1_Init+0x168>
 80009b8:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8000adc <MX_TIM1_Init+0x16c>
 80009bc:	f000 fb50 	bl	8001060 <pwm_calculate_prescaler>
 80009c0:	6678      	str	r0, [r7, #100]	; 0x64
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009c2:	4b47      	ldr	r3, [pc, #284]	; (8000ae0 <MX_TIM1_Init+0x170>)
 80009c4:	4a47      	ldr	r2, [pc, #284]	; (8000ae4 <MX_TIM1_Init+0x174>)
 80009c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = prescaler;
 80009c8:	4a45      	ldr	r2, [pc, #276]	; (8000ae0 <MX_TIM1_Init+0x170>)
 80009ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009cc:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ce:	4b44      	ldr	r3, [pc, #272]	; (8000ae0 <MX_TIM1_Init+0x170>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80009d4:	4b42      	ldr	r3, [pc, #264]	; (8000ae0 <MX_TIM1_Init+0x170>)
 80009d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009dc:	4b40      	ldr	r3, [pc, #256]	; (8000ae0 <MX_TIM1_Init+0x170>)
 80009de:	2200      	movs	r2, #0
 80009e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009e2:	4b3f      	ldr	r3, [pc, #252]	; (8000ae0 <MX_TIM1_Init+0x170>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009e8:	4b3d      	ldr	r3, [pc, #244]	; (8000ae0 <MX_TIM1_Init+0x170>)
 80009ea:	2280      	movs	r2, #128	; 0x80
 80009ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009ee:	483c      	ldr	r0, [pc, #240]	; (8000ae0 <MX_TIM1_Init+0x170>)
 80009f0:	f003 fab6 	bl	8003f60 <HAL_TIM_Base_Init>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80009fa:	f000 f8f1 	bl	8000be0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a02:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a04:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4835      	ldr	r0, [pc, #212]	; (8000ae0 <MX_TIM1_Init+0x170>)
 8000a0c:	f003 fd52 	bl	80044b4 <HAL_TIM_ConfigClockSource>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8000a16:	f000 f8e3 	bl	8000be0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a1a:	4831      	ldr	r0, [pc, #196]	; (8000ae0 <MX_TIM1_Init+0x170>)
 8000a1c:	f003 faf7 	bl	800400e <HAL_TIM_PWM_Init>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 8000a26:	f000 f8db 	bl	8000be0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	64bb      	str	r3, [r7, #72]	; 0x48
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a32:	2300      	movs	r3, #0
 8000a34:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a36:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4828      	ldr	r0, [pc, #160]	; (8000ae0 <MX_TIM1_Init+0x170>)
 8000a3e:	f004 f9a5 	bl	8004d8c <HAL_TIMEx_MasterConfigSynchronization>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8000a48:	f000 f8ca 	bl	8000be0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a4c:	2360      	movs	r3, #96	; 0x60
 8000a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a54:	2300      	movs	r3, #0
 8000a56:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a60:	2300      	movs	r3, #0
 8000a62:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a64:	2300      	movs	r3, #0
 8000a66:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	4619      	mov	r1, r3
 8000a70:	481b      	ldr	r0, [pc, #108]	; (8000ae0 <MX_TIM1_Init+0x170>)
 8000a72:	f003 fc0b 	bl	800428c <HAL_TIM_PWM_ConfigChannel>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000a7c:	f000 f8b0 	bl	8000be0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a80:	2300      	movs	r3, #0
 8000a82:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a84:	2300      	movs	r3, #0
 8000a86:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a90:	2300      	movs	r3, #0
 8000a92:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a98:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000aa2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000aa6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000aac:	2300      	movs	r3, #0
 8000aae:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ab0:	463b      	mov	r3, r7
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	480a      	ldr	r0, [pc, #40]	; (8000ae0 <MX_TIM1_Init+0x170>)
 8000ab6:	f004 f9cf 	bl	8004e58 <HAL_TIMEx_ConfigBreakDeadTime>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8000ac0:	f000 f88e 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000ac4:	4806      	ldr	r0, [pc, #24]	; (8000ae0 <MX_TIM1_Init+0x170>)
 8000ac6:	f000 f943 	bl	8000d50 <HAL_TIM_MspPostInit>

}
 8000aca:	bf00      	nop
 8000acc:	3768      	adds	r7, #104	; 0x68
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	477fff00 	.word	0x477fff00
 8000ad8:	3dcccccd 	.word	0x3dcccccd
 8000adc:	4a742400 	.word	0x4a742400
 8000ae0:	20006154 	.word	0x20006154
 8000ae4:	40012c00 	.word	0x40012c00

08000ae8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aee:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <MX_DMA_Init+0x38>)
 8000af0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000af2:	4a0b      	ldr	r2, [pc, #44]	; (8000b20 <MX_DMA_Init+0x38>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	6493      	str	r3, [r2, #72]	; 0x48
 8000afa:	4b09      	ldr	r3, [pc, #36]	; (8000b20 <MX_DMA_Init+0x38>)
 8000afc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	607b      	str	r3, [r7, #4]
 8000b04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2100      	movs	r1, #0
 8000b0a:	200b      	movs	r0, #11
 8000b0c:	f001 fe4f 	bl	80027ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b10:	200b      	movs	r0, #11
 8000b12:	f001 fe68 	bl	80027e6 <HAL_NVIC_EnableIRQ>

}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40021000 	.word	0x40021000

08000b24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2a:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <MX_GPIO_Init+0x2c>)
 8000b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b2e:	4a08      	ldr	r2, [pc, #32]	; (8000b50 <MX_GPIO_Init+0x2c>)
 8000b30:	f043 0301 	orr.w	r3, r3, #1
 8000b34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b36:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <MX_GPIO_Init+0x2c>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b3a:	f003 0301 	and.w	r3, r3, #1
 8000b3e:	607b      	str	r3, [r7, #4]
 8000b40:	687b      	ldr	r3, [r7, #4]

}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	40021000 	.word	0x40021000

08000b54 <process_data>:

/* USER CODE BEGIN 4 */


static void process_data(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
	for( uint32_t i = 0; i < ADC_BUFFER_LENGTH; i++ )
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	607b      	str	r3, [r7, #4]
 8000b5e:	e011      	b.n	8000b84 <process_data+0x30>
	{
		adc1_voltage[i] = adc_calculate_voltage_from_output_code( (uint32_t) adc1_buffer[i] );
 8000b60:	4a0d      	ldr	r2, [pc, #52]	; (8000b98 <process_data+0x44>)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f000 fa4d 	bl	8001008 <adc_calculate_voltage_from_output_code>
 8000b6e:	eef0 7a40 	vmov.f32	s15, s0
 8000b72:	4a0a      	ldr	r2, [pc, #40]	; (8000b9c <process_data+0x48>)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	4413      	add	r3, r2
 8000b7a:	edc3 7a00 	vstr	s15, [r3]
	for( uint32_t i = 0; i < ADC_BUFFER_LENGTH; i++ )
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	3301      	adds	r3, #1
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b8a:	d3e9      	bcc.n	8000b60 <process_data+0xc>
	}
}
 8000b8c:	bf00      	nop
 8000b8e:	bf00      	nop
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	2000008c 	.word	0x2000008c
 8000b9c:	20002090 	.word	0x20002090

08000ba0 <HAL_ADC_ConvHalfCpltCallback>:

// Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  data_to_process = true;
 8000ba8:	4b04      	ldr	r3, [pc, #16]	; (8000bbc <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	701a      	strb	r2, [r3, #0]
}
 8000bae:	bf00      	nop
 8000bb0:	370c      	adds	r7, #12
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	2000208c 	.word	0x2000208c

08000bc0 <HAL_ADC_ConvCpltCallback>:

// Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  data_to_process = true;
 8000bc8:	4b04      	ldr	r3, [pc, #16]	; (8000bdc <HAL_ADC_ConvCpltCallback+0x1c>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	701a      	strb	r2, [r3, #0]
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	2000208c 	.word	0x2000208c

08000be0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be4:	b672      	cpsid	i
}
 8000be6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000be8:	e7fe      	b.n	8000be8 <Error_Handler+0x8>
	...

08000bec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bf2:	4b0f      	ldr	r3, [pc, #60]	; (8000c30 <HAL_MspInit+0x44>)
 8000bf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bf6:	4a0e      	ldr	r2, [pc, #56]	; (8000c30 <HAL_MspInit+0x44>)
 8000bf8:	f043 0301 	orr.w	r3, r3, #1
 8000bfc:	6613      	str	r3, [r2, #96]	; 0x60
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	; (8000c30 <HAL_MspInit+0x44>)
 8000c00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c02:	f003 0301 	and.w	r3, r3, #1
 8000c06:	607b      	str	r3, [r7, #4]
 8000c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c0a:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <HAL_MspInit+0x44>)
 8000c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c0e:	4a08      	ldr	r2, [pc, #32]	; (8000c30 <HAL_MspInit+0x44>)
 8000c10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c14:	6593      	str	r3, [r2, #88]	; 0x58
 8000c16:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <HAL_MspInit+0x44>)
 8000c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c1e:	603b      	str	r3, [r7, #0]
 8000c20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c22:	bf00      	nop
 8000c24:	370c      	adds	r7, #12
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	40021000 	.word	0x40021000

08000c34 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b08a      	sub	sp, #40	; 0x28
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	605a      	str	r2, [r3, #4]
 8000c46:	609a      	str	r2, [r3, #8]
 8000c48:	60da      	str	r2, [r3, #12]
 8000c4a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a2b      	ldr	r2, [pc, #172]	; (8000d00 <HAL_ADC_MspInit+0xcc>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d14f      	bne.n	8000cf6 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c56:	4b2b      	ldr	r3, [pc, #172]	; (8000d04 <HAL_ADC_MspInit+0xd0>)
 8000c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c5a:	4a2a      	ldr	r2, [pc, #168]	; (8000d04 <HAL_ADC_MspInit+0xd0>)
 8000c5c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c62:	4b28      	ldr	r3, [pc, #160]	; (8000d04 <HAL_ADC_MspInit+0xd0>)
 8000c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6e:	4b25      	ldr	r3, [pc, #148]	; (8000d04 <HAL_ADC_MspInit+0xd0>)
 8000c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c72:	4a24      	ldr	r2, [pc, #144]	; (8000d04 <HAL_ADC_MspInit+0xd0>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c7a:	4b22      	ldr	r3, [pc, #136]	; (8000d04 <HAL_ADC_MspInit+0xd0>)
 8000c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-CK_IN     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c86:	2301      	movs	r3, #1
 8000c88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c8a:	230b      	movs	r3, #11
 8000c8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c92:	f107 0314 	add.w	r3, r7, #20
 8000c96:	4619      	mov	r1, r3
 8000c98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c9c:	f001 ffb6 	bl	8002c0c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000ca0:	4b19      	ldr	r3, [pc, #100]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000ca2:	4a1a      	ldr	r2, [pc, #104]	; (8000d0c <HAL_ADC_MspInit+0xd8>)
 8000ca4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000ca6:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cac:	4b16      	ldr	r3, [pc, #88]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cb2:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000cb8:	4b13      	ldr	r3, [pc, #76]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000cba:	2280      	movs	r2, #128	; 0x80
 8000cbc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000cbe:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000cc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cc4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cc6:	4b10      	ldr	r3, [pc, #64]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000cc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ccc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000cce:	4b0e      	ldr	r3, [pc, #56]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000cd0:	2220      	movs	r2, #32
 8000cd2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000cd4:	4b0c      	ldr	r3, [pc, #48]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000cda:	480b      	ldr	r0, [pc, #44]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000cdc:	f001 fd9e 	bl	800281c <HAL_DMA_Init>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8000ce6:	f7ff ff7b 	bl	8000be0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4a06      	ldr	r2, [pc, #24]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000cee:	64da      	str	r2, [r3, #76]	; 0x4c
 8000cf0:	4a05      	ldr	r2, [pc, #20]	; (8000d08 <HAL_ADC_MspInit+0xd4>)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000cf6:	bf00      	nop
 8000cf8:	3728      	adds	r7, #40	; 0x28
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	50040000 	.word	0x50040000
 8000d04:	40021000 	.word	0x40021000
 8000d08:	2000610c 	.word	0x2000610c
 8000d0c:	40020008 	.word	0x40020008

08000d10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a0a      	ldr	r2, [pc, #40]	; (8000d48 <HAL_TIM_Base_MspInit+0x38>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d10b      	bne.n	8000d3a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d22:	4b0a      	ldr	r3, [pc, #40]	; (8000d4c <HAL_TIM_Base_MspInit+0x3c>)
 8000d24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d26:	4a09      	ldr	r2, [pc, #36]	; (8000d4c <HAL_TIM_Base_MspInit+0x3c>)
 8000d28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d2c:	6613      	str	r3, [r2, #96]	; 0x60
 8000d2e:	4b07      	ldr	r3, [pc, #28]	; (8000d4c <HAL_TIM_Base_MspInit+0x3c>)
 8000d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000d3a:	bf00      	nop
 8000d3c:	3714      	adds	r7, #20
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	40012c00 	.word	0x40012c00
 8000d4c:	40021000 	.word	0x40021000

08000d50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b088      	sub	sp, #32
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d58:	f107 030c 	add.w	r3, r7, #12
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a12      	ldr	r2, [pc, #72]	; (8000db8 <HAL_TIM_MspPostInit+0x68>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d11d      	bne.n	8000dae <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d72:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <HAL_TIM_MspPostInit+0x6c>)
 8000d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d76:	4a11      	ldr	r2, [pc, #68]	; (8000dbc <HAL_TIM_MspPostInit+0x6c>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	; (8000dbc <HAL_TIM_MspPostInit+0x6c>)
 8000d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	60bb      	str	r3, [r7, #8]
 8000d88:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000d8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d8e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	2302      	movs	r3, #2
 8000d92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da0:	f107 030c 	add.w	r3, r7, #12
 8000da4:	4619      	mov	r1, r3
 8000da6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000daa:	f001 ff2f 	bl	8002c0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000dae:	bf00      	nop
 8000db0:	3720      	adds	r7, #32
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40012c00 	.word	0x40012c00
 8000dbc:	40021000 	.word	0x40021000

08000dc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dc4:	e7fe      	b.n	8000dc4 <NMI_Handler+0x4>

08000dc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dca:	e7fe      	b.n	8000dca <HardFault_Handler+0x4>

08000dcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dd0:	e7fe      	b.n	8000dd0 <MemManage_Handler+0x4>

08000dd2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dd6:	e7fe      	b.n	8000dd6 <BusFault_Handler+0x4>

08000dd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ddc:	e7fe      	b.n	8000ddc <UsageFault_Handler+0x4>

08000dde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dde:	b480      	push	{r7}
 8000de0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000de2:	bf00      	nop
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr

08000dfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e0c:	f000 f9fe 	bl	800120c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000e18:	4802      	ldr	r0, [pc, #8]	; (8000e24 <DMA1_Channel1_IRQHandler+0x10>)
 8000e1a:	f001 fe17 	bl	8002a4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	2000610c 	.word	0x2000610c

08000e28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
	return 1;
 8000e2c:	2301      	movs	r3, #1
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr

08000e38 <_kill>:

int _kill(int pid, int sig)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000e42:	f004 f89f 	bl	8004f84 <__errno>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2216      	movs	r2, #22
 8000e4a:	601a      	str	r2, [r3, #0]
	return -1;
 8000e4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <_exit>:

void _exit (int status)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000e60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f7ff ffe7 	bl	8000e38 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000e6a:	e7fe      	b.n	8000e6a <_exit+0x12>

08000e6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	60f8      	str	r0, [r7, #12]
 8000e74:	60b9      	str	r1, [r7, #8]
 8000e76:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e78:	2300      	movs	r3, #0
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	e00a      	b.n	8000e94 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e7e:	f3af 8000 	nop.w
 8000e82:	4601      	mov	r1, r0
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	1c5a      	adds	r2, r3, #1
 8000e88:	60ba      	str	r2, [r7, #8]
 8000e8a:	b2ca      	uxtb	r2, r1
 8000e8c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	3301      	adds	r3, #1
 8000e92:	617b      	str	r3, [r7, #20]
 8000e94:	697a      	ldr	r2, [r7, #20]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	dbf0      	blt.n	8000e7e <_read+0x12>
	}

return len;
 8000e9c:	687b      	ldr	r3, [r7, #4]
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3718      	adds	r7, #24
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b086      	sub	sp, #24
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	60f8      	str	r0, [r7, #12]
 8000eae:	60b9      	str	r1, [r7, #8]
 8000eb0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
 8000eb6:	e009      	b.n	8000ecc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	1c5a      	adds	r2, r3, #1
 8000ebc:	60ba      	str	r2, [r7, #8]
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	3301      	adds	r3, #1
 8000eca:	617b      	str	r3, [r7, #20]
 8000ecc:	697a      	ldr	r2, [r7, #20]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	dbf1      	blt.n	8000eb8 <_write+0x12>
	}
	return len;
 8000ed4:	687b      	ldr	r3, [r7, #4]
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3718      	adds	r7, #24
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <_close>:

int _close(int file)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
	return -1;
 8000ee6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	b083      	sub	sp, #12
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
 8000efe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f06:	605a      	str	r2, [r3, #4]
	return 0;
 8000f08:	2300      	movs	r3, #0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <_isatty>:

int _isatty(int file)
{
 8000f16:	b480      	push	{r7}
 8000f18:	b083      	sub	sp, #12
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
	return 1;
 8000f1e:	2301      	movs	r3, #1
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b085      	sub	sp, #20
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
	return 0;
 8000f38:	2300      	movs	r3, #0
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3714      	adds	r7, #20
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
	...

08000f48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f50:	4a14      	ldr	r2, [pc, #80]	; (8000fa4 <_sbrk+0x5c>)
 8000f52:	4b15      	ldr	r3, [pc, #84]	; (8000fa8 <_sbrk+0x60>)
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f5c:	4b13      	ldr	r3, [pc, #76]	; (8000fac <_sbrk+0x64>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d102      	bne.n	8000f6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f64:	4b11      	ldr	r3, [pc, #68]	; (8000fac <_sbrk+0x64>)
 8000f66:	4a12      	ldr	r2, [pc, #72]	; (8000fb0 <_sbrk+0x68>)
 8000f68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f6a:	4b10      	ldr	r3, [pc, #64]	; (8000fac <_sbrk+0x64>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d207      	bcs.n	8000f88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f78:	f004 f804 	bl	8004f84 <__errno>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	220c      	movs	r2, #12
 8000f80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f86:	e009      	b.n	8000f9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f88:	4b08      	ldr	r3, [pc, #32]	; (8000fac <_sbrk+0x64>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f8e:	4b07      	ldr	r3, [pc, #28]	; (8000fac <_sbrk+0x64>)
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4413      	add	r3, r2
 8000f96:	4a05      	ldr	r2, [pc, #20]	; (8000fac <_sbrk+0x64>)
 8000f98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	2000a000 	.word	0x2000a000
 8000fa8:	00000400 	.word	0x00000400
 8000fac:	20006090 	.word	0x20006090
 8000fb0:	200061b8 	.word	0x200061b8

08000fb4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000fb8:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <SystemInit+0x20>)
 8000fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fbe:	4a05      	ldr	r2, [pc, #20]	; (8000fd4 <SystemInit+0x20>)
 8000fc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	e000ed00 	.word	0xe000ed00

08000fd8 <adc_init_adc_module>:

adc_t adc_1 = {0};


void adc_init_adc_module( void )
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
	adc_1.reference_voltage = VREF;
 8000fdc:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <adc_init_adc_module+0x24>)
 8000fde:	4a08      	ldr	r2, [pc, #32]	; (8001000 <adc_init_adc_module+0x28>)
 8000fe0:	601a      	str	r2, [r3, #0]
	adc_1.output_code_range = OUTPUT_CODE_RANGE;
 8000fe2:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <adc_init_adc_module+0x24>)
 8000fe4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000fe8:	605a      	str	r2, [r3, #4]
	adc_1.single_lsb = SINGLE_LSB;
 8000fea:	4b04      	ldr	r3, [pc, #16]	; (8000ffc <adc_init_adc_module+0x24>)
 8000fec:	4a05      	ldr	r2, [pc, #20]	; (8001004 <adc_init_adc_module+0x2c>)
 8000fee:	609a      	str	r2, [r3, #8]
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	20006094 	.word	0x20006094
 8001000:	40666666 	.word	0x40666666
 8001004:	3a666666 	.word	0x3a666666

08001008 <adc_calculate_voltage_from_output_code>:


float adc_calculate_voltage_from_output_code( uint32_t output_code )
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	// It is not necessary to check that the output code is non-negative because it is an unsigned integer
	assert(output_code <= adc_1.output_code_range);
 8001010:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <adc_calculate_voltage_from_output_code+0x48>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	429a      	cmp	r2, r3
 8001018:	d905      	bls.n	8001026 <adc_calculate_voltage_from_output_code+0x1e>
 800101a:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <adc_calculate_voltage_from_output_code+0x4c>)
 800101c:	4a0e      	ldr	r2, [pc, #56]	; (8001058 <adc_calculate_voltage_from_output_code+0x50>)
 800101e:	211a      	movs	r1, #26
 8001020:	480e      	ldr	r0, [pc, #56]	; (800105c <adc_calculate_voltage_from_output_code+0x54>)
 8001022:	f003 ff91 	bl	8004f48 <__assert_func>
	float voltage = adc_1.single_lsb * (float) output_code;
 8001026:	4b0a      	ldr	r3, [pc, #40]	; (8001050 <adc_calculate_voltage_from_output_code+0x48>)
 8001028:	ed93 7a02 	vldr	s14, [r3, #8]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	ee07 3a90 	vmov	s15, r3
 8001032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800103a:	edc7 7a03 	vstr	s15, [r7, #12]
	return voltage;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	ee07 3a90 	vmov	s15, r3
}
 8001044:	eeb0 0a67 	vmov.f32	s0, s15
 8001048:	3710      	adds	r7, #16
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	20006094 	.word	0x20006094
 8001054:	08006060 	.word	0x08006060
 8001058:	080060f0 	.word	0x080060f0
 800105c:	08006088 	.word	0x08006088

08001060 <pwm_calculate_prescaler>:
* F_PWM = ( F_CLK )/( ( ARR + 1 ) * ( PSC + 1 ) )
* ( ARR + 1 ) * ( PSC + 1 ) = ( F_CLK ) / ( F_PWM )
* PSC = ( ( F_CLK ) / ( ( F_PWM ) * ( ARR + 1 ) ) ) - 1
*/
uint32_t pwm_calculate_prescaler(float clock_frequency_Hz, float pulse_frequency_Hz, float auto_reload)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	ed87 0a03 	vstr	s0, [r7, #12]
 800106a:	edc7 0a02 	vstr	s1, [r7, #8]
 800106e:	ed87 1a01 	vstr	s2, [r7, #4]
	return floor( ( clock_frequency_Hz ) / ( ( pulse_frequency_Hz ) * ( auto_reload + 1 ) ) ) - 1u;
 8001072:	edd7 7a01 	vldr	s15, [r7, #4]
 8001076:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800107a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800107e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001082:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001086:	ed97 7a03 	vldr	s14, [r7, #12]
 800108a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800108e:	ee16 0a90 	vmov	r0, s13
 8001092:	f7ff fa51 	bl	8000538 <__aeabi_f2d>
 8001096:	4602      	mov	r2, r0
 8001098:	460b      	mov	r3, r1
 800109a:	ec43 2b10 	vmov	d0, r2, r3
 800109e:	f004 ff3f 	bl	8005f20 <floor>
 80010a2:	ec51 0b10 	vmov	r0, r1, d0
 80010a6:	f04f 0200 	mov.w	r2, #0
 80010aa:	4b07      	ldr	r3, [pc, #28]	; (80010c8 <pwm_calculate_prescaler+0x68>)
 80010ac:	f7ff f8e4 	bl	8000278 <__aeabi_dsub>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	4610      	mov	r0, r2
 80010b6:	4619      	mov	r1, r3
 80010b8:	f7ff fb1e 	bl	80006f8 <__aeabi_d2uiz>
 80010bc:	4603      	mov	r3, r0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	3ff00000 	.word	0x3ff00000

080010cc <pwm_calculate_CCRx>:
* Calculate CCRx
* DUTY_CYCLE = ( CCRx ) / ( ARRx )
* CCRx = ( DUTY_CYCLE ) * ( ARRx )
*/
uint32_t pwm_calculate_CCRx(float duty_cycle, float auto_reload)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010d6:	edc7 0a00 	vstr	s1, [r7]
	return floor( duty_cycle * auto_reload );
 80010da:	ed97 7a01 	vldr	s14, [r7, #4]
 80010de:	edd7 7a00 	vldr	s15, [r7]
 80010e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010e6:	ee17 0a90 	vmov	r0, s15
 80010ea:	f7ff fa25 	bl	8000538 <__aeabi_f2d>
 80010ee:	4602      	mov	r2, r0
 80010f0:	460b      	mov	r3, r1
 80010f2:	ec43 2b10 	vmov	d0, r2, r3
 80010f6:	f004 ff13 	bl	8005f20 <floor>
 80010fa:	ec53 2b10 	vmov	r2, r3, d0
 80010fe:	4610      	mov	r0, r2
 8001100:	4619      	mov	r1, r3
 8001102:	f7ff faf9 	bl	80006f8 <__aeabi_d2uiz>
 8001106:	4603      	mov	r3, r0
}
 8001108:	4618      	mov	r0, r3
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001110:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001148 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001114:	f7ff ff4e 	bl	8000fb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001118:	480c      	ldr	r0, [pc, #48]	; (800114c <LoopForever+0x6>)
  ldr r1, =_edata
 800111a:	490d      	ldr	r1, [pc, #52]	; (8001150 <LoopForever+0xa>)
  ldr r2, =_sidata
 800111c:	4a0d      	ldr	r2, [pc, #52]	; (8001154 <LoopForever+0xe>)
  movs r3, #0
 800111e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001120:	e002      	b.n	8001128 <LoopCopyDataInit>

08001122 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001122:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001124:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001126:	3304      	adds	r3, #4

08001128 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001128:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800112a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800112c:	d3f9      	bcc.n	8001122 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800112e:	4a0a      	ldr	r2, [pc, #40]	; (8001158 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001130:	4c0a      	ldr	r4, [pc, #40]	; (800115c <LoopForever+0x16>)
  movs r3, #0
 8001132:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001134:	e001      	b.n	800113a <LoopFillZerobss>

08001136 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001136:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001138:	3204      	adds	r2, #4

0800113a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800113a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800113c:	d3fb      	bcc.n	8001136 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800113e:	f003 ff39 	bl	8004fb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001142:	f7ff faf9 	bl	8000738 <main>

08001146 <LoopForever>:

LoopForever:
    b LoopForever
 8001146:	e7fe      	b.n	8001146 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001148:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800114c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001150:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001154:	080061f4 	.word	0x080061f4
  ldr r2, =_sbss
 8001158:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800115c:	200061b4 	.word	0x200061b4

08001160 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001160:	e7fe      	b.n	8001160 <ADC1_2_IRQHandler>

08001162 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001168:	2300      	movs	r3, #0
 800116a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800116c:	2003      	movs	r0, #3
 800116e:	f001 fb13 	bl	8002798 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001172:	2000      	movs	r0, #0
 8001174:	f000 f80e 	bl	8001194 <HAL_InitTick>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d002      	beq.n	8001184 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	71fb      	strb	r3, [r7, #7]
 8001182:	e001      	b.n	8001188 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001184:	f7ff fd32 	bl	8000bec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001188:	79fb      	ldrb	r3, [r7, #7]
}
 800118a:	4618      	mov	r0, r3
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
	...

08001194 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800119c:	2300      	movs	r3, #0
 800119e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80011a0:	4b17      	ldr	r3, [pc, #92]	; (8001200 <HAL_InitTick+0x6c>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d023      	beq.n	80011f0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80011a8:	4b16      	ldr	r3, [pc, #88]	; (8001204 <HAL_InitTick+0x70>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4b14      	ldr	r3, [pc, #80]	; (8001200 <HAL_InitTick+0x6c>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	4619      	mov	r1, r3
 80011b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80011be:	4618      	mov	r0, r3
 80011c0:	f001 fb1f 	bl	8002802 <HAL_SYSTICK_Config>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d10f      	bne.n	80011ea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2b0f      	cmp	r3, #15
 80011ce:	d809      	bhi.n	80011e4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011d0:	2200      	movs	r2, #0
 80011d2:	6879      	ldr	r1, [r7, #4]
 80011d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011d8:	f001 fae9 	bl	80027ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011dc:	4a0a      	ldr	r2, [pc, #40]	; (8001208 <HAL_InitTick+0x74>)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	e007      	b.n	80011f4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	73fb      	strb	r3, [r7, #15]
 80011e8:	e004      	b.n	80011f4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	73fb      	strb	r3, [r7, #15]
 80011ee:	e001      	b.n	80011f4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20000008 	.word	0x20000008
 8001204:	20000000 	.word	0x20000000
 8001208:	20000004 	.word	0x20000004

0800120c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001210:	4b06      	ldr	r3, [pc, #24]	; (800122c <HAL_IncTick+0x20>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	461a      	mov	r2, r3
 8001216:	4b06      	ldr	r3, [pc, #24]	; (8001230 <HAL_IncTick+0x24>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4413      	add	r3, r2
 800121c:	4a04      	ldr	r2, [pc, #16]	; (8001230 <HAL_IncTick+0x24>)
 800121e:	6013      	str	r3, [r2, #0]
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	20000008 	.word	0x20000008
 8001230:	200061a0 	.word	0x200061a0

08001234 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  return uwTick;
 8001238:	4b03      	ldr	r3, [pc, #12]	; (8001248 <HAL_GetTick+0x14>)
 800123a:	681b      	ldr	r3, [r3, #0]
}
 800123c:	4618      	mov	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	200061a0 	.word	0x200061a0

0800124c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	431a      	orrs	r2, r3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	609a      	str	r2, [r3, #8]
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001272:	b480      	push	{r7}
 8001274:	b083      	sub	sp, #12
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
 800127a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	431a      	orrs	r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	609a      	str	r2, [r3, #8]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b087      	sub	sp, #28
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
 80012c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	3360      	adds	r3, #96	; 0x60
 80012c6:	461a      	mov	r2, r3
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4413      	add	r3, r2
 80012ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <LL_ADC_SetOffset+0x44>)
 80012d6:	4013      	ands	r3, r2
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80012de:	683a      	ldr	r2, [r7, #0]
 80012e0:	430a      	orrs	r2, r1
 80012e2:	4313      	orrs	r3, r2
 80012e4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80012ec:	bf00      	nop
 80012ee:	371c      	adds	r7, #28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	03fff000 	.word	0x03fff000

080012fc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	3360      	adds	r3, #96	; 0x60
 800130a:	461a      	mov	r2, r3
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800131c:	4618      	mov	r0, r3
 800131e:	3714      	adds	r7, #20
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001328:	b480      	push	{r7}
 800132a:	b087      	sub	sp, #28
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	3360      	adds	r3, #96	; 0x60
 8001338:	461a      	mov	r2, r3
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	4413      	add	r3, r2
 8001340:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	431a      	orrs	r2, r3
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001352:	bf00      	nop
 8001354:	371c      	adds	r7, #28
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr

0800135e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800135e:	b480      	push	{r7}
 8001360:	b083      	sub	sp, #12
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
 8001366:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	695b      	ldr	r3, [r3, #20]
 800136c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	431a      	orrs	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	615a      	str	r2, [r3, #20]
}
 8001378:	bf00      	nop
 800137a:	370c      	adds	r7, #12
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001394:	2b00      	cmp	r3, #0
 8001396:	d101      	bne.n	800139c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001398:	2301      	movs	r3, #1
 800139a:	e000      	b.n	800139e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr

080013aa <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80013aa:	b480      	push	{r7}
 80013ac:	b087      	sub	sp, #28
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	60f8      	str	r0, [r7, #12]
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	3330      	adds	r3, #48	; 0x30
 80013ba:	461a      	mov	r2, r3
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	0a1b      	lsrs	r3, r3, #8
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	f003 030c 	and.w	r3, r3, #12
 80013c6:	4413      	add	r3, r2
 80013c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	f003 031f 	and.w	r3, r3, #31
 80013d4:	211f      	movs	r1, #31
 80013d6:	fa01 f303 	lsl.w	r3, r1, r3
 80013da:	43db      	mvns	r3, r3
 80013dc:	401a      	ands	r2, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	0e9b      	lsrs	r3, r3, #26
 80013e2:	f003 011f 	and.w	r1, r3, #31
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	f003 031f 	and.w	r3, r3, #31
 80013ec:	fa01 f303 	lsl.w	r3, r1, r3
 80013f0:	431a      	orrs	r2, r3
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80013f6:	bf00      	nop
 80013f8:	371c      	adds	r7, #28
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001402:	b480      	push	{r7}
 8001404:	b087      	sub	sp, #28
 8001406:	af00      	add	r7, sp, #0
 8001408:	60f8      	str	r0, [r7, #12]
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	3314      	adds	r3, #20
 8001412:	461a      	mov	r2, r3
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	0e5b      	lsrs	r3, r3, #25
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	f003 0304 	and.w	r3, r3, #4
 800141e:	4413      	add	r3, r2
 8001420:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	0d1b      	lsrs	r3, r3, #20
 800142a:	f003 031f 	and.w	r3, r3, #31
 800142e:	2107      	movs	r1, #7
 8001430:	fa01 f303 	lsl.w	r3, r1, r3
 8001434:	43db      	mvns	r3, r3
 8001436:	401a      	ands	r2, r3
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	0d1b      	lsrs	r3, r3, #20
 800143c:	f003 031f 	and.w	r3, r3, #31
 8001440:	6879      	ldr	r1, [r7, #4]
 8001442:	fa01 f303 	lsl.w	r3, r1, r3
 8001446:	431a      	orrs	r2, r3
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800144c:	bf00      	nop
 800144e:	371c      	adds	r7, #28
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	60f8      	str	r0, [r7, #12]
 8001460:	60b9      	str	r1, [r7, #8]
 8001462:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001470:	43db      	mvns	r3, r3
 8001472:	401a      	ands	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f003 0318 	and.w	r3, r3, #24
 800147a:	4908      	ldr	r1, [pc, #32]	; (800149c <LL_ADC_SetChannelSingleDiff+0x44>)
 800147c:	40d9      	lsrs	r1, r3
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	400b      	ands	r3, r1
 8001482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001486:	431a      	orrs	r2, r3
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800148e:	bf00      	nop
 8001490:	3714      	adds	r7, #20
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	0007ffff 	.word	0x0007ffff

080014a0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	f003 031f 	and.w	r3, r3, #31
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80014cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	6093      	str	r3, [r2, #8]
}
 80014d4:	bf00      	nop
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80014f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80014f4:	d101      	bne.n	80014fa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80014f6:	2301      	movs	r3, #1
 80014f8:	e000      	b.n	80014fc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80014fa:	2300      	movs	r3, #0
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001518:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800151c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001540:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001544:	d101      	bne.n	800154a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001546:	2301      	movs	r3, #1
 8001548:	e000      	b.n	800154c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800154a:	2300      	movs	r3, #0
}
 800154c:	4618      	mov	r0, r3
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001568:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800156c:	f043 0201 	orr.w	r2, r3, #1
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f003 0301 	and.w	r3, r3, #1
 8001590:	2b01      	cmp	r3, #1
 8001592:	d101      	bne.n	8001598 <LL_ADC_IsEnabled+0x18>
 8001594:	2301      	movs	r3, #1
 8001596:	e000      	b.n	800159a <LL_ADC_IsEnabled+0x1a>
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr

080015a6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80015a6:	b480      	push	{r7}
 80015a8:	b083      	sub	sp, #12
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80015b6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015ba:	f043 0204 	orr.w	r2, r3, #4
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80015ce:	b480      	push	{r7}
 80015d0:	b083      	sub	sp, #12
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f003 0304 	and.w	r3, r3, #4
 80015de:	2b04      	cmp	r3, #4
 80015e0:	d101      	bne.n	80015e6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80015e2:	2301      	movs	r3, #1
 80015e4:	e000      	b.n	80015e8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80015e6:	2300      	movs	r3, #0
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	f003 0308 	and.w	r3, r3, #8
 8001604:	2b08      	cmp	r3, #8
 8001606:	d101      	bne.n	800160c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001608:	2301      	movs	r3, #1
 800160a:	e000      	b.n	800160e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
	...

0800161c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800161c:	b590      	push	{r4, r7, lr}
 800161e:	b089      	sub	sp, #36	; 0x24
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001624:	2300      	movs	r3, #0
 8001626:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001628:	2300      	movs	r3, #0
 800162a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d101      	bne.n	8001636 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e131      	b.n	800189a <HAL_ADC_Init+0x27e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	691b      	ldr	r3, [r3, #16]
 800163a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001640:	2b00      	cmp	r3, #0
 8001642:	d109      	bne.n	8001658 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff faf5 	bl	8000c34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2200      	movs	r2, #0
 800164e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2200      	movs	r2, #0
 8001654:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff ff3f 	bl	80014e0 <LL_ADC_IsDeepPowerDownEnabled>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d004      	beq.n	8001672 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff ff25 	bl	80014bc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4618      	mov	r0, r3
 8001678:	f7ff ff5a 	bl	8001530 <LL_ADC_IsInternalRegulatorEnabled>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d115      	bne.n	80016ae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff ff3e 	bl	8001508 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800168c:	4b85      	ldr	r3, [pc, #532]	; (80018a4 <HAL_ADC_Init+0x288>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	099b      	lsrs	r3, r3, #6
 8001692:	4a85      	ldr	r2, [pc, #532]	; (80018a8 <HAL_ADC_Init+0x28c>)
 8001694:	fba2 2303 	umull	r2, r3, r2, r3
 8001698:	099b      	lsrs	r3, r3, #6
 800169a:	3301      	adds	r3, #1
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80016a0:	e002      	b.n	80016a8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	3b01      	subs	r3, #1
 80016a6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d1f9      	bne.n	80016a2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff ff3c 	bl	8001530 <LL_ADC_IsInternalRegulatorEnabled>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d10d      	bne.n	80016da <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016c2:	f043 0210 	orr.w	r2, r3, #16
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ce:	f043 0201 	orr.w	r2, r3, #1
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff ff75 	bl	80015ce <LL_ADC_REG_IsConversionOngoing>
 80016e4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016ea:	f003 0310 	and.w	r3, r3, #16
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	f040 80ca 	bne.w	8001888 <HAL_ADC_Init+0x26c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	f040 80c6 	bne.w	8001888 <HAL_ADC_Init+0x26c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001700:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001704:	f043 0202 	orr.w	r2, r3, #2
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff ff35 	bl	8001580 <LL_ADC_IsEnabled>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d110      	bne.n	800173e <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800171c:	4863      	ldr	r0, [pc, #396]	; (80018ac <HAL_ADC_Init+0x290>)
 800171e:	f7ff ff2f 	bl	8001580 <LL_ADC_IsEnabled>
 8001722:	4604      	mov	r4, r0
 8001724:	4862      	ldr	r0, [pc, #392]	; (80018b0 <HAL_ADC_Init+0x294>)
 8001726:	f7ff ff2b 	bl	8001580 <LL_ADC_IsEnabled>
 800172a:	4603      	mov	r3, r0
 800172c:	4323      	orrs	r3, r4
 800172e:	2b00      	cmp	r3, #0
 8001730:	d105      	bne.n	800173e <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	4619      	mov	r1, r3
 8001738:	485e      	ldr	r0, [pc, #376]	; (80018b4 <HAL_ADC_Init+0x298>)
 800173a:	f7ff fd87 	bl	800124c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	7e5b      	ldrb	r3, [r3, #25]
 8001742:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001748:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800174e:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001754:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f893 3020 	ldrb.w	r3, [r3, #32]
 800175c:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800175e:	4313      	orrs	r3, r2
 8001760:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d106      	bne.n	800177a <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001770:	3b01      	subs	r3, #1
 8001772:	045b      	lsls	r3, r3, #17
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4313      	orrs	r3, r2
 8001778:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800177e:	2b00      	cmp	r3, #0
 8001780:	d009      	beq.n	8001796 <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001786:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800178e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4313      	orrs	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	68da      	ldr	r2, [r3, #12]
 800179c:	4b46      	ldr	r3, [pc, #280]	; (80018b8 <HAL_ADC_Init+0x29c>)
 800179e:	4013      	ands	r3, r2
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	6812      	ldr	r2, [r2, #0]
 80017a4:	69b9      	ldr	r1, [r7, #24]
 80017a6:	430b      	orrs	r3, r1
 80017a8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff ff0d 	bl	80015ce <LL_ADC_REG_IsConversionOngoing>
 80017b4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff ff1a 	bl	80015f4 <LL_ADC_INJ_IsConversionOngoing>
 80017c0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d13d      	bne.n	8001844 <HAL_ADC_Init+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d13a      	bne.n	8001844 <HAL_ADC_Init+0x228>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80017d2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80017da:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80017dc:	4313      	orrs	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80017ea:	f023 0302 	bic.w	r3, r3, #2
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	6812      	ldr	r2, [r2, #0]
 80017f2:	69b9      	ldr	r1, [r7, #24]
 80017f4:	430b      	orrs	r3, r1
 80017f6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d118      	bne.n	8001834 <HAL_ADC_Init+0x218>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	691b      	ldr	r3, [r3, #16]
 8001808:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800180c:	f023 0304 	bic.w	r3, r3, #4
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001818:	4311      	orrs	r1, r2
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800181e:	4311      	orrs	r1, r2
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001824:	430a      	orrs	r2, r1
 8001826:	431a      	orrs	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f042 0201 	orr.w	r2, r2, #1
 8001830:	611a      	str	r2, [r3, #16]
 8001832:	e007      	b.n	8001844 <HAL_ADC_Init+0x228>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	691a      	ldr	r2, [r3, #16]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f022 0201 	bic.w	r2, r2, #1
 8001842:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d10c      	bne.n	8001866 <HAL_ADC_Init+0x24a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f023 010f 	bic.w	r1, r3, #15
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	1e5a      	subs	r2, r3, #1
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	430a      	orrs	r2, r1
 8001862:	631a      	str	r2, [r3, #48]	; 0x30
 8001864:	e007      	b.n	8001876 <HAL_ADC_Init+0x25a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f022 020f 	bic.w	r2, r2, #15
 8001874:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800187a:	f023 0303 	bic.w	r3, r3, #3
 800187e:	f043 0201 	orr.w	r2, r3, #1
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	655a      	str	r2, [r3, #84]	; 0x54
 8001886:	e007      	b.n	8001898 <HAL_ADC_Init+0x27c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800188c:	f043 0210 	orr.w	r2, r3, #16
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001898:	7ffb      	ldrb	r3, [r7, #31]
}
 800189a:	4618      	mov	r0, r3
 800189c:	3724      	adds	r7, #36	; 0x24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd90      	pop	{r4, r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000000 	.word	0x20000000
 80018a8:	053e2d63 	.word	0x053e2d63
 80018ac:	50040000 	.word	0x50040000
 80018b0:	50040100 	.word	0x50040100
 80018b4:	50040300 	.word	0x50040300
 80018b8:	fff0c007 	.word	0xfff0c007

080018bc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80018c8:	4850      	ldr	r0, [pc, #320]	; (8001a0c <HAL_ADC_Start_DMA+0x150>)
 80018ca:	f7ff fde9 	bl	80014a0 <LL_ADC_GetMultimode>
 80018ce:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff fe7a 	bl	80015ce <LL_ADC_REG_IsConversionOngoing>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	f040 808e 	bne.w	80019fe <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d101      	bne.n	80018f0 <HAL_ADC_Start_DMA+0x34>
 80018ec:	2302      	movs	r3, #2
 80018ee:	e089      	b.n	8001a04 <HAL_ADC_Start_DMA+0x148>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d005      	beq.n	800190a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	2b05      	cmp	r3, #5
 8001902:	d002      	beq.n	800190a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	2b09      	cmp	r3, #9
 8001908:	d172      	bne.n	80019f0 <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800190a:	68f8      	ldr	r0, [r7, #12]
 800190c:	f000 fc90 	bl	8002230 <ADC_Enable>
 8001910:	4603      	mov	r3, r0
 8001912:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001914:	7dfb      	ldrb	r3, [r7, #23]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d165      	bne.n	80019e6 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800191e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001922:	f023 0301 	bic.w	r3, r3, #1
 8001926:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a37      	ldr	r2, [pc, #220]	; (8001a10 <HAL_ADC_Start_DMA+0x154>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d002      	beq.n	800193e <HAL_ADC_Start_DMA+0x82>
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	e000      	b.n	8001940 <HAL_ADC_Start_DMA+0x84>
 800193e:	4b35      	ldr	r3, [pc, #212]	; (8001a14 <HAL_ADC_Start_DMA+0x158>)
 8001940:	68fa      	ldr	r2, [r7, #12]
 8001942:	6812      	ldr	r2, [r2, #0]
 8001944:	4293      	cmp	r3, r2
 8001946:	d002      	beq.n	800194e <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d105      	bne.n	800195a <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001952:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800195e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d006      	beq.n	8001974 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800196a:	f023 0206 	bic.w	r2, r3, #6
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	659a      	str	r2, [r3, #88]	; 0x58
 8001972:	e002      	b.n	800197a <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	2200      	movs	r2, #0
 8001978:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800197e:	4a26      	ldr	r2, [pc, #152]	; (8001a18 <HAL_ADC_Start_DMA+0x15c>)
 8001980:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001986:	4a25      	ldr	r2, [pc, #148]	; (8001a1c <HAL_ADC_Start_DMA+0x160>)
 8001988:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198e:	4a24      	ldr	r2, [pc, #144]	; (8001a20 <HAL_ADC_Start_DMA+0x164>)
 8001990:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	221c      	movs	r2, #28
 8001998:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2200      	movs	r2, #0
 800199e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	685a      	ldr	r2, [r3, #4]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f042 0210 	orr.w	r2, r2, #16
 80019b0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	68da      	ldr	r2, [r3, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f042 0201 	orr.w	r2, r2, #1
 80019c0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	3340      	adds	r3, #64	; 0x40
 80019cc:	4619      	mov	r1, r3
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f000 ffdb 	bl	800298c <HAL_DMA_Start_IT>
 80019d6:	4603      	mov	r3, r0
 80019d8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff fde1 	bl	80015a6 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80019e4:	e00d      	b.n	8001a02 <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80019ee:	e008      	b.n	8001a02 <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2200      	movs	r2, #0
 80019f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80019fc:	e001      	b.n	8001a02 <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80019fe:	2302      	movs	r3, #2
 8001a00:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a02:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3718      	adds	r7, #24
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	50040300 	.word	0x50040300
 8001a10:	50040100 	.word	0x50040100
 8001a14:	50040000 	.word	0x50040000
 8001a18:	0800233d 	.word	0x0800233d
 8001a1c:	08002415 	.word	0x08002415
 8001a20:	08002431 	.word	0x08002431

08001a24 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b0b6      	sub	sp, #216	; 0xd8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a42:	2300      	movs	r3, #0
 8001a44:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d101      	bne.n	8001a5a <HAL_ADC_ConfigChannel+0x22>
 8001a56:	2302      	movs	r3, #2
 8001a58:	e3d5      	b.n	8002206 <HAL_ADC_ConfigChannel+0x7ce>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff fdb1 	bl	80015ce <LL_ADC_REG_IsConversionOngoing>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f040 83ba 	bne.w	80021e8 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	2b05      	cmp	r3, #5
 8001a7a:	d824      	bhi.n	8001ac6 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	3b02      	subs	r3, #2
 8001a82:	2b03      	cmp	r3, #3
 8001a84:	d81b      	bhi.n	8001abe <HAL_ADC_ConfigChannel+0x86>
 8001a86:	a201      	add	r2, pc, #4	; (adr r2, 8001a8c <HAL_ADC_ConfigChannel+0x54>)
 8001a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a8c:	08001a9d 	.word	0x08001a9d
 8001a90:	08001aa5 	.word	0x08001aa5
 8001a94:	08001aad 	.word	0x08001aad
 8001a98:	08001ab5 	.word	0x08001ab5
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	220c      	movs	r2, #12
 8001aa0:	605a      	str	r2, [r3, #4]
          break;
 8001aa2:	e011      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	2212      	movs	r2, #18
 8001aa8:	605a      	str	r2, [r3, #4]
          break;
 8001aaa:	e00d      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	2218      	movs	r2, #24
 8001ab0:	605a      	str	r2, [r3, #4]
          break;
 8001ab2:	e009      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aba:	605a      	str	r2, [r3, #4]
          break;
 8001abc:	e004      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	2206      	movs	r2, #6
 8001ac2:	605a      	str	r2, [r3, #4]
          break;
 8001ac4:	e000      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001ac6:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6818      	ldr	r0, [r3, #0]
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	6859      	ldr	r1, [r3, #4]
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	f7ff fc68 	bl	80013aa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff fd75 	bl	80015ce <LL_ADC_REG_IsConversionOngoing>
 8001ae4:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fd81 	bl	80015f4 <LL_ADC_INJ_IsConversionOngoing>
 8001af2:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001af6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	f040 81c1 	bne.w	8001e82 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	f040 81bc 	bne.w	8001e82 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001b12:	d10f      	bne.n	8001b34 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6818      	ldr	r0, [r3, #0]
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	4619      	mov	r1, r3
 8001b20:	f7ff fc6f 	bl	8001402 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff fc16 	bl	800135e <LL_ADC_SetSamplingTimeCommonConfig>
 8001b32:	e00e      	b.n	8001b52 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6818      	ldr	r0, [r3, #0]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	6819      	ldr	r1, [r3, #0]
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	461a      	mov	r2, r3
 8001b42:	f7ff fc5e 	bl	8001402 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fc06 	bl	800135e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	695a      	ldr	r2, [r3, #20]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	08db      	lsrs	r3, r3, #3
 8001b5e:	f003 0303 	and.w	r3, r3, #3
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	2b04      	cmp	r3, #4
 8001b72:	d00a      	beq.n	8001b8a <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6818      	ldr	r0, [r3, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	6919      	ldr	r1, [r3, #16]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001b84:	f7ff fb96 	bl	80012b4 <LL_ADC_SetOffset>
 8001b88:	e17b      	b.n	8001e82 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff fbb3 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001b96:	4603      	mov	r3, r0
 8001b98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d10a      	bne.n	8001bb6 <HAL_ADC_ConfigChannel+0x17e>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff fba8 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001bac:	4603      	mov	r3, r0
 8001bae:	0e9b      	lsrs	r3, r3, #26
 8001bb0:	f003 021f 	and.w	r2, r3, #31
 8001bb4:	e01e      	b.n	8001bf4 <HAL_ADC_ConfigChannel+0x1bc>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff fb9d 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001bcc:	fa93 f3a3 	rbit	r3, r3
 8001bd0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001bd4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001bd8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001bdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8001be4:	2320      	movs	r3, #32
 8001be6:	e004      	b.n	8001bf2 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8001be8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001bec:	fab3 f383 	clz	r3, r3
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d105      	bne.n	8001c0c <HAL_ADC_ConfigChannel+0x1d4>
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	0e9b      	lsrs	r3, r3, #26
 8001c06:	f003 031f 	and.w	r3, r3, #31
 8001c0a:	e018      	b.n	8001c3e <HAL_ADC_ConfigChannel+0x206>
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c14:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001c18:	fa93 f3a3 	rbit	r3, r3
 8001c1c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001c20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001c24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001c28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d101      	bne.n	8001c34 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8001c30:	2320      	movs	r3, #32
 8001c32:	e004      	b.n	8001c3e <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8001c34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001c38:	fab3 f383 	clz	r3, r3
 8001c3c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d106      	bne.n	8001c50 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2200      	movs	r2, #0
 8001c48:	2100      	movs	r1, #0
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fb6c 	bl	8001328 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2101      	movs	r1, #1
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff fb50 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d10a      	bne.n	8001c7c <HAL_ADC_ConfigChannel+0x244>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fb45 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001c72:	4603      	mov	r3, r0
 8001c74:	0e9b      	lsrs	r3, r3, #26
 8001c76:	f003 021f 	and.w	r2, r3, #31
 8001c7a:	e01e      	b.n	8001cba <HAL_ADC_ConfigChannel+0x282>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2101      	movs	r1, #1
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff fb3a 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001c92:	fa93 f3a3 	rbit	r3, r3
 8001c96:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001c9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001c9e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001ca2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8001caa:	2320      	movs	r3, #32
 8001cac:	e004      	b.n	8001cb8 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8001cae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001cb2:	fab3 f383 	clz	r3, r3
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d105      	bne.n	8001cd2 <HAL_ADC_ConfigChannel+0x29a>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	0e9b      	lsrs	r3, r3, #26
 8001ccc:	f003 031f 	and.w	r3, r3, #31
 8001cd0:	e018      	b.n	8001d04 <HAL_ADC_ConfigChannel+0x2cc>
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cda:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001cde:	fa93 f3a3 	rbit	r3, r3
 8001ce2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001ce6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001cea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001cee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d101      	bne.n	8001cfa <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8001cf6:	2320      	movs	r3, #32
 8001cf8:	e004      	b.n	8001d04 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8001cfa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001cfe:	fab3 f383 	clz	r3, r3
 8001d02:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d106      	bne.n	8001d16 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	2101      	movs	r1, #1
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fb09 	bl	8001328 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2102      	movs	r1, #2
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff faed 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001d22:	4603      	mov	r3, r0
 8001d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d10a      	bne.n	8001d42 <HAL_ADC_ConfigChannel+0x30a>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2102      	movs	r1, #2
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff fae2 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	0e9b      	lsrs	r3, r3, #26
 8001d3c:	f003 021f 	and.w	r2, r3, #31
 8001d40:	e01e      	b.n	8001d80 <HAL_ADC_ConfigChannel+0x348>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2102      	movs	r1, #2
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff fad7 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d54:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001d58:	fa93 f3a3 	rbit	r3, r3
 8001d5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001d60:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001d64:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001d68:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d101      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8001d70:	2320      	movs	r3, #32
 8001d72:	e004      	b.n	8001d7e <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8001d74:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d78:	fab3 f383 	clz	r3, r3
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d105      	bne.n	8001d98 <HAL_ADC_ConfigChannel+0x360>
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	0e9b      	lsrs	r3, r3, #26
 8001d92:	f003 031f 	and.w	r3, r3, #31
 8001d96:	e016      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x38e>
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001da4:	fa93 f3a3 	rbit	r3, r3
 8001da8:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001daa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001dac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001db0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d101      	bne.n	8001dbc <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8001db8:	2320      	movs	r3, #32
 8001dba:	e004      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8001dbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001dc0:	fab3 f383 	clz	r3, r3
 8001dc4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d106      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2102      	movs	r1, #2
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff faa8 	bl	8001328 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2103      	movs	r1, #3
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff fa8c 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001de4:	4603      	mov	r3, r0
 8001de6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d10a      	bne.n	8001e04 <HAL_ADC_ConfigChannel+0x3cc>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2103      	movs	r1, #3
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fa81 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	0e9b      	lsrs	r3, r3, #26
 8001dfe:	f003 021f 	and.w	r2, r3, #31
 8001e02:	e017      	b.n	8001e34 <HAL_ADC_ConfigChannel+0x3fc>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2103      	movs	r1, #3
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff fa76 	bl	80012fc <LL_ADC_GetOffsetChannel>
 8001e10:	4603      	mov	r3, r0
 8001e12:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e16:	fa93 f3a3 	rbit	r3, r3
 8001e1a:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001e1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e1e:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001e20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8001e26:	2320      	movs	r3, #32
 8001e28:	e003      	b.n	8001e32 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8001e2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e2c:	fab3 f383 	clz	r3, r3
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d105      	bne.n	8001e4c <HAL_ADC_ConfigChannel+0x414>
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	0e9b      	lsrs	r3, r3, #26
 8001e46:	f003 031f 	and.w	r3, r3, #31
 8001e4a:	e011      	b.n	8001e70 <HAL_ADC_ConfigChannel+0x438>
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e52:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e54:	fa93 f3a3 	rbit	r3, r3
 8001e58:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001e5a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001e5c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001e5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d101      	bne.n	8001e68 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8001e64:	2320      	movs	r3, #32
 8001e66:	e003      	b.n	8001e70 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8001e68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e6a:	fab3 f383 	clz	r3, r3
 8001e6e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d106      	bne.n	8001e82 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	2103      	movs	r1, #3
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff fa53 	bl	8001328 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7ff fb7a 	bl	8001580 <LL_ADC_IsEnabled>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f040 8140 	bne.w	8002114 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6818      	ldr	r0, [r3, #0]
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	6819      	ldr	r1, [r3, #0]
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	f7ff fad9 	bl	8001458 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	4a8f      	ldr	r2, [pc, #572]	; (80020e8 <HAL_ADC_ConfigChannel+0x6b0>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	f040 8131 	bne.w	8002114 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d10b      	bne.n	8001eda <HAL_ADC_ConfigChannel+0x4a2>
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	0e9b      	lsrs	r3, r3, #26
 8001ec8:	3301      	adds	r3, #1
 8001eca:	f003 031f 	and.w	r3, r3, #31
 8001ece:	2b09      	cmp	r3, #9
 8001ed0:	bf94      	ite	ls
 8001ed2:	2301      	movls	r3, #1
 8001ed4:	2300      	movhi	r3, #0
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	e019      	b.n	8001f0e <HAL_ADC_ConfigChannel+0x4d6>
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ee2:	fa93 f3a3 	rbit	r3, r3
 8001ee6:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001ee8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001eea:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001eec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8001ef2:	2320      	movs	r3, #32
 8001ef4:	e003      	b.n	8001efe <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8001ef6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ef8:	fab3 f383 	clz	r3, r3
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	3301      	adds	r3, #1
 8001f00:	f003 031f 	and.w	r3, r3, #31
 8001f04:	2b09      	cmp	r3, #9
 8001f06:	bf94      	ite	ls
 8001f08:	2301      	movls	r3, #1
 8001f0a:	2300      	movhi	r3, #0
 8001f0c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d079      	beq.n	8002006 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d107      	bne.n	8001f2e <HAL_ADC_ConfigChannel+0x4f6>
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	0e9b      	lsrs	r3, r3, #26
 8001f24:	3301      	adds	r3, #1
 8001f26:	069b      	lsls	r3, r3, #26
 8001f28:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f2c:	e015      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x522>
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f36:	fa93 f3a3 	rbit	r3, r3
 8001f3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001f3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f3e:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001f40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8001f46:	2320      	movs	r3, #32
 8001f48:	e003      	b.n	8001f52 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8001f4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f4c:	fab3 f383 	clz	r3, r3
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	3301      	adds	r3, #1
 8001f54:	069b      	lsls	r3, r3, #26
 8001f56:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d109      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x542>
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	0e9b      	lsrs	r3, r3, #26
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	f003 031f 	and.w	r3, r3, #31
 8001f72:	2101      	movs	r1, #1
 8001f74:	fa01 f303 	lsl.w	r3, r1, r3
 8001f78:	e017      	b.n	8001faa <HAL_ADC_ConfigChannel+0x572>
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f82:	fa93 f3a3 	rbit	r3, r3
 8001f86:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001f88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f8a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001f8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8001f92:	2320      	movs	r3, #32
 8001f94:	e003      	b.n	8001f9e <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8001f96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f98:	fab3 f383 	clz	r3, r3
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	f003 031f 	and.w	r3, r3, #31
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8001faa:	ea42 0103 	orr.w	r1, r2, r3
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10a      	bne.n	8001fd0 <HAL_ADC_ConfigChannel+0x598>
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	0e9b      	lsrs	r3, r3, #26
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	f003 021f 	and.w	r2, r3, #31
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	4413      	add	r3, r2
 8001fcc:	051b      	lsls	r3, r3, #20
 8001fce:	e018      	b.n	8002002 <HAL_ADC_ConfigChannel+0x5ca>
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fd8:	fa93 f3a3 	rbit	r3, r3
 8001fdc:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d101      	bne.n	8001fec <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8001fe8:	2320      	movs	r3, #32
 8001fea:	e003      	b.n	8001ff4 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8001fec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fee:	fab3 f383 	clz	r3, r3
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	f003 021f 	and.w	r2, r3, #31
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	4413      	add	r3, r2
 8002000:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002002:	430b      	orrs	r3, r1
 8002004:	e081      	b.n	800210a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800200e:	2b00      	cmp	r3, #0
 8002010:	d107      	bne.n	8002022 <HAL_ADC_ConfigChannel+0x5ea>
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	0e9b      	lsrs	r3, r3, #26
 8002018:	3301      	adds	r3, #1
 800201a:	069b      	lsls	r3, r3, #26
 800201c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002020:	e015      	b.n	800204e <HAL_ADC_ConfigChannel+0x616>
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800202a:	fa93 f3a3 	rbit	r3, r3
 800202e:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002032:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 800203a:	2320      	movs	r3, #32
 800203c:	e003      	b.n	8002046 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 800203e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002040:	fab3 f383 	clz	r3, r3
 8002044:	b2db      	uxtb	r3, r3
 8002046:	3301      	adds	r3, #1
 8002048:	069b      	lsls	r3, r3, #26
 800204a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002056:	2b00      	cmp	r3, #0
 8002058:	d109      	bne.n	800206e <HAL_ADC_ConfigChannel+0x636>
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	0e9b      	lsrs	r3, r3, #26
 8002060:	3301      	adds	r3, #1
 8002062:	f003 031f 	and.w	r3, r3, #31
 8002066:	2101      	movs	r1, #1
 8002068:	fa01 f303 	lsl.w	r3, r1, r3
 800206c:	e017      	b.n	800209e <HAL_ADC_ConfigChannel+0x666>
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002074:	6a3b      	ldr	r3, [r7, #32]
 8002076:	fa93 f3a3 	rbit	r3, r3
 800207a:	61fb      	str	r3, [r7, #28]
  return result;
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002082:	2b00      	cmp	r3, #0
 8002084:	d101      	bne.n	800208a <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8002086:	2320      	movs	r3, #32
 8002088:	e003      	b.n	8002092 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 800208a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208c:	fab3 f383 	clz	r3, r3
 8002090:	b2db      	uxtb	r3, r3
 8002092:	3301      	adds	r3, #1
 8002094:	f003 031f 	and.w	r3, r3, #31
 8002098:	2101      	movs	r1, #1
 800209a:	fa01 f303 	lsl.w	r3, r1, r3
 800209e:	ea42 0103 	orr.w	r1, r2, r3
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10d      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x692>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	0e9b      	lsrs	r3, r3, #26
 80020b4:	3301      	adds	r3, #1
 80020b6:	f003 021f 	and.w	r2, r3, #31
 80020ba:	4613      	mov	r3, r2
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	4413      	add	r3, r2
 80020c0:	3b1e      	subs	r3, #30
 80020c2:	051b      	lsls	r3, r3, #20
 80020c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80020c8:	e01e      	b.n	8002108 <HAL_ADC_ConfigChannel+0x6d0>
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	fa93 f3a3 	rbit	r3, r3
 80020d6:	613b      	str	r3, [r7, #16]
  return result;
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d104      	bne.n	80020ec <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80020e2:	2320      	movs	r3, #32
 80020e4:	e006      	b.n	80020f4 <HAL_ADC_ConfigChannel+0x6bc>
 80020e6:	bf00      	nop
 80020e8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	fab3 f383 	clz	r3, r3
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	3301      	adds	r3, #1
 80020f6:	f003 021f 	and.w	r2, r3, #31
 80020fa:	4613      	mov	r3, r2
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	4413      	add	r3, r2
 8002100:	3b1e      	subs	r3, #30
 8002102:	051b      	lsls	r3, r3, #20
 8002104:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002108:	430b      	orrs	r3, r1
 800210a:	683a      	ldr	r2, [r7, #0]
 800210c:	6892      	ldr	r2, [r2, #8]
 800210e:	4619      	mov	r1, r3
 8002110:	f7ff f977 	bl	8001402 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4b3d      	ldr	r3, [pc, #244]	; (8002210 <HAL_ADC_ConfigChannel+0x7d8>)
 800211a:	4013      	ands	r3, r2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d06c      	beq.n	80021fa <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002120:	483c      	ldr	r0, [pc, #240]	; (8002214 <HAL_ADC_ConfigChannel+0x7dc>)
 8002122:	f7ff f8b9 	bl	8001298 <LL_ADC_GetCommonPathInternalCh>
 8002126:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a3a      	ldr	r2, [pc, #232]	; (8002218 <HAL_ADC_ConfigChannel+0x7e0>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d127      	bne.n	8002184 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002134:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002138:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d121      	bne.n	8002184 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a35      	ldr	r2, [pc, #212]	; (800221c <HAL_ADC_ConfigChannel+0x7e4>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d157      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800214a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800214e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002152:	4619      	mov	r1, r3
 8002154:	482f      	ldr	r0, [pc, #188]	; (8002214 <HAL_ADC_ConfigChannel+0x7dc>)
 8002156:	f7ff f88c 	bl	8001272 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800215a:	4b31      	ldr	r3, [pc, #196]	; (8002220 <HAL_ADC_ConfigChannel+0x7e8>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	099b      	lsrs	r3, r3, #6
 8002160:	4a30      	ldr	r2, [pc, #192]	; (8002224 <HAL_ADC_ConfigChannel+0x7ec>)
 8002162:	fba2 2303 	umull	r2, r3, r2, r3
 8002166:	099b      	lsrs	r3, r3, #6
 8002168:	1c5a      	adds	r2, r3, #1
 800216a:	4613      	mov	r3, r2
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	4413      	add	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002174:	e002      	b.n	800217c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	3b01      	subs	r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f9      	bne.n	8002176 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002182:	e03a      	b.n	80021fa <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a27      	ldr	r2, [pc, #156]	; (8002228 <HAL_ADC_ConfigChannel+0x7f0>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d113      	bne.n	80021b6 <HAL_ADC_ConfigChannel+0x77e>
 800218e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002192:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d10d      	bne.n	80021b6 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a1f      	ldr	r2, [pc, #124]	; (800221c <HAL_ADC_ConfigChannel+0x7e4>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d12a      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021ac:	4619      	mov	r1, r3
 80021ae:	4819      	ldr	r0, [pc, #100]	; (8002214 <HAL_ADC_ConfigChannel+0x7dc>)
 80021b0:	f7ff f85f 	bl	8001272 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80021b4:	e021      	b.n	80021fa <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a1c      	ldr	r2, [pc, #112]	; (800222c <HAL_ADC_ConfigChannel+0x7f4>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d11c      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80021c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d116      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a12      	ldr	r2, [pc, #72]	; (800221c <HAL_ADC_ConfigChannel+0x7e4>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d111      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021de:	4619      	mov	r1, r3
 80021e0:	480c      	ldr	r0, [pc, #48]	; (8002214 <HAL_ADC_ConfigChannel+0x7dc>)
 80021e2:	f7ff f846 	bl	8001272 <LL_ADC_SetCommonPathInternalCh>
 80021e6:	e008      	b.n	80021fa <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ec:	f043 0220 	orr.w	r2, r3, #32
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002202:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002206:	4618      	mov	r0, r3
 8002208:	37d8      	adds	r7, #216	; 0xd8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	80080000 	.word	0x80080000
 8002214:	50040300 	.word	0x50040300
 8002218:	c7520000 	.word	0xc7520000
 800221c:	50040000 	.word	0x50040000
 8002220:	20000000 	.word	0x20000000
 8002224:	053e2d63 	.word	0x053e2d63
 8002228:	cb840000 	.word	0xcb840000
 800222c:	80000001 	.word	0x80000001

08002230 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002238:	2300      	movs	r3, #0
 800223a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff f99d 	bl	8001580 <LL_ADC_IsEnabled>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d169      	bne.n	8002320 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689a      	ldr	r2, [r3, #8]
 8002252:	4b36      	ldr	r3, [pc, #216]	; (800232c <ADC_Enable+0xfc>)
 8002254:	4013      	ands	r3, r2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00d      	beq.n	8002276 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800225e:	f043 0210 	orr.w	r2, r3, #16
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800226a:	f043 0201 	orr.w	r2, r3, #1
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e055      	b.n	8002322 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff f96c 	bl	8001558 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002280:	482b      	ldr	r0, [pc, #172]	; (8002330 <ADC_Enable+0x100>)
 8002282:	f7ff f809 	bl	8001298 <LL_ADC_GetCommonPathInternalCh>
 8002286:	4603      	mov	r3, r0
 8002288:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d013      	beq.n	80022b8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002290:	4b28      	ldr	r3, [pc, #160]	; (8002334 <ADC_Enable+0x104>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	099b      	lsrs	r3, r3, #6
 8002296:	4a28      	ldr	r2, [pc, #160]	; (8002338 <ADC_Enable+0x108>)
 8002298:	fba2 2303 	umull	r2, r3, r2, r3
 800229c:	099b      	lsrs	r3, r3, #6
 800229e:	1c5a      	adds	r2, r3, #1
 80022a0:	4613      	mov	r3, r2
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	4413      	add	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80022aa:	e002      	b.n	80022b2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d1f9      	bne.n	80022ac <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80022b8:	f7fe ffbc 	bl	8001234 <HAL_GetTick>
 80022bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80022be:	e028      	b.n	8002312 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff f95b 	bl	8001580 <LL_ADC_IsEnabled>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d104      	bne.n	80022da <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7ff f93f 	bl	8001558 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80022da:	f7fe ffab 	bl	8001234 <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d914      	bls.n	8002312 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d00d      	beq.n	8002312 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022fa:	f043 0210 	orr.w	r2, r3, #16
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002306:	f043 0201 	orr.w	r2, r3, #1
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e007      	b.n	8002322 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	2b01      	cmp	r3, #1
 800231e:	d1cf      	bne.n	80022c0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	8000003f 	.word	0x8000003f
 8002330:	50040300 	.word	0x50040300
 8002334:	20000000 	.word	0x20000000
 8002338:	053e2d63 	.word	0x053e2d63

0800233c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002348:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800234e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002352:	2b00      	cmp	r3, #0
 8002354:	d14b      	bne.n	80023ee <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800235a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0308 	and.w	r3, r3, #8
 800236c:	2b00      	cmp	r3, #0
 800236e:	d021      	beq.n	80023b4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	f7ff f805 	bl	8001384 <LL_ADC_REG_IsTriggerSourceSWStart>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d032      	beq.n	80023e6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d12b      	bne.n	80023e6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002392:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800239e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d11f      	bne.n	80023e6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023aa:	f043 0201 	orr.w	r2, r3, #1
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	655a      	str	r2, [r3, #84]	; 0x54
 80023b2:	e018      	b.n	80023e6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d111      	bne.n	80023e6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d105      	bne.n	80023e6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023de:	f043 0201 	orr.w	r2, r3, #1
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80023e6:	68f8      	ldr	r0, [r7, #12]
 80023e8:	f7fe fbea 	bl	8000bc0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80023ec:	e00e      	b.n	800240c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023f2:	f003 0310 	and.w	r3, r3, #16
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	f7ff fb12 	bl	8001a24 <HAL_ADC_ErrorCallback>
}
 8002400:	e004      	b.n	800240c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	4798      	blx	r3
}
 800240c:	bf00      	nop
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002420:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f7fe fbbc 	bl	8000ba0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002428:	bf00      	nop
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002442:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800244e:	f043 0204 	orr.w	r2, r3, #4
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f7ff fae4 	bl	8001a24 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800245c:	bf00      	nop
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <LL_ADC_IsEnabled>:
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	2b01      	cmp	r3, #1
 8002476:	d101      	bne.n	800247c <LL_ADC_IsEnabled+0x18>
 8002478:	2301      	movs	r3, #1
 800247a:	e000      	b.n	800247e <LL_ADC_IsEnabled+0x1a>
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr

0800248a <LL_ADC_REG_IsConversionOngoing>:
{
 800248a:	b480      	push	{r7}
 800248c:	b083      	sub	sp, #12
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f003 0304 	and.w	r3, r3, #4
 800249a:	2b04      	cmp	r3, #4
 800249c:	d101      	bne.n	80024a2 <LL_ADC_REG_IsConversionOngoing+0x18>
 800249e:	2301      	movs	r3, #1
 80024a0:	e000      	b.n	80024a4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80024b0:	b590      	push	{r4, r7, lr}
 80024b2:	b09f      	sub	sp, #124	; 0x7c
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ba:	2300      	movs	r3, #0
 80024bc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d101      	bne.n	80024ce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80024ca:	2302      	movs	r3, #2
 80024cc:	e089      	b.n	80025e2 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2201      	movs	r2, #1
 80024d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80024d6:	2300      	movs	r3, #0
 80024d8:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80024da:	2300      	movs	r3, #0
 80024dc:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a42      	ldr	r2, [pc, #264]	; (80025ec <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d102      	bne.n	80024ee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80024e8:	4b41      	ldr	r3, [pc, #260]	; (80025f0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	e001      	b.n	80024f2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80024ee:	2300      	movs	r3, #0
 80024f0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d10b      	bne.n	8002510 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024fc:	f043 0220 	orr.w	r2, r3, #32
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e068      	b.n	80025e2 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff ffb9 	bl	800248a <LL_ADC_REG_IsConversionOngoing>
 8002518:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff ffb3 	bl	800248a <LL_ADC_REG_IsConversionOngoing>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d14a      	bne.n	80025c0 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800252a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800252c:	2b00      	cmp	r3, #0
 800252e:	d147      	bne.n	80025c0 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002530:	4b30      	ldr	r3, [pc, #192]	; (80025f4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002532:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d027      	beq.n	800258c <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800253c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	6859      	ldr	r1, [r3, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800254e:	035b      	lsls	r3, r3, #13
 8002550:	430b      	orrs	r3, r1
 8002552:	431a      	orrs	r2, r3
 8002554:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002556:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002558:	4824      	ldr	r0, [pc, #144]	; (80025ec <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800255a:	f7ff ff83 	bl	8002464 <LL_ADC_IsEnabled>
 800255e:	4604      	mov	r4, r0
 8002560:	4823      	ldr	r0, [pc, #140]	; (80025f0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002562:	f7ff ff7f 	bl	8002464 <LL_ADC_IsEnabled>
 8002566:	4603      	mov	r3, r0
 8002568:	4323      	orrs	r3, r4
 800256a:	2b00      	cmp	r3, #0
 800256c:	d132      	bne.n	80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800256e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002576:	f023 030f 	bic.w	r3, r3, #15
 800257a:	683a      	ldr	r2, [r7, #0]
 800257c:	6811      	ldr	r1, [r2, #0]
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	6892      	ldr	r2, [r2, #8]
 8002582:	430a      	orrs	r2, r1
 8002584:	431a      	orrs	r2, r3
 8002586:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002588:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800258a:	e023      	b.n	80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800258c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002594:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002596:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002598:	4814      	ldr	r0, [pc, #80]	; (80025ec <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800259a:	f7ff ff63 	bl	8002464 <LL_ADC_IsEnabled>
 800259e:	4604      	mov	r4, r0
 80025a0:	4813      	ldr	r0, [pc, #76]	; (80025f0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80025a2:	f7ff ff5f 	bl	8002464 <LL_ADC_IsEnabled>
 80025a6:	4603      	mov	r3, r0
 80025a8:	4323      	orrs	r3, r4
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d112      	bne.n	80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80025ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80025b6:	f023 030f 	bic.w	r3, r3, #15
 80025ba:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80025bc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80025be:	e009      	b.n	80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c4:	f043 0220 	orr.w	r2, r3, #32
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80025d2:	e000      	b.n	80025d6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80025d4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80025de:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	377c      	adds	r7, #124	; 0x7c
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd90      	pop	{r4, r7, pc}
 80025ea:	bf00      	nop
 80025ec:	50040000 	.word	0x50040000
 80025f0:	50040100 	.word	0x50040100
 80025f4:	50040300 	.word	0x50040300

080025f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002608:	4b0c      	ldr	r3, [pc, #48]	; (800263c <__NVIC_SetPriorityGrouping+0x44>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800260e:	68ba      	ldr	r2, [r7, #8]
 8002610:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002614:	4013      	ands	r3, r2
 8002616:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002620:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002628:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800262a:	4a04      	ldr	r2, [pc, #16]	; (800263c <__NVIC_SetPriorityGrouping+0x44>)
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	60d3      	str	r3, [r2, #12]
}
 8002630:	bf00      	nop
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	e000ed00 	.word	0xe000ed00

08002640 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002644:	4b04      	ldr	r3, [pc, #16]	; (8002658 <__NVIC_GetPriorityGrouping+0x18>)
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	0a1b      	lsrs	r3, r3, #8
 800264a:	f003 0307 	and.w	r3, r3, #7
}
 800264e:	4618      	mov	r0, r3
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr
 8002658:	e000ed00 	.word	0xe000ed00

0800265c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266a:	2b00      	cmp	r3, #0
 800266c:	db0b      	blt.n	8002686 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800266e:	79fb      	ldrb	r3, [r7, #7]
 8002670:	f003 021f 	and.w	r2, r3, #31
 8002674:	4907      	ldr	r1, [pc, #28]	; (8002694 <__NVIC_EnableIRQ+0x38>)
 8002676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267a:	095b      	lsrs	r3, r3, #5
 800267c:	2001      	movs	r0, #1
 800267e:	fa00 f202 	lsl.w	r2, r0, r2
 8002682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002686:	bf00      	nop
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	e000e100 	.word	0xe000e100

08002698 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	4603      	mov	r3, r0
 80026a0:	6039      	str	r1, [r7, #0]
 80026a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	db0a      	blt.n	80026c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	490c      	ldr	r1, [pc, #48]	; (80026e4 <__NVIC_SetPriority+0x4c>)
 80026b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b6:	0112      	lsls	r2, r2, #4
 80026b8:	b2d2      	uxtb	r2, r2
 80026ba:	440b      	add	r3, r1
 80026bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026c0:	e00a      	b.n	80026d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	4908      	ldr	r1, [pc, #32]	; (80026e8 <__NVIC_SetPriority+0x50>)
 80026c8:	79fb      	ldrb	r3, [r7, #7]
 80026ca:	f003 030f 	and.w	r3, r3, #15
 80026ce:	3b04      	subs	r3, #4
 80026d0:	0112      	lsls	r2, r2, #4
 80026d2:	b2d2      	uxtb	r2, r2
 80026d4:	440b      	add	r3, r1
 80026d6:	761a      	strb	r2, [r3, #24]
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr
 80026e4:	e000e100 	.word	0xe000e100
 80026e8:	e000ed00 	.word	0xe000ed00

080026ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b089      	sub	sp, #36	; 0x24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	f1c3 0307 	rsb	r3, r3, #7
 8002706:	2b04      	cmp	r3, #4
 8002708:	bf28      	it	cs
 800270a:	2304      	movcs	r3, #4
 800270c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	3304      	adds	r3, #4
 8002712:	2b06      	cmp	r3, #6
 8002714:	d902      	bls.n	800271c <NVIC_EncodePriority+0x30>
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	3b03      	subs	r3, #3
 800271a:	e000      	b.n	800271e <NVIC_EncodePriority+0x32>
 800271c:	2300      	movs	r3, #0
 800271e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002720:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	43da      	mvns	r2, r3
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	401a      	ands	r2, r3
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002734:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	fa01 f303 	lsl.w	r3, r1, r3
 800273e:	43d9      	mvns	r1, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002744:	4313      	orrs	r3, r2
         );
}
 8002746:	4618      	mov	r0, r3
 8002748:	3724      	adds	r7, #36	; 0x24
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
	...

08002754 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3b01      	subs	r3, #1
 8002760:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002764:	d301      	bcc.n	800276a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002766:	2301      	movs	r3, #1
 8002768:	e00f      	b.n	800278a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800276a:	4a0a      	ldr	r2, [pc, #40]	; (8002794 <SysTick_Config+0x40>)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	3b01      	subs	r3, #1
 8002770:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002772:	210f      	movs	r1, #15
 8002774:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002778:	f7ff ff8e 	bl	8002698 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800277c:	4b05      	ldr	r3, [pc, #20]	; (8002794 <SysTick_Config+0x40>)
 800277e:	2200      	movs	r2, #0
 8002780:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002782:	4b04      	ldr	r3, [pc, #16]	; (8002794 <SysTick_Config+0x40>)
 8002784:	2207      	movs	r2, #7
 8002786:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	e000e010 	.word	0xe000e010

08002798 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f7ff ff29 	bl	80025f8 <__NVIC_SetPriorityGrouping>
}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b086      	sub	sp, #24
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	4603      	mov	r3, r0
 80027b6:	60b9      	str	r1, [r7, #8]
 80027b8:	607a      	str	r2, [r7, #4]
 80027ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027c0:	f7ff ff3e 	bl	8002640 <__NVIC_GetPriorityGrouping>
 80027c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	68b9      	ldr	r1, [r7, #8]
 80027ca:	6978      	ldr	r0, [r7, #20]
 80027cc:	f7ff ff8e 	bl	80026ec <NVIC_EncodePriority>
 80027d0:	4602      	mov	r2, r0
 80027d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027d6:	4611      	mov	r1, r2
 80027d8:	4618      	mov	r0, r3
 80027da:	f7ff ff5d 	bl	8002698 <__NVIC_SetPriority>
}
 80027de:	bf00      	nop
 80027e0:	3718      	adds	r7, #24
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b082      	sub	sp, #8
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	4603      	mov	r3, r0
 80027ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff ff31 	bl	800265c <__NVIC_EnableIRQ>
}
 80027fa:	bf00      	nop
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b082      	sub	sp, #8
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7ff ffa2 	bl	8002754 <SysTick_Config>
 8002810:	4603      	mov	r3, r0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e098      	b.n	8002960 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	461a      	mov	r2, r3
 8002834:	4b4d      	ldr	r3, [pc, #308]	; (800296c <HAL_DMA_Init+0x150>)
 8002836:	429a      	cmp	r2, r3
 8002838:	d80f      	bhi.n	800285a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	461a      	mov	r2, r3
 8002840:	4b4b      	ldr	r3, [pc, #300]	; (8002970 <HAL_DMA_Init+0x154>)
 8002842:	4413      	add	r3, r2
 8002844:	4a4b      	ldr	r2, [pc, #300]	; (8002974 <HAL_DMA_Init+0x158>)
 8002846:	fba2 2303 	umull	r2, r3, r2, r3
 800284a:	091b      	lsrs	r3, r3, #4
 800284c:	009a      	lsls	r2, r3, #2
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a48      	ldr	r2, [pc, #288]	; (8002978 <HAL_DMA_Init+0x15c>)
 8002856:	641a      	str	r2, [r3, #64]	; 0x40
 8002858:	e00e      	b.n	8002878 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	461a      	mov	r2, r3
 8002860:	4b46      	ldr	r3, [pc, #280]	; (800297c <HAL_DMA_Init+0x160>)
 8002862:	4413      	add	r3, r2
 8002864:	4a43      	ldr	r2, [pc, #268]	; (8002974 <HAL_DMA_Init+0x158>)
 8002866:	fba2 2303 	umull	r2, r3, r2, r3
 800286a:	091b      	lsrs	r3, r3, #4
 800286c:	009a      	lsls	r2, r3, #2
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a42      	ldr	r2, [pc, #264]	; (8002980 <HAL_DMA_Init+0x164>)
 8002876:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2202      	movs	r2, #2
 800287c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800288e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002892:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800289c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a1b      	ldr	r3, [r3, #32]
 80028ba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028bc:	68fa      	ldr	r2, [r7, #12]
 80028be:	4313      	orrs	r3, r2
 80028c0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	68fa      	ldr	r2, [r7, #12]
 80028c8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80028d2:	d039      	beq.n	8002948 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d8:	4a27      	ldr	r2, [pc, #156]	; (8002978 <HAL_DMA_Init+0x15c>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d11a      	bne.n	8002914 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80028de:	4b29      	ldr	r3, [pc, #164]	; (8002984 <HAL_DMA_Init+0x168>)
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e6:	f003 031c 	and.w	r3, r3, #28
 80028ea:	210f      	movs	r1, #15
 80028ec:	fa01 f303 	lsl.w	r3, r1, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	4924      	ldr	r1, [pc, #144]	; (8002984 <HAL_DMA_Init+0x168>)
 80028f4:	4013      	ands	r3, r2
 80028f6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80028f8:	4b22      	ldr	r3, [pc, #136]	; (8002984 <HAL_DMA_Init+0x168>)
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6859      	ldr	r1, [r3, #4]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002904:	f003 031c 	and.w	r3, r3, #28
 8002908:	fa01 f303 	lsl.w	r3, r1, r3
 800290c:	491d      	ldr	r1, [pc, #116]	; (8002984 <HAL_DMA_Init+0x168>)
 800290e:	4313      	orrs	r3, r2
 8002910:	600b      	str	r3, [r1, #0]
 8002912:	e019      	b.n	8002948 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002914:	4b1c      	ldr	r3, [pc, #112]	; (8002988 <HAL_DMA_Init+0x16c>)
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291c:	f003 031c 	and.w	r3, r3, #28
 8002920:	210f      	movs	r1, #15
 8002922:	fa01 f303 	lsl.w	r3, r1, r3
 8002926:	43db      	mvns	r3, r3
 8002928:	4917      	ldr	r1, [pc, #92]	; (8002988 <HAL_DMA_Init+0x16c>)
 800292a:	4013      	ands	r3, r2
 800292c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800292e:	4b16      	ldr	r3, [pc, #88]	; (8002988 <HAL_DMA_Init+0x16c>)
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6859      	ldr	r1, [r3, #4]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293a:	f003 031c 	and.w	r3, r3, #28
 800293e:	fa01 f303 	lsl.w	r3, r1, r3
 8002942:	4911      	ldr	r1, [pc, #68]	; (8002988 <HAL_DMA_Init+0x16c>)
 8002944:	4313      	orrs	r3, r2
 8002946:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2201      	movs	r2, #1
 8002952:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	3714      	adds	r7, #20
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	40020407 	.word	0x40020407
 8002970:	bffdfff8 	.word	0xbffdfff8
 8002974:	cccccccd 	.word	0xcccccccd
 8002978:	40020000 	.word	0x40020000
 800297c:	bffdfbf8 	.word	0xbffdfbf8
 8002980:	40020400 	.word	0x40020400
 8002984:	400200a8 	.word	0x400200a8
 8002988:	400204a8 	.word	0x400204a8

0800298c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
 8002998:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800299a:	2300      	movs	r3, #0
 800299c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d101      	bne.n	80029ac <HAL_DMA_Start_IT+0x20>
 80029a8:	2302      	movs	r3, #2
 80029aa:	e04b      	b.n	8002a44 <HAL_DMA_Start_IT+0xb8>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d13a      	bne.n	8002a36 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2202      	movs	r2, #2
 80029c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f022 0201 	bic.w	r2, r2, #1
 80029dc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	68b9      	ldr	r1, [r7, #8]
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f000 f8e0 	bl	8002baa <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d008      	beq.n	8002a04 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f042 020e 	orr.w	r2, r2, #14
 8002a00:	601a      	str	r2, [r3, #0]
 8002a02:	e00f      	b.n	8002a24 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f022 0204 	bic.w	r2, r2, #4
 8002a12:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f042 020a 	orr.w	r2, r2, #10
 8002a22:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f042 0201 	orr.w	r2, r2, #1
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	e005      	b.n	8002a42 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a3e:	2302      	movs	r3, #2
 8002a40:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002a42:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3718      	adds	r7, #24
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a68:	f003 031c 	and.w	r3, r3, #28
 8002a6c:	2204      	movs	r2, #4
 8002a6e:	409a      	lsls	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	4013      	ands	r3, r2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d026      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x7a>
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	f003 0304 	and.w	r3, r3, #4
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d021      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0320 	and.w	r3, r3, #32
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d107      	bne.n	8002aa0 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f022 0204 	bic.w	r2, r2, #4
 8002a9e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa4:	f003 021c 	and.w	r2, r3, #28
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aac:	2104      	movs	r1, #4
 8002aae:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab2:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d071      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002ac4:	e06c      	b.n	8002ba0 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aca:	f003 031c 	and.w	r3, r3, #28
 8002ace:	2202      	movs	r2, #2
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d02e      	beq.n	8002b38 <HAL_DMA_IRQHandler+0xec>
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	f003 0302 	and.w	r3, r3, #2
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d029      	beq.n	8002b38 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0320 	and.w	r3, r3, #32
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d10b      	bne.n	8002b0a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f022 020a 	bic.w	r2, r2, #10
 8002b00:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0e:	f003 021c 	and.w	r2, r3, #28
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	2102      	movs	r1, #2
 8002b18:	fa01 f202 	lsl.w	r2, r1, r2
 8002b1c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d038      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002b36:	e033      	b.n	8002ba0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3c:	f003 031c 	and.w	r3, r3, #28
 8002b40:	2208      	movs	r2, #8
 8002b42:	409a      	lsls	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4013      	ands	r3, r2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d02a      	beq.n	8002ba2 <HAL_DMA_IRQHandler+0x156>
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d025      	beq.n	8002ba2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 020e 	bic.w	r2, r2, #14
 8002b64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6a:	f003 021c 	and.w	r2, r3, #28
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b72:	2101      	movs	r1, #1
 8002b74:	fa01 f202 	lsl.w	r2, r1, r2
 8002b78:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d004      	beq.n	8002ba2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ba0:	bf00      	nop
 8002ba2:	bf00      	nop
}
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b085      	sub	sp, #20
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	60f8      	str	r0, [r7, #12]
 8002bb2:	60b9      	str	r1, [r7, #8]
 8002bb4:	607a      	str	r2, [r7, #4]
 8002bb6:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bbc:	f003 021c 	and.w	r2, r3, #28
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc4:	2101      	movs	r1, #1
 8002bc6:	fa01 f202 	lsl.w	r2, r1, r2
 8002bca:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	683a      	ldr	r2, [r7, #0]
 8002bd2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	2b10      	cmp	r3, #16
 8002bda:	d108      	bne.n	8002bee <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68ba      	ldr	r2, [r7, #8]
 8002bea:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002bec:	e007      	b.n	8002bfe <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68ba      	ldr	r2, [r7, #8]
 8002bf4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	60da      	str	r2, [r3, #12]
}
 8002bfe:	bf00      	nop
 8002c00:	3714      	adds	r7, #20
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
	...

08002c0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b087      	sub	sp, #28
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c16:	2300      	movs	r3, #0
 8002c18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c1a:	e14e      	b.n	8002eba <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	2101      	movs	r1, #1
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	fa01 f303 	lsl.w	r3, r1, r3
 8002c28:	4013      	ands	r3, r2
 8002c2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f000 8140 	beq.w	8002eb4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f003 0303 	and.w	r3, r3, #3
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d005      	beq.n	8002c4c <HAL_GPIO_Init+0x40>
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f003 0303 	and.w	r3, r3, #3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d130      	bne.n	8002cae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	2203      	movs	r2, #3
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	4013      	ands	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	68da      	ldr	r2, [r3, #12]
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	005b      	lsls	r3, r3, #1
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c82:	2201      	movs	r2, #1
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	4013      	ands	r3, r2
 8002c90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	091b      	lsrs	r3, r3, #4
 8002c98:	f003 0201 	and.w	r2, r3, #1
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f003 0303 	and.w	r3, r3, #3
 8002cb6:	2b03      	cmp	r3, #3
 8002cb8:	d017      	beq.n	8002cea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	2203      	movs	r2, #3
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	43db      	mvns	r3, r3
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	4013      	ands	r3, r2
 8002cd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	689a      	ldr	r2, [r3, #8]
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f003 0303 	and.w	r3, r3, #3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d123      	bne.n	8002d3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	08da      	lsrs	r2, r3, #3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	3208      	adds	r2, #8
 8002cfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	f003 0307 	and.w	r3, r3, #7
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	220f      	movs	r2, #15
 8002d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d12:	43db      	mvns	r3, r3
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	4013      	ands	r3, r2
 8002d18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	691a      	ldr	r2, [r3, #16]
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	08da      	lsrs	r2, r3, #3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3208      	adds	r2, #8
 8002d38:	6939      	ldr	r1, [r7, #16]
 8002d3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	2203      	movs	r2, #3
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	4013      	ands	r3, r2
 8002d54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f003 0203 	and.w	r2, r3, #3
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	fa02 f303 	lsl.w	r3, r2, r3
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	693a      	ldr	r2, [r7, #16]
 8002d70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f000 809a 	beq.w	8002eb4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d80:	4b55      	ldr	r3, [pc, #340]	; (8002ed8 <HAL_GPIO_Init+0x2cc>)
 8002d82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d84:	4a54      	ldr	r2, [pc, #336]	; (8002ed8 <HAL_GPIO_Init+0x2cc>)
 8002d86:	f043 0301 	orr.w	r3, r3, #1
 8002d8a:	6613      	str	r3, [r2, #96]	; 0x60
 8002d8c:	4b52      	ldr	r3, [pc, #328]	; (8002ed8 <HAL_GPIO_Init+0x2cc>)
 8002d8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d90:	f003 0301 	and.w	r3, r3, #1
 8002d94:	60bb      	str	r3, [r7, #8]
 8002d96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002d98:	4a50      	ldr	r2, [pc, #320]	; (8002edc <HAL_GPIO_Init+0x2d0>)
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	089b      	lsrs	r3, r3, #2
 8002d9e:	3302      	adds	r3, #2
 8002da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002da4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	f003 0303 	and.w	r3, r3, #3
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	220f      	movs	r2, #15
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	43db      	mvns	r3, r3
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	4013      	ands	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002dc2:	d013      	beq.n	8002dec <HAL_GPIO_Init+0x1e0>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a46      	ldr	r2, [pc, #280]	; (8002ee0 <HAL_GPIO_Init+0x2d4>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d00d      	beq.n	8002de8 <HAL_GPIO_Init+0x1dc>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a45      	ldr	r2, [pc, #276]	; (8002ee4 <HAL_GPIO_Init+0x2d8>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d007      	beq.n	8002de4 <HAL_GPIO_Init+0x1d8>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a44      	ldr	r2, [pc, #272]	; (8002ee8 <HAL_GPIO_Init+0x2dc>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d101      	bne.n	8002de0 <HAL_GPIO_Init+0x1d4>
 8002ddc:	2303      	movs	r3, #3
 8002dde:	e006      	b.n	8002dee <HAL_GPIO_Init+0x1e2>
 8002de0:	2307      	movs	r3, #7
 8002de2:	e004      	b.n	8002dee <HAL_GPIO_Init+0x1e2>
 8002de4:	2302      	movs	r3, #2
 8002de6:	e002      	b.n	8002dee <HAL_GPIO_Init+0x1e2>
 8002de8:	2301      	movs	r3, #1
 8002dea:	e000      	b.n	8002dee <HAL_GPIO_Init+0x1e2>
 8002dec:	2300      	movs	r3, #0
 8002dee:	697a      	ldr	r2, [r7, #20]
 8002df0:	f002 0203 	and.w	r2, r2, #3
 8002df4:	0092      	lsls	r2, r2, #2
 8002df6:	4093      	lsls	r3, r2
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002dfe:	4937      	ldr	r1, [pc, #220]	; (8002edc <HAL_GPIO_Init+0x2d0>)
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	089b      	lsrs	r3, r3, #2
 8002e04:	3302      	adds	r3, #2
 8002e06:	693a      	ldr	r2, [r7, #16]
 8002e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e0c:	4b37      	ldr	r3, [pc, #220]	; (8002eec <HAL_GPIO_Init+0x2e0>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	43db      	mvns	r3, r3
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d003      	beq.n	8002e30 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002e28:	693a      	ldr	r2, [r7, #16]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e30:	4a2e      	ldr	r2, [pc, #184]	; (8002eec <HAL_GPIO_Init+0x2e0>)
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e36:	4b2d      	ldr	r3, [pc, #180]	; (8002eec <HAL_GPIO_Init+0x2e0>)
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	4013      	ands	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e5a:	4a24      	ldr	r2, [pc, #144]	; (8002eec <HAL_GPIO_Init+0x2e0>)
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002e60:	4b22      	ldr	r3, [pc, #136]	; (8002eec <HAL_GPIO_Init+0x2e0>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d003      	beq.n	8002e84 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e84:	4a19      	ldr	r2, [pc, #100]	; (8002eec <HAL_GPIO_Init+0x2e0>)
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002e8a:	4b18      	ldr	r3, [pc, #96]	; (8002eec <HAL_GPIO_Init+0x2e0>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	43db      	mvns	r3, r3
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	4013      	ands	r3, r2
 8002e98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d003      	beq.n	8002eae <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002eae:	4a0f      	ldr	r2, [pc, #60]	; (8002eec <HAL_GPIO_Init+0x2e0>)
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f47f aea9 	bne.w	8002c1c <HAL_GPIO_Init+0x10>
  }
}
 8002eca:	bf00      	nop
 8002ecc:	bf00      	nop
 8002ece:	371c      	adds	r7, #28
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	40010000 	.word	0x40010000
 8002ee0:	48000400 	.word	0x48000400
 8002ee4:	48000800 	.word	0x48000800
 8002ee8:	48000c00 	.word	0x48000c00
 8002eec:	40010400 	.word	0x40010400

08002ef0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002ef4:	4b04      	ldr	r3, [pc, #16]	; (8002f08 <HAL_PWREx_GetVoltageRange+0x18>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	40007000 	.word	0x40007000

08002f0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f1a:	d130      	bne.n	8002f7e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f1c:	4b23      	ldr	r3, [pc, #140]	; (8002fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f28:	d038      	beq.n	8002f9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f2a:	4b20      	ldr	r3, [pc, #128]	; (8002fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f32:	4a1e      	ldr	r2, [pc, #120]	; (8002fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f34:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f38:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f3a:	4b1d      	ldr	r3, [pc, #116]	; (8002fb0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2232      	movs	r2, #50	; 0x32
 8002f40:	fb02 f303 	mul.w	r3, r2, r3
 8002f44:	4a1b      	ldr	r2, [pc, #108]	; (8002fb4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002f46:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4a:	0c9b      	lsrs	r3, r3, #18
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f50:	e002      	b.n	8002f58 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	3b01      	subs	r3, #1
 8002f56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f58:	4b14      	ldr	r3, [pc, #80]	; (8002fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f64:	d102      	bne.n	8002f6c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1f2      	bne.n	8002f52 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f6c:	4b0f      	ldr	r3, [pc, #60]	; (8002fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f78:	d110      	bne.n	8002f9c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e00f      	b.n	8002f9e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	; (8002fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f8a:	d007      	beq.n	8002f9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f8c:	4b07      	ldr	r3, [pc, #28]	; (8002fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f94:	4a05      	ldr	r2, [pc, #20]	; (8002fac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f9a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3714      	adds	r7, #20
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40007000 	.word	0x40007000
 8002fb0:	20000000 	.word	0x20000000
 8002fb4:	431bde83 	.word	0x431bde83

08002fb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b08a      	sub	sp, #40	; 0x28
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d102      	bne.n	8002fcc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	f000 bc52 	b.w	8003870 <HAL_RCC_OscConfig+0x8b8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fcc:	4ba1      	ldr	r3, [pc, #644]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 030c 	and.w	r3, r3, #12
 8002fd4:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fd6:	4b9f      	ldr	r3, [pc, #636]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0310 	and.w	r3, r3, #16
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 80e6 	beq.w	80031ba <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fee:	6a3b      	ldr	r3, [r7, #32]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d007      	beq.n	8003004 <HAL_RCC_OscConfig+0x4c>
 8002ff4:	6a3b      	ldr	r3, [r7, #32]
 8002ff6:	2b0c      	cmp	r3, #12
 8002ff8:	f040 808d 	bne.w	8003116 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	f040 8089 	bne.w	8003116 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003004:	4b93      	ldr	r3, [pc, #588]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d006      	beq.n	800301e <HAL_RCC_OscConfig+0x66>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	69db      	ldr	r3, [r3, #28]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d102      	bne.n	800301e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	f000 bc29 	b.w	8003870 <HAL_RCC_OscConfig+0x8b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003022:	4b8c      	ldr	r3, [pc, #560]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0308 	and.w	r3, r3, #8
 800302a:	2b00      	cmp	r3, #0
 800302c:	d004      	beq.n	8003038 <HAL_RCC_OscConfig+0x80>
 800302e:	4b89      	ldr	r3, [pc, #548]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003036:	e005      	b.n	8003044 <HAL_RCC_OscConfig+0x8c>
 8003038:	4b86      	ldr	r3, [pc, #536]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 800303a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800303e:	091b      	lsrs	r3, r3, #4
 8003040:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003044:	4293      	cmp	r3, r2
 8003046:	d224      	bcs.n	8003092 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304c:	4618      	mov	r0, r3
 800304e:	f000 fda1 	bl	8003b94 <RCC_SetFlashLatencyFromMSIRange>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d002      	beq.n	800305e <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	f000 bc09 	b.w	8003870 <HAL_RCC_OscConfig+0x8b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800305e:	4b7d      	ldr	r3, [pc, #500]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a7c      	ldr	r2, [pc, #496]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003064:	f043 0308 	orr.w	r3, r3, #8
 8003068:	6013      	str	r3, [r2, #0]
 800306a:	4b7a      	ldr	r3, [pc, #488]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003076:	4977      	ldr	r1, [pc, #476]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003078:	4313      	orrs	r3, r2
 800307a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800307c:	4b75      	ldr	r3, [pc, #468]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a1b      	ldr	r3, [r3, #32]
 8003088:	021b      	lsls	r3, r3, #8
 800308a:	4972      	ldr	r1, [pc, #456]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 800308c:	4313      	orrs	r3, r2
 800308e:	604b      	str	r3, [r1, #4]
 8003090:	e025      	b.n	80030de <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003092:	4b70      	ldr	r3, [pc, #448]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a6f      	ldr	r2, [pc, #444]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003098:	f043 0308 	orr.w	r3, r3, #8
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	4b6d      	ldr	r3, [pc, #436]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030aa:	496a      	ldr	r1, [pc, #424]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030b0:	4b68      	ldr	r3, [pc, #416]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a1b      	ldr	r3, [r3, #32]
 80030bc:	021b      	lsls	r3, r3, #8
 80030be:	4965      	ldr	r1, [pc, #404]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030c4:	6a3b      	ldr	r3, [r7, #32]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d109      	bne.n	80030de <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ce:	4618      	mov	r0, r3
 80030d0:	f000 fd60 	bl	8003b94 <RCC_SetFlashLatencyFromMSIRange>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e3c8      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030de:	f000 fccd 	bl	8003a7c <HAL_RCC_GetSysClockFreq>
 80030e2:	4602      	mov	r2, r0
 80030e4:	4b5b      	ldr	r3, [pc, #364]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	091b      	lsrs	r3, r3, #4
 80030ea:	f003 030f 	and.w	r3, r3, #15
 80030ee:	495a      	ldr	r1, [pc, #360]	; (8003258 <HAL_RCC_OscConfig+0x2a0>)
 80030f0:	5ccb      	ldrb	r3, [r1, r3]
 80030f2:	f003 031f 	and.w	r3, r3, #31
 80030f6:	fa22 f303 	lsr.w	r3, r2, r3
 80030fa:	4a58      	ldr	r2, [pc, #352]	; (800325c <HAL_RCC_OscConfig+0x2a4>)
 80030fc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80030fe:	4b58      	ldr	r3, [pc, #352]	; (8003260 <HAL_RCC_OscConfig+0x2a8>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f7fe f846 	bl	8001194 <HAL_InitTick>
 8003108:	4603      	mov	r3, r0
 800310a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 800310c:	7dfb      	ldrb	r3, [r7, #23]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d052      	beq.n	80031b8 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8003112:	7dfb      	ldrb	r3, [r7, #23]
 8003114:	e3ac      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d032      	beq.n	8003184 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800311e:	4b4d      	ldr	r3, [pc, #308]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a4c      	ldr	r2, [pc, #304]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003124:	f043 0301 	orr.w	r3, r3, #1
 8003128:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800312a:	f7fe f883 	bl	8001234 <HAL_GetTick>
 800312e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003130:	e008      	b.n	8003144 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003132:	f7fe f87f 	bl	8001234 <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b02      	cmp	r3, #2
 800313e:	d901      	bls.n	8003144 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e395      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003144:	4b43      	ldr	r3, [pc, #268]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d0f0      	beq.n	8003132 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003150:	4b40      	ldr	r3, [pc, #256]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a3f      	ldr	r2, [pc, #252]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003156:	f043 0308 	orr.w	r3, r3, #8
 800315a:	6013      	str	r3, [r2, #0]
 800315c:	4b3d      	ldr	r3, [pc, #244]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003168:	493a      	ldr	r1, [pc, #232]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 800316a:	4313      	orrs	r3, r2
 800316c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800316e:	4b39      	ldr	r3, [pc, #228]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a1b      	ldr	r3, [r3, #32]
 800317a:	021b      	lsls	r3, r3, #8
 800317c:	4935      	ldr	r1, [pc, #212]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 800317e:	4313      	orrs	r3, r2
 8003180:	604b      	str	r3, [r1, #4]
 8003182:	e01a      	b.n	80031ba <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003184:	4b33      	ldr	r3, [pc, #204]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a32      	ldr	r2, [pc, #200]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 800318a:	f023 0301 	bic.w	r3, r3, #1
 800318e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003190:	f7fe f850 	bl	8001234 <HAL_GetTick>
 8003194:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003198:	f7fe f84c 	bl	8001234 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e362      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031aa:	4b2a      	ldr	r3, [pc, #168]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f0      	bne.n	8003198 <HAL_RCC_OscConfig+0x1e0>
 80031b6:	e000      	b.n	80031ba <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0301 	and.w	r3, r3, #1
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d073      	beq.n	80032ae <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80031c6:	6a3b      	ldr	r3, [r7, #32]
 80031c8:	2b08      	cmp	r3, #8
 80031ca:	d005      	beq.n	80031d8 <HAL_RCC_OscConfig+0x220>
 80031cc:	6a3b      	ldr	r3, [r7, #32]
 80031ce:	2b0c      	cmp	r3, #12
 80031d0:	d10e      	bne.n	80031f0 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	2b03      	cmp	r3, #3
 80031d6:	d10b      	bne.n	80031f0 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031d8:	4b1e      	ldr	r3, [pc, #120]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d063      	beq.n	80032ac <HAL_RCC_OscConfig+0x2f4>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d15f      	bne.n	80032ac <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e33f      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031f8:	d106      	bne.n	8003208 <HAL_RCC_OscConfig+0x250>
 80031fa:	4b16      	ldr	r3, [pc, #88]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a15      	ldr	r2, [pc, #84]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	e01d      	b.n	8003244 <HAL_RCC_OscConfig+0x28c>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003210:	d10c      	bne.n	800322c <HAL_RCC_OscConfig+0x274>
 8003212:	4b10      	ldr	r3, [pc, #64]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a0f      	ldr	r2, [pc, #60]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800321c:	6013      	str	r3, [r2, #0]
 800321e:	4b0d      	ldr	r3, [pc, #52]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a0c      	ldr	r2, [pc, #48]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	e00b      	b.n	8003244 <HAL_RCC_OscConfig+0x28c>
 800322c:	4b09      	ldr	r3, [pc, #36]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a08      	ldr	r2, [pc, #32]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 8003232:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003236:	6013      	str	r3, [r2, #0]
 8003238:	4b06      	ldr	r3, [pc, #24]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a05      	ldr	r2, [pc, #20]	; (8003254 <HAL_RCC_OscConfig+0x29c>)
 800323e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d01b      	beq.n	8003284 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324c:	f7fd fff2 	bl	8001234 <HAL_GetTick>
 8003250:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003252:	e010      	b.n	8003276 <HAL_RCC_OscConfig+0x2be>
 8003254:	40021000 	.word	0x40021000
 8003258:	080060b0 	.word	0x080060b0
 800325c:	20000000 	.word	0x20000000
 8003260:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003264:	f7fd ffe6 	bl	8001234 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b64      	cmp	r3, #100	; 0x64
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e2fc      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003276:	4ba0      	ldr	r3, [pc, #640]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d0f0      	beq.n	8003264 <HAL_RCC_OscConfig+0x2ac>
 8003282:	e014      	b.n	80032ae <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003284:	f7fd ffd6 	bl	8001234 <HAL_GetTick>
 8003288:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800328c:	f7fd ffd2 	bl	8001234 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b64      	cmp	r3, #100	; 0x64
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e2e8      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800329e:	4b96      	ldr	r3, [pc, #600]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1f0      	bne.n	800328c <HAL_RCC_OscConfig+0x2d4>
 80032aa:	e000      	b.n	80032ae <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d060      	beq.n	800337c <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80032ba:	6a3b      	ldr	r3, [r7, #32]
 80032bc:	2b04      	cmp	r3, #4
 80032be:	d005      	beq.n	80032cc <HAL_RCC_OscConfig+0x314>
 80032c0:	6a3b      	ldr	r3, [r7, #32]
 80032c2:	2b0c      	cmp	r3, #12
 80032c4:	d119      	bne.n	80032fa <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d116      	bne.n	80032fa <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032cc:	4b8a      	ldr	r3, [pc, #552]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d005      	beq.n	80032e4 <HAL_RCC_OscConfig+0x32c>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d101      	bne.n	80032e4 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e2c5      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032e4:	4b84      	ldr	r3, [pc, #528]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	691b      	ldr	r3, [r3, #16]
 80032f0:	061b      	lsls	r3, r3, #24
 80032f2:	4981      	ldr	r1, [pc, #516]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 80032f4:	4313      	orrs	r3, r2
 80032f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032f8:	e040      	b.n	800337c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d023      	beq.n	800334a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003302:	4b7d      	ldr	r3, [pc, #500]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a7c      	ldr	r2, [pc, #496]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800330c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800330e:	f7fd ff91 	bl	8001234 <HAL_GetTick>
 8003312:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003314:	e008      	b.n	8003328 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003316:	f7fd ff8d 	bl	8001234 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b02      	cmp	r3, #2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e2a3      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003328:	4b73      	ldr	r3, [pc, #460]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0f0      	beq.n	8003316 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003334:	4b70      	ldr	r3, [pc, #448]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	061b      	lsls	r3, r3, #24
 8003342:	496d      	ldr	r1, [pc, #436]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003344:	4313      	orrs	r3, r2
 8003346:	604b      	str	r3, [r1, #4]
 8003348:	e018      	b.n	800337c <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800334a:	4b6b      	ldr	r3, [pc, #428]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a6a      	ldr	r2, [pc, #424]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003350:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003354:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003356:	f7fd ff6d 	bl	8001234 <HAL_GetTick>
 800335a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800335c:	e008      	b.n	8003370 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800335e:	f7fd ff69 	bl	8001234 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e27f      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003370:	4b61      	ldr	r3, [pc, #388]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003378:	2b00      	cmp	r3, #0
 800337a:	d1f0      	bne.n	800335e <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0308 	and.w	r3, r3, #8
 8003384:	2b00      	cmp	r3, #0
 8003386:	d07f      	beq.n	8003488 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d05f      	beq.n	8003450 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8003390:	4b59      	ldr	r3, [pc, #356]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003392:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003396:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	699a      	ldr	r2, [r3, #24]
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	f003 0310 	and.w	r3, r3, #16
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d037      	beq.n	8003416 <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	f003 0302 	and.w	r3, r3, #2
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d006      	beq.n	80033be <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e258      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	f003 0301 	and.w	r3, r3, #1
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d01b      	beq.n	8003400 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 80033c8:	4b4b      	ldr	r3, [pc, #300]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 80033ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033ce:	4a4a      	ldr	r2, [pc, #296]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 80033d0:	f023 0301 	bic.w	r3, r3, #1
 80033d4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033d8:	f7fd ff2c 	bl	8001234 <HAL_GetTick>
 80033dc:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033de:	e008      	b.n	80033f2 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033e0:	f7fd ff28 	bl	8001234 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	2b11      	cmp	r3, #17
 80033ec:	d901      	bls.n	80033f2 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e23e      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033f2:	4b41      	ldr	r3, [pc, #260]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 80033f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1ef      	bne.n	80033e0 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8003400:	4b3d      	ldr	r3, [pc, #244]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003402:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003406:	f023 0210 	bic.w	r2, r3, #16
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	493a      	ldr	r1, [pc, #232]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003410:	4313      	orrs	r3, r2
 8003412:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003416:	4b38      	ldr	r3, [pc, #224]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003418:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800341c:	4a36      	ldr	r2, [pc, #216]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 800341e:	f043 0301 	orr.w	r3, r3, #1
 8003422:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003426:	f7fd ff05 	bl	8001234 <HAL_GetTick>
 800342a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800342c:	e008      	b.n	8003440 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800342e:	f7fd ff01 	bl	8001234 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	2b11      	cmp	r3, #17
 800343a:	d901      	bls.n	8003440 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e217      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003440:	4b2d      	ldr	r3, [pc, #180]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003442:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003446:	f003 0302 	and.w	r3, r3, #2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0ef      	beq.n	800342e <HAL_RCC_OscConfig+0x476>
 800344e:	e01b      	b.n	8003488 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003450:	4b29      	ldr	r3, [pc, #164]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003452:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003456:	4a28      	ldr	r2, [pc, #160]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 8003458:	f023 0301 	bic.w	r3, r3, #1
 800345c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003460:	f7fd fee8 	bl	8001234 <HAL_GetTick>
 8003464:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003468:	f7fd fee4 	bl	8001234 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b11      	cmp	r3, #17
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e1fa      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800347a:	4b1f      	ldr	r3, [pc, #124]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 800347c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1ef      	bne.n	8003468 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0304 	and.w	r3, r3, #4
 8003490:	2b00      	cmp	r3, #0
 8003492:	f000 80c1 	beq.w	8003618 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003496:	2300      	movs	r3, #0
 8003498:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800349c:	4b16      	ldr	r3, [pc, #88]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 800349e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10e      	bne.n	80034c6 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034a8:	4b13      	ldr	r3, [pc, #76]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 80034aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ac:	4a12      	ldr	r2, [pc, #72]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 80034ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034b2:	6593      	str	r3, [r2, #88]	; 0x58
 80034b4:	4b10      	ldr	r3, [pc, #64]	; (80034f8 <HAL_RCC_OscConfig+0x540>)
 80034b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034bc:	60fb      	str	r3, [r7, #12]
 80034be:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80034c0:	2301      	movs	r3, #1
 80034c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034c6:	4b0d      	ldr	r3, [pc, #52]	; (80034fc <HAL_RCC_OscConfig+0x544>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d11c      	bne.n	800350c <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034d2:	4b0a      	ldr	r3, [pc, #40]	; (80034fc <HAL_RCC_OscConfig+0x544>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a09      	ldr	r2, [pc, #36]	; (80034fc <HAL_RCC_OscConfig+0x544>)
 80034d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034de:	f7fd fea9 	bl	8001234 <HAL_GetTick>
 80034e2:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034e4:	e00c      	b.n	8003500 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034e6:	f7fd fea5 	bl	8001234 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d905      	bls.n	8003500 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e1bb      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
 80034f8:	40021000 	.word	0x40021000
 80034fc:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003500:	4bb1      	ldr	r3, [pc, #708]	; (80037c8 <HAL_RCC_OscConfig+0x810>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003508:	2b00      	cmp	r3, #0
 800350a:	d0ec      	beq.n	80034e6 <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	2b00      	cmp	r3, #0
 8003516:	d02c      	beq.n	8003572 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8003518:	4bac      	ldr	r3, [pc, #688]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 800351a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800351e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800352a:	49a8      	ldr	r1, [pc, #672]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 800352c:	4313      	orrs	r3, r2
 800352e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 0304 	and.w	r3, r3, #4
 800353a:	2b00      	cmp	r3, #0
 800353c:	d010      	beq.n	8003560 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800353e:	4ba3      	ldr	r3, [pc, #652]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003544:	4aa1      	ldr	r2, [pc, #644]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003546:	f043 0304 	orr.w	r3, r3, #4
 800354a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800354e:	4b9f      	ldr	r3, [pc, #636]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003550:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003554:	4a9d      	ldr	r2, [pc, #628]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003556:	f043 0301 	orr.w	r3, r3, #1
 800355a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800355e:	e018      	b.n	8003592 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003560:	4b9a      	ldr	r3, [pc, #616]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003562:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003566:	4a99      	ldr	r2, [pc, #612]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003568:	f043 0301 	orr.w	r3, r3, #1
 800356c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003570:	e00f      	b.n	8003592 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003572:	4b96      	ldr	r3, [pc, #600]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003574:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003578:	4a94      	ldr	r2, [pc, #592]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 800357a:	f023 0301 	bic.w	r3, r3, #1
 800357e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003582:	4b92      	ldr	r3, [pc, #584]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003588:	4a90      	ldr	r2, [pc, #576]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 800358a:	f023 0304 	bic.w	r3, r3, #4
 800358e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d016      	beq.n	80035c8 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800359a:	f7fd fe4b 	bl	8001234 <HAL_GetTick>
 800359e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035a0:	e00a      	b.n	80035b8 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035a2:	f7fd fe47 	bl	8001234 <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e15b      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035b8:	4b84      	ldr	r3, [pc, #528]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 80035ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d0ed      	beq.n	80035a2 <HAL_RCC_OscConfig+0x5ea>
 80035c6:	e01d      	b.n	8003604 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c8:	f7fd fe34 	bl	8001234 <HAL_GetTick>
 80035cc:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035ce:	e00a      	b.n	80035e6 <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035d0:	f7fd fe30 	bl	8001234 <HAL_GetTick>
 80035d4:	4602      	mov	r2, r0
 80035d6:	69bb      	ldr	r3, [r7, #24]
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	f241 3288 	movw	r2, #5000	; 0x1388
 80035de:	4293      	cmp	r3, r2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e144      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035e6:	4b79      	ldr	r3, [pc, #484]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 80035e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ec:	f003 0302 	and.w	r3, r3, #2
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1ed      	bne.n	80035d0 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80035f4:	4b75      	ldr	r3, [pc, #468]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 80035f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035fa:	4a74      	ldr	r2, [pc, #464]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 80035fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003600:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003604:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003608:	2b01      	cmp	r3, #1
 800360a:	d105      	bne.n	8003618 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800360c:	4b6f      	ldr	r3, [pc, #444]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 800360e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003610:	4a6e      	ldr	r2, [pc, #440]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003612:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003616:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0320 	and.w	r3, r3, #32
 8003620:	2b00      	cmp	r3, #0
 8003622:	d03c      	beq.n	800369e <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003628:	2b00      	cmp	r3, #0
 800362a:	d01c      	beq.n	8003666 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800362c:	4b67      	ldr	r3, [pc, #412]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 800362e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003632:	4a66      	ldr	r2, [pc, #408]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363c:	f7fd fdfa 	bl	8001234 <HAL_GetTick>
 8003640:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003644:	f7fd fdf6 	bl	8001234 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e10c      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003656:	4b5d      	ldr	r3, [pc, #372]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003658:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0ef      	beq.n	8003644 <HAL_RCC_OscConfig+0x68c>
 8003664:	e01b      	b.n	800369e <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003666:	4b59      	ldr	r3, [pc, #356]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003668:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800366c:	4a57      	ldr	r2, [pc, #348]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 800366e:	f023 0301 	bic.w	r3, r3, #1
 8003672:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003676:	f7fd fddd 	bl	8001234 <HAL_GetTick>
 800367a:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800367c:	e008      	b.n	8003690 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800367e:	f7fd fdd9 	bl	8001234 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d901      	bls.n	8003690 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e0ef      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003690:	4b4e      	ldr	r3, [pc, #312]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003692:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1ef      	bne.n	800367e <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 80e3 	beq.w	800386e <HAL_RCC_OscConfig+0x8b6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	f040 80b7 	bne.w	8003820 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80036b2:	4b46      	ldr	r3, [pc, #280]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	f003 0203 	and.w	r2, r3, #3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d124      	bne.n	8003710 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d0:	3b01      	subs	r3, #1
 80036d2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d11b      	bne.n	8003710 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d113      	bne.n	8003710 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036f2:	085b      	lsrs	r3, r3, #1
 80036f4:	3b01      	subs	r3, #1
 80036f6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d109      	bne.n	8003710 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003706:	085b      	lsrs	r3, r3, #1
 8003708:	3b01      	subs	r3, #1
 800370a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800370c:	429a      	cmp	r2, r3
 800370e:	d061      	beq.n	80037d4 <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003710:	6a3b      	ldr	r3, [r7, #32]
 8003712:	2b0c      	cmp	r3, #12
 8003714:	d056      	beq.n	80037c4 <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003716:	4b2d      	ldr	r3, [pc, #180]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a2c      	ldr	r2, [pc, #176]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 800371c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003720:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003722:	f7fd fd87 	bl	8001234 <HAL_GetTick>
 8003726:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003728:	e008      	b.n	800373c <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800372a:	f7fd fd83 	bl	8001234 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d901      	bls.n	800373c <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e099      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800373c:	4b23      	ldr	r3, [pc, #140]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d1f0      	bne.n	800372a <HAL_RCC_OscConfig+0x772>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003748:	4b20      	ldr	r3, [pc, #128]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 800374a:	68da      	ldr	r2, [r3, #12]
 800374c:	4b20      	ldr	r3, [pc, #128]	; (80037d0 <HAL_RCC_OscConfig+0x818>)
 800374e:	4013      	ands	r3, r2
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003758:	3a01      	subs	r2, #1
 800375a:	0112      	lsls	r2, r2, #4
 800375c:	4311      	orrs	r1, r2
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003762:	0212      	lsls	r2, r2, #8
 8003764:	4311      	orrs	r1, r2
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800376a:	0852      	lsrs	r2, r2, #1
 800376c:	3a01      	subs	r2, #1
 800376e:	0552      	lsls	r2, r2, #21
 8003770:	4311      	orrs	r1, r2
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003776:	0852      	lsrs	r2, r2, #1
 8003778:	3a01      	subs	r2, #1
 800377a:	0652      	lsls	r2, r2, #25
 800377c:	430a      	orrs	r2, r1
 800377e:	4913      	ldr	r1, [pc, #76]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003780:	4313      	orrs	r3, r2
 8003782:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003784:	4b11      	ldr	r3, [pc, #68]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a10      	ldr	r2, [pc, #64]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 800378a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800378e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003790:	4b0e      	ldr	r3, [pc, #56]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	4a0d      	ldr	r2, [pc, #52]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 8003796:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800379a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800379c:	f7fd fd4a 	bl	8001234 <HAL_GetTick>
 80037a0:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037a2:	e008      	b.n	80037b6 <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a4:	f7fd fd46 	bl	8001234 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d901      	bls.n	80037b6 <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e05c      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037b6:	4b05      	ldr	r3, [pc, #20]	; (80037cc <HAL_RCC_OscConfig+0x814>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d0f0      	beq.n	80037a4 <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037c2:	e054      	b.n	800386e <HAL_RCC_OscConfig+0x8b6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e053      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
 80037c8:	40007000 	.word	0x40007000
 80037cc:	40021000 	.word	0x40021000
 80037d0:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037d4:	4b28      	ldr	r3, [pc, #160]	; (8003878 <HAL_RCC_OscConfig+0x8c0>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d146      	bne.n	800386e <HAL_RCC_OscConfig+0x8b6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80037e0:	4b25      	ldr	r3, [pc, #148]	; (8003878 <HAL_RCC_OscConfig+0x8c0>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a24      	ldr	r2, [pc, #144]	; (8003878 <HAL_RCC_OscConfig+0x8c0>)
 80037e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037ea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037ec:	4b22      	ldr	r3, [pc, #136]	; (8003878 <HAL_RCC_OscConfig+0x8c0>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	4a21      	ldr	r2, [pc, #132]	; (8003878 <HAL_RCC_OscConfig+0x8c0>)
 80037f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037f6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80037f8:	f7fd fd1c 	bl	8001234 <HAL_GetTick>
 80037fc:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003800:	f7fd fd18 	bl	8001234 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b02      	cmp	r3, #2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e02e      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003812:	4b19      	ldr	r3, [pc, #100]	; (8003878 <HAL_RCC_OscConfig+0x8c0>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d0f0      	beq.n	8003800 <HAL_RCC_OscConfig+0x848>
 800381e:	e026      	b.n	800386e <HAL_RCC_OscConfig+0x8b6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003820:	6a3b      	ldr	r3, [r7, #32]
 8003822:	2b0c      	cmp	r3, #12
 8003824:	d021      	beq.n	800386a <HAL_RCC_OscConfig+0x8b2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003826:	4b14      	ldr	r3, [pc, #80]	; (8003878 <HAL_RCC_OscConfig+0x8c0>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a13      	ldr	r2, [pc, #76]	; (8003878 <HAL_RCC_OscConfig+0x8c0>)
 800382c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003830:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003832:	f7fd fcff 	bl	8001234 <HAL_GetTick>
 8003836:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003838:	e008      	b.n	800384c <HAL_RCC_OscConfig+0x894>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800383a:	f7fd fcfb 	bl	8001234 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d901      	bls.n	800384c <HAL_RCC_OscConfig+0x894>
          {
            return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e011      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800384c:	4b0a      	ldr	r3, [pc, #40]	; (8003878 <HAL_RCC_OscConfig+0x8c0>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1f0      	bne.n	800383a <HAL_RCC_OscConfig+0x882>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8003858:	4b07      	ldr	r3, [pc, #28]	; (8003878 <HAL_RCC_OscConfig+0x8c0>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	4a06      	ldr	r2, [pc, #24]	; (8003878 <HAL_RCC_OscConfig+0x8c0>)
 800385e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003862:	f023 0303 	bic.w	r3, r3, #3
 8003866:	60d3      	str	r3, [r2, #12]
 8003868:	e001      	b.n	800386e <HAL_RCC_OscConfig+0x8b6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e000      	b.n	8003870 <HAL_RCC_OscConfig+0x8b8>
      }
    }
  }
  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3728      	adds	r7, #40	; 0x28
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	40021000 	.word	0x40021000

0800387c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d101      	bne.n	8003890 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e0e7      	b.n	8003a60 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003890:	4b75      	ldr	r3, [pc, #468]	; (8003a68 <HAL_RCC_ClockConfig+0x1ec>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	683a      	ldr	r2, [r7, #0]
 800389a:	429a      	cmp	r2, r3
 800389c:	d910      	bls.n	80038c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800389e:	4b72      	ldr	r3, [pc, #456]	; (8003a68 <HAL_RCC_ClockConfig+0x1ec>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f023 0207 	bic.w	r2, r3, #7
 80038a6:	4970      	ldr	r1, [pc, #448]	; (8003a68 <HAL_RCC_ClockConfig+0x1ec>)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ae:	4b6e      	ldr	r3, [pc, #440]	; (8003a68 <HAL_RCC_ClockConfig+0x1ec>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	683a      	ldr	r2, [r7, #0]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d001      	beq.n	80038c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e0cf      	b.n	8003a60 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d010      	beq.n	80038ee <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689a      	ldr	r2, [r3, #8]
 80038d0:	4b66      	ldr	r3, [pc, #408]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038d8:	429a      	cmp	r2, r3
 80038da:	d908      	bls.n	80038ee <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038dc:	4b63      	ldr	r3, [pc, #396]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	4960      	ldr	r1, [pc, #384]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d04c      	beq.n	8003994 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	2b03      	cmp	r3, #3
 8003900:	d107      	bne.n	8003912 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003902:	4b5a      	ldr	r3, [pc, #360]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d121      	bne.n	8003952 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e0a6      	b.n	8003a60 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b02      	cmp	r3, #2
 8003918:	d107      	bne.n	800392a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800391a:	4b54      	ldr	r3, [pc, #336]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d115      	bne.n	8003952 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e09a      	b.n	8003a60 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d107      	bne.n	8003942 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003932:	4b4e      	ldr	r3, [pc, #312]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d109      	bne.n	8003952 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e08e      	b.n	8003a60 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003942:	4b4a      	ldr	r3, [pc, #296]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e086      	b.n	8003a60 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003952:	4b46      	ldr	r3, [pc, #280]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f023 0203 	bic.w	r2, r3, #3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	4943      	ldr	r1, [pc, #268]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 8003960:	4313      	orrs	r3, r2
 8003962:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003964:	f7fd fc66 	bl	8001234 <HAL_GetTick>
 8003968:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800396a:	e00a      	b.n	8003982 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800396c:	f7fd fc62 	bl	8001234 <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	f241 3288 	movw	r2, #5000	; 0x1388
 800397a:	4293      	cmp	r3, r2
 800397c:	d901      	bls.n	8003982 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e06e      	b.n	8003a60 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003982:	4b3a      	ldr	r3, [pc, #232]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f003 020c 	and.w	r2, r3, #12
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	429a      	cmp	r2, r3
 8003992:	d1eb      	bne.n	800396c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d010      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	689a      	ldr	r2, [r3, #8]
 80039a4:	4b31      	ldr	r3, [pc, #196]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d208      	bcs.n	80039c2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039b0:	4b2e      	ldr	r3, [pc, #184]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	492b      	ldr	r1, [pc, #172]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039c2:	4b29      	ldr	r3, [pc, #164]	; (8003a68 <HAL_RCC_ClockConfig+0x1ec>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d210      	bcs.n	80039f2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039d0:	4b25      	ldr	r3, [pc, #148]	; (8003a68 <HAL_RCC_ClockConfig+0x1ec>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f023 0207 	bic.w	r2, r3, #7
 80039d8:	4923      	ldr	r1, [pc, #140]	; (8003a68 <HAL_RCC_ClockConfig+0x1ec>)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	4313      	orrs	r3, r2
 80039de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039e0:	4b21      	ldr	r3, [pc, #132]	; (8003a68 <HAL_RCC_ClockConfig+0x1ec>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d001      	beq.n	80039f2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e036      	b.n	8003a60 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0304 	and.w	r3, r3, #4
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d008      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039fe:	4b1b      	ldr	r3, [pc, #108]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	4918      	ldr	r1, [pc, #96]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0308 	and.w	r3, r3, #8
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d009      	beq.n	8003a30 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a1c:	4b13      	ldr	r3, [pc, #76]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	691b      	ldr	r3, [r3, #16]
 8003a28:	00db      	lsls	r3, r3, #3
 8003a2a:	4910      	ldr	r1, [pc, #64]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a30:	f000 f824 	bl	8003a7c <HAL_RCC_GetSysClockFreq>
 8003a34:	4602      	mov	r2, r0
 8003a36:	4b0d      	ldr	r3, [pc, #52]	; (8003a6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	091b      	lsrs	r3, r3, #4
 8003a3c:	f003 030f 	and.w	r3, r3, #15
 8003a40:	490b      	ldr	r1, [pc, #44]	; (8003a70 <HAL_RCC_ClockConfig+0x1f4>)
 8003a42:	5ccb      	ldrb	r3, [r1, r3]
 8003a44:	f003 031f 	and.w	r3, r3, #31
 8003a48:	fa22 f303 	lsr.w	r3, r2, r3
 8003a4c:	4a09      	ldr	r2, [pc, #36]	; (8003a74 <HAL_RCC_ClockConfig+0x1f8>)
 8003a4e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a50:	4b09      	ldr	r3, [pc, #36]	; (8003a78 <HAL_RCC_ClockConfig+0x1fc>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7fd fb9d 	bl	8001194 <HAL_InitTick>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	72fb      	strb	r3, [r7, #11]

  return status;
 8003a5e:	7afb      	ldrb	r3, [r7, #11]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	40022000 	.word	0x40022000
 8003a6c:	40021000 	.word	0x40021000
 8003a70:	080060b0 	.word	0x080060b0
 8003a74:	20000000 	.word	0x20000000
 8003a78:	20000004 	.word	0x20000004

08003a7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b089      	sub	sp, #36	; 0x24
 8003a80:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61fb      	str	r3, [r7, #28]
 8003a86:	2300      	movs	r3, #0
 8003a88:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a8a:	4b3e      	ldr	r3, [pc, #248]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f003 030c 	and.w	r3, r3, #12
 8003a92:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a94:	4b3b      	ldr	r3, [pc, #236]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	f003 0303 	and.w	r3, r3, #3
 8003a9c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d005      	beq.n	8003ab0 <HAL_RCC_GetSysClockFreq+0x34>
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	2b0c      	cmp	r3, #12
 8003aa8:	d121      	bne.n	8003aee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d11e      	bne.n	8003aee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ab0:	4b34      	ldr	r3, [pc, #208]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0308 	and.w	r3, r3, #8
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d107      	bne.n	8003acc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003abc:	4b31      	ldr	r3, [pc, #196]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ac2:	0a1b      	lsrs	r3, r3, #8
 8003ac4:	f003 030f 	and.w	r3, r3, #15
 8003ac8:	61fb      	str	r3, [r7, #28]
 8003aca:	e005      	b.n	8003ad8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003acc:	4b2d      	ldr	r3, [pc, #180]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	091b      	lsrs	r3, r3, #4
 8003ad2:	f003 030f 	and.w	r3, r3, #15
 8003ad6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003ad8:	4a2b      	ldr	r2, [pc, #172]	; (8003b88 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ae0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d10d      	bne.n	8003b04 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003aec:	e00a      	b.n	8003b04 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	2b04      	cmp	r3, #4
 8003af2:	d102      	bne.n	8003afa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003af4:	4b25      	ldr	r3, [pc, #148]	; (8003b8c <HAL_RCC_GetSysClockFreq+0x110>)
 8003af6:	61bb      	str	r3, [r7, #24]
 8003af8:	e004      	b.n	8003b04 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	2b08      	cmp	r3, #8
 8003afe:	d101      	bne.n	8003b04 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b00:	4b23      	ldr	r3, [pc, #140]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b02:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	2b0c      	cmp	r3, #12
 8003b08:	d134      	bne.n	8003b74 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b0a:	4b1e      	ldr	r3, [pc, #120]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	f003 0303 	and.w	r3, r3, #3
 8003b12:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d003      	beq.n	8003b22 <HAL_RCC_GetSysClockFreq+0xa6>
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d003      	beq.n	8003b28 <HAL_RCC_GetSysClockFreq+0xac>
 8003b20:	e005      	b.n	8003b2e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b22:	4b1a      	ldr	r3, [pc, #104]	; (8003b8c <HAL_RCC_GetSysClockFreq+0x110>)
 8003b24:	617b      	str	r3, [r7, #20]
      break;
 8003b26:	e005      	b.n	8003b34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b28:	4b19      	ldr	r3, [pc, #100]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b2a:	617b      	str	r3, [r7, #20]
      break;
 8003b2c:	e002      	b.n	8003b34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	617b      	str	r3, [r7, #20]
      break;
 8003b32:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b34:	4b13      	ldr	r3, [pc, #76]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	091b      	lsrs	r3, r3, #4
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	3301      	adds	r3, #1
 8003b40:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b42:	4b10      	ldr	r3, [pc, #64]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	0a1b      	lsrs	r3, r3, #8
 8003b48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	fb02 f203 	mul.w	r2, r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b58:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b5a:	4b0a      	ldr	r3, [pc, #40]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	0e5b      	lsrs	r3, r3, #25
 8003b60:	f003 0303 	and.w	r3, r3, #3
 8003b64:	3301      	adds	r3, #1
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b6a:	697a      	ldr	r2, [r7, #20]
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b72:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b74:	69bb      	ldr	r3, [r7, #24]
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3724      	adds	r7, #36	; 0x24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40021000 	.word	0x40021000
 8003b88:	080060c0 	.word	0x080060c0
 8003b8c:	00f42400 	.word	0x00f42400
 8003b90:	007a1200 	.word	0x007a1200

08003b94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003ba0:	4b2a      	ldr	r3, [pc, #168]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ba4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003bac:	f7ff f9a0 	bl	8002ef0 <HAL_PWREx_GetVoltageRange>
 8003bb0:	6178      	str	r0, [r7, #20]
 8003bb2:	e014      	b.n	8003bde <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bb4:	4b25      	ldr	r3, [pc, #148]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb8:	4a24      	ldr	r2, [pc, #144]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bbe:	6593      	str	r3, [r2, #88]	; 0x58
 8003bc0:	4b22      	ldr	r3, [pc, #136]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bc8:	60fb      	str	r3, [r7, #12]
 8003bca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003bcc:	f7ff f990 	bl	8002ef0 <HAL_PWREx_GetVoltageRange>
 8003bd0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003bd2:	4b1e      	ldr	r3, [pc, #120]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bd6:	4a1d      	ldr	r2, [pc, #116]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bdc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003be4:	d10b      	bne.n	8003bfe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b80      	cmp	r3, #128	; 0x80
 8003bea:	d919      	bls.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2ba0      	cmp	r3, #160	; 0xa0
 8003bf0:	d902      	bls.n	8003bf8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	613b      	str	r3, [r7, #16]
 8003bf6:	e013      	b.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	613b      	str	r3, [r7, #16]
 8003bfc:	e010      	b.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b80      	cmp	r3, #128	; 0x80
 8003c02:	d902      	bls.n	8003c0a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003c04:	2303      	movs	r3, #3
 8003c06:	613b      	str	r3, [r7, #16]
 8003c08:	e00a      	b.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b80      	cmp	r3, #128	; 0x80
 8003c0e:	d102      	bne.n	8003c16 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c10:	2302      	movs	r3, #2
 8003c12:	613b      	str	r3, [r7, #16]
 8003c14:	e004      	b.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2b70      	cmp	r3, #112	; 0x70
 8003c1a:	d101      	bne.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003c20:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f023 0207 	bic.w	r2, r3, #7
 8003c28:	4909      	ldr	r1, [pc, #36]	; (8003c50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003c30:	4b07      	ldr	r3, [pc, #28]	; (8003c50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d001      	beq.n	8003c42 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e000      	b.n	8003c44 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003c42:	2300      	movs	r3, #0
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3718      	adds	r7, #24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	40022000 	.word	0x40022000

08003c54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c60:	2300      	movs	r3, #0
 8003c62:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	f000 809e 	beq.w	8003dae <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c72:	2300      	movs	r3, #0
 8003c74:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c76:	4b46      	ldr	r3, [pc, #280]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003c82:	2301      	movs	r3, #1
 8003c84:	e000      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8003c86:	2300      	movs	r3, #0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00d      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c8c:	4b40      	ldr	r3, [pc, #256]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003c8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c90:	4a3f      	ldr	r2, [pc, #252]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003c92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c96:	6593      	str	r3, [r2, #88]	; 0x58
 8003c98:	4b3d      	ldr	r3, [pc, #244]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ca0:	60bb      	str	r3, [r7, #8]
 8003ca2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ca8:	4b3a      	ldr	r3, [pc, #232]	; (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a39      	ldr	r2, [pc, #228]	; (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cb2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cb4:	f7fd fabe 	bl	8001234 <HAL_GetTick>
 8003cb8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003cba:	e009      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cbc:	f7fd faba 	bl	8001234 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d902      	bls.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	74fb      	strb	r3, [r7, #19]
        break;
 8003cce:	e005      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003cd0:	4b30      	ldr	r3, [pc, #192]	; (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0ef      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8003cdc:	7cfb      	ldrb	r3, [r7, #19]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d15a      	bne.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003ce2:	4b2b      	ldr	r3, [pc, #172]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cec:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d01e      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf8:	697a      	ldr	r2, [r7, #20]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d019      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003cfe:	4b24      	ldr	r3, [pc, #144]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d08:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d0a:	4b21      	ldr	r3, [pc, #132]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d10:	4a1f      	ldr	r2, [pc, #124]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003d12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d1a:	4b1d      	ldr	r3, [pc, #116]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d20:	4a1b      	ldr	r2, [pc, #108]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003d22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d2a:	4a19      	ldr	r2, [pc, #100]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	f003 0301 	and.w	r3, r3, #1
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d016      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d3c:	f7fd fa7a 	bl	8001234 <HAL_GetTick>
 8003d40:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d42:	e00b      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d44:	f7fd fa76 	bl	8001234 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d902      	bls.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	74fb      	strb	r3, [r7, #19]
            break;
 8003d5a:	e006      	b.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d5c:	4b0c      	ldr	r3, [pc, #48]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0ec      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8003d6a:	7cfb      	ldrb	r3, [r7, #19]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d10b      	bne.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d70:	4b07      	ldr	r3, [pc, #28]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d76:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7e:	4904      	ldr	r1, [pc, #16]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003d86:	e009      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d88:	7cfb      	ldrb	r3, [r7, #19]
 8003d8a:	74bb      	strb	r3, [r7, #18]
 8003d8c:	e006      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x148>
 8003d8e:	bf00      	nop
 8003d90:	40021000 	.word	0x40021000
 8003d94:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d98:	7cfb      	ldrb	r3, [r7, #19]
 8003d9a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d9c:	7c7b      	ldrb	r3, [r7, #17]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d105      	bne.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003da2:	4b6e      	ldr	r3, [pc, #440]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da6:	4a6d      	ldr	r2, [pc, #436]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003da8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dac:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00a      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003dba:	4b68      	ldr	r3, [pc, #416]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc0:	f023 0203 	bic.w	r2, r3, #3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	4964      	ldr	r1, [pc, #400]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00a      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ddc:	4b5f      	ldr	r3, [pc, #380]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003de2:	f023 020c 	bic.w	r2, r3, #12
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	495c      	ldr	r1, [pc, #368]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0304 	and.w	r3, r3, #4
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003dfe:	4b57      	ldr	r3, [pc, #348]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e04:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	4953      	ldr	r1, [pc, #332]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0320 	and.w	r3, r3, #32
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00a      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e20:	4b4e      	ldr	r3, [pc, #312]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e26:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	494b      	ldr	r1, [pc, #300]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00a      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e42:	4b46      	ldr	r3, [pc, #280]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e48:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a1b      	ldr	r3, [r3, #32]
 8003e50:	4942      	ldr	r1, [pc, #264]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00a      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003e64:	4b3d      	ldr	r3, [pc, #244]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e72:	493a      	ldr	r1, [pc, #232]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00a      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e86:	4b35      	ldr	r3, [pc, #212]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e8c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	695b      	ldr	r3, [r3, #20]
 8003e94:	4931      	ldr	r1, [pc, #196]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00a      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ea8:	4b2c      	ldr	r3, [pc, #176]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	699b      	ldr	r3, [r3, #24]
 8003eb6:	4929      	ldr	r1, [pc, #164]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003eca:	4b24      	ldr	r3, [pc, #144]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ed0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	69db      	ldr	r3, [r3, #28]
 8003ed8:	4920      	ldr	r1, [pc, #128]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d015      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003eec:	4b1b      	ldr	r3, [pc, #108]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003efa:	4918      	ldr	r1, [pc, #96]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f0a:	d105      	bne.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f0c:	4b13      	ldr	r3, [pc, #76]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	4a12      	ldr	r2, [pc, #72]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003f12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f16:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d015      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f24:	4b0d      	ldr	r3, [pc, #52]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f32:	490a      	ldr	r1, [pc, #40]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f42:	d105      	bne.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f44:	4b05      	ldr	r3, [pc, #20]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	4a04      	ldr	r2, [pc, #16]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003f4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f4e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003f50:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3718      	adds	r7, #24
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	40021000 	.word	0x40021000

08003f60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e049      	b.n	8004006 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d106      	bne.n	8003f8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f7fc fec2 	bl	8000d10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2202      	movs	r2, #2
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3304      	adds	r3, #4
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	4610      	mov	r0, r2
 8003fa0:	f000 fb52 	bl	8004648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3708      	adds	r7, #8
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b082      	sub	sp, #8
 8004012:	af00      	add	r7, sp, #0
 8004014:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d101      	bne.n	8004020 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e049      	b.n	80040b4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004026:	b2db      	uxtb	r3, r3
 8004028:	2b00      	cmp	r3, #0
 800402a:	d106      	bne.n	800403a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 f841 	bl	80040bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2202      	movs	r2, #2
 800403e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	3304      	adds	r3, #4
 800404a:	4619      	mov	r1, r3
 800404c:	4610      	mov	r0, r2
 800404e:	f000 fafb 	bl	8004648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2201      	movs	r2, #1
 800405e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2201      	movs	r2, #1
 8004066:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2201      	movs	r2, #1
 800408e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2201      	movs	r2, #1
 800409e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3708      	adds	r7, #8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d109      	bne.n	80040f4 <HAL_TIM_PWM_Start+0x24>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	bf14      	ite	ne
 80040ec:	2301      	movne	r3, #1
 80040ee:	2300      	moveq	r3, #0
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	e03c      	b.n	800416e <HAL_TIM_PWM_Start+0x9e>
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	2b04      	cmp	r3, #4
 80040f8:	d109      	bne.n	800410e <HAL_TIM_PWM_Start+0x3e>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004100:	b2db      	uxtb	r3, r3
 8004102:	2b01      	cmp	r3, #1
 8004104:	bf14      	ite	ne
 8004106:	2301      	movne	r3, #1
 8004108:	2300      	moveq	r3, #0
 800410a:	b2db      	uxtb	r3, r3
 800410c:	e02f      	b.n	800416e <HAL_TIM_PWM_Start+0x9e>
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b08      	cmp	r3, #8
 8004112:	d109      	bne.n	8004128 <HAL_TIM_PWM_Start+0x58>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800411a:	b2db      	uxtb	r3, r3
 800411c:	2b01      	cmp	r3, #1
 800411e:	bf14      	ite	ne
 8004120:	2301      	movne	r3, #1
 8004122:	2300      	moveq	r3, #0
 8004124:	b2db      	uxtb	r3, r3
 8004126:	e022      	b.n	800416e <HAL_TIM_PWM_Start+0x9e>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	2b0c      	cmp	r3, #12
 800412c:	d109      	bne.n	8004142 <HAL_TIM_PWM_Start+0x72>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b01      	cmp	r3, #1
 8004138:	bf14      	ite	ne
 800413a:	2301      	movne	r3, #1
 800413c:	2300      	moveq	r3, #0
 800413e:	b2db      	uxtb	r3, r3
 8004140:	e015      	b.n	800416e <HAL_TIM_PWM_Start+0x9e>
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	2b10      	cmp	r3, #16
 8004146:	d109      	bne.n	800415c <HAL_TIM_PWM_Start+0x8c>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	bf14      	ite	ne
 8004154:	2301      	movne	r3, #1
 8004156:	2300      	moveq	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	e008      	b.n	800416e <HAL_TIM_PWM_Start+0x9e>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b01      	cmp	r3, #1
 8004166:	bf14      	ite	ne
 8004168:	2301      	movne	r3, #1
 800416a:	2300      	moveq	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e07e      	b.n	8004274 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d104      	bne.n	8004186 <HAL_TIM_PWM_Start+0xb6>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2202      	movs	r2, #2
 8004180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004184:	e023      	b.n	80041ce <HAL_TIM_PWM_Start+0xfe>
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b04      	cmp	r3, #4
 800418a:	d104      	bne.n	8004196 <HAL_TIM_PWM_Start+0xc6>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004194:	e01b      	b.n	80041ce <HAL_TIM_PWM_Start+0xfe>
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	2b08      	cmp	r3, #8
 800419a:	d104      	bne.n	80041a6 <HAL_TIM_PWM_Start+0xd6>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2202      	movs	r2, #2
 80041a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041a4:	e013      	b.n	80041ce <HAL_TIM_PWM_Start+0xfe>
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b0c      	cmp	r3, #12
 80041aa:	d104      	bne.n	80041b6 <HAL_TIM_PWM_Start+0xe6>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2202      	movs	r2, #2
 80041b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80041b4:	e00b      	b.n	80041ce <HAL_TIM_PWM_Start+0xfe>
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	2b10      	cmp	r3, #16
 80041ba:	d104      	bne.n	80041c6 <HAL_TIM_PWM_Start+0xf6>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041c4:	e003      	b.n	80041ce <HAL_TIM_PWM_Start+0xfe>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2202      	movs	r2, #2
 80041ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2201      	movs	r2, #1
 80041d4:	6839      	ldr	r1, [r7, #0]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 fdb2 	bl	8004d40 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a26      	ldr	r2, [pc, #152]	; (800427c <HAL_TIM_PWM_Start+0x1ac>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d009      	beq.n	80041fa <HAL_TIM_PWM_Start+0x12a>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a25      	ldr	r2, [pc, #148]	; (8004280 <HAL_TIM_PWM_Start+0x1b0>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d004      	beq.n	80041fa <HAL_TIM_PWM_Start+0x12a>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a23      	ldr	r2, [pc, #140]	; (8004284 <HAL_TIM_PWM_Start+0x1b4>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d101      	bne.n	80041fe <HAL_TIM_PWM_Start+0x12e>
 80041fa:	2301      	movs	r3, #1
 80041fc:	e000      	b.n	8004200 <HAL_TIM_PWM_Start+0x130>
 80041fe:	2300      	movs	r3, #0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d007      	beq.n	8004214 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004212:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a18      	ldr	r2, [pc, #96]	; (800427c <HAL_TIM_PWM_Start+0x1ac>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d009      	beq.n	8004232 <HAL_TIM_PWM_Start+0x162>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004226:	d004      	beq.n	8004232 <HAL_TIM_PWM_Start+0x162>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a14      	ldr	r2, [pc, #80]	; (8004280 <HAL_TIM_PWM_Start+0x1b0>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d115      	bne.n	800425e <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	689a      	ldr	r2, [r3, #8]
 8004238:	4b13      	ldr	r3, [pc, #76]	; (8004288 <HAL_TIM_PWM_Start+0x1b8>)
 800423a:	4013      	ands	r3, r2
 800423c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2b06      	cmp	r3, #6
 8004242:	d015      	beq.n	8004270 <HAL_TIM_PWM_Start+0x1a0>
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800424a:	d011      	beq.n	8004270 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f042 0201 	orr.w	r2, r2, #1
 800425a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800425c:	e008      	b.n	8004270 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f042 0201 	orr.w	r2, r2, #1
 800426c:	601a      	str	r2, [r3, #0]
 800426e:	e000      	b.n	8004272 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004270:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004272:	2300      	movs	r3, #0
}
 8004274:	4618      	mov	r0, r3
 8004276:	3710      	adds	r7, #16
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	40012c00 	.word	0x40012c00
 8004280:	40014000 	.word	0x40014000
 8004284:	40014400 	.word	0x40014400
 8004288:	00010007 	.word	0x00010007

0800428c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004298:	2300      	movs	r3, #0
 800429a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d101      	bne.n	80042aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042a6:	2302      	movs	r3, #2
 80042a8:	e0ff      	b.n	80044aa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2201      	movs	r2, #1
 80042ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2b14      	cmp	r3, #20
 80042b6:	f200 80f0 	bhi.w	800449a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80042ba:	a201      	add	r2, pc, #4	; (adr r2, 80042c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80042bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c0:	08004315 	.word	0x08004315
 80042c4:	0800449b 	.word	0x0800449b
 80042c8:	0800449b 	.word	0x0800449b
 80042cc:	0800449b 	.word	0x0800449b
 80042d0:	08004355 	.word	0x08004355
 80042d4:	0800449b 	.word	0x0800449b
 80042d8:	0800449b 	.word	0x0800449b
 80042dc:	0800449b 	.word	0x0800449b
 80042e0:	08004397 	.word	0x08004397
 80042e4:	0800449b 	.word	0x0800449b
 80042e8:	0800449b 	.word	0x0800449b
 80042ec:	0800449b 	.word	0x0800449b
 80042f0:	080043d7 	.word	0x080043d7
 80042f4:	0800449b 	.word	0x0800449b
 80042f8:	0800449b 	.word	0x0800449b
 80042fc:	0800449b 	.word	0x0800449b
 8004300:	08004419 	.word	0x08004419
 8004304:	0800449b 	.word	0x0800449b
 8004308:	0800449b 	.word	0x0800449b
 800430c:	0800449b 	.word	0x0800449b
 8004310:	08004459 	.word	0x08004459
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68b9      	ldr	r1, [r7, #8]
 800431a:	4618      	mov	r0, r3
 800431c:	f000 f9f8 	bl	8004710 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	699a      	ldr	r2, [r3, #24]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f042 0208 	orr.w	r2, r2, #8
 800432e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	699a      	ldr	r2, [r3, #24]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 0204 	bic.w	r2, r2, #4
 800433e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	6999      	ldr	r1, [r3, #24]
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	691a      	ldr	r2, [r3, #16]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	430a      	orrs	r2, r1
 8004350:	619a      	str	r2, [r3, #24]
      break;
 8004352:	e0a5      	b.n	80044a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68b9      	ldr	r1, [r7, #8]
 800435a:	4618      	mov	r0, r3
 800435c:	f000 fa54 	bl	8004808 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	699a      	ldr	r2, [r3, #24]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800436e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	699a      	ldr	r2, [r3, #24]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800437e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6999      	ldr	r1, [r3, #24]
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	021a      	lsls	r2, r3, #8
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	430a      	orrs	r2, r1
 8004392:	619a      	str	r2, [r3, #24]
      break;
 8004394:	e084      	b.n	80044a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68b9      	ldr	r1, [r7, #8]
 800439c:	4618      	mov	r0, r3
 800439e:	f000 faad 	bl	80048fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	69da      	ldr	r2, [r3, #28]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0208 	orr.w	r2, r2, #8
 80043b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	69da      	ldr	r2, [r3, #28]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f022 0204 	bic.w	r2, r2, #4
 80043c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	69d9      	ldr	r1, [r3, #28]
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	691a      	ldr	r2, [r3, #16]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	430a      	orrs	r2, r1
 80043d2:	61da      	str	r2, [r3, #28]
      break;
 80043d4:	e064      	b.n	80044a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68b9      	ldr	r1, [r7, #8]
 80043dc:	4618      	mov	r0, r3
 80043de:	f000 fb05 	bl	80049ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	69da      	ldr	r2, [r3, #28]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	69da      	ldr	r2, [r3, #28]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004400:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	69d9      	ldr	r1, [r3, #28]
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	691b      	ldr	r3, [r3, #16]
 800440c:	021a      	lsls	r2, r3, #8
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	430a      	orrs	r2, r1
 8004414:	61da      	str	r2, [r3, #28]
      break;
 8004416:	e043      	b.n	80044a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68b9      	ldr	r1, [r7, #8]
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fb42 	bl	8004aa8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f042 0208 	orr.w	r2, r2, #8
 8004432:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 0204 	bic.w	r2, r2, #4
 8004442:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	691a      	ldr	r2, [r3, #16]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	430a      	orrs	r2, r1
 8004454:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004456:	e023      	b.n	80044a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68b9      	ldr	r1, [r7, #8]
 800445e:	4618      	mov	r0, r3
 8004460:	f000 fb7a 	bl	8004b58 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004472:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004482:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	021a      	lsls	r2, r3, #8
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	430a      	orrs	r2, r1
 8004496:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004498:	e002      	b.n	80044a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	75fb      	strb	r3, [r7, #23]
      break;
 800449e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80044a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3718      	adds	r7, #24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop

080044b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <HAL_TIM_ConfigClockSource+0x1c>
 80044cc:	2302      	movs	r3, #2
 80044ce:	e0b6      	b.n	800463e <HAL_TIM_ConfigClockSource+0x18a>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	68ba      	ldr	r2, [r7, #8]
 8004502:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800450c:	d03e      	beq.n	800458c <HAL_TIM_ConfigClockSource+0xd8>
 800450e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004512:	f200 8087 	bhi.w	8004624 <HAL_TIM_ConfigClockSource+0x170>
 8004516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800451a:	f000 8086 	beq.w	800462a <HAL_TIM_ConfigClockSource+0x176>
 800451e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004522:	d87f      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x170>
 8004524:	2b70      	cmp	r3, #112	; 0x70
 8004526:	d01a      	beq.n	800455e <HAL_TIM_ConfigClockSource+0xaa>
 8004528:	2b70      	cmp	r3, #112	; 0x70
 800452a:	d87b      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x170>
 800452c:	2b60      	cmp	r3, #96	; 0x60
 800452e:	d050      	beq.n	80045d2 <HAL_TIM_ConfigClockSource+0x11e>
 8004530:	2b60      	cmp	r3, #96	; 0x60
 8004532:	d877      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x170>
 8004534:	2b50      	cmp	r3, #80	; 0x50
 8004536:	d03c      	beq.n	80045b2 <HAL_TIM_ConfigClockSource+0xfe>
 8004538:	2b50      	cmp	r3, #80	; 0x50
 800453a:	d873      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x170>
 800453c:	2b40      	cmp	r3, #64	; 0x40
 800453e:	d058      	beq.n	80045f2 <HAL_TIM_ConfigClockSource+0x13e>
 8004540:	2b40      	cmp	r3, #64	; 0x40
 8004542:	d86f      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x170>
 8004544:	2b30      	cmp	r3, #48	; 0x30
 8004546:	d064      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0x15e>
 8004548:	2b30      	cmp	r3, #48	; 0x30
 800454a:	d86b      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x170>
 800454c:	2b20      	cmp	r3, #32
 800454e:	d060      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0x15e>
 8004550:	2b20      	cmp	r3, #32
 8004552:	d867      	bhi.n	8004624 <HAL_TIM_ConfigClockSource+0x170>
 8004554:	2b00      	cmp	r3, #0
 8004556:	d05c      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0x15e>
 8004558:	2b10      	cmp	r3, #16
 800455a:	d05a      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0x15e>
 800455c:	e062      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6818      	ldr	r0, [r3, #0]
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	6899      	ldr	r1, [r3, #8]
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	f000 fbc7 	bl	8004d00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004580:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	609a      	str	r2, [r3, #8]
      break;
 800458a:	e04f      	b.n	800462c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6818      	ldr	r0, [r3, #0]
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	6899      	ldr	r1, [r3, #8]
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685a      	ldr	r2, [r3, #4]
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	f000 fbb0 	bl	8004d00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	689a      	ldr	r2, [r3, #8]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045ae:	609a      	str	r2, [r3, #8]
      break;
 80045b0:	e03c      	b.n	800462c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6818      	ldr	r0, [r3, #0]
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	6859      	ldr	r1, [r3, #4]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	461a      	mov	r2, r3
 80045c0:	f000 fb24 	bl	8004c0c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2150      	movs	r1, #80	; 0x50
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 fb7d 	bl	8004cca <TIM_ITRx_SetConfig>
      break;
 80045d0:	e02c      	b.n	800462c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6818      	ldr	r0, [r3, #0]
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	6859      	ldr	r1, [r3, #4]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	461a      	mov	r2, r3
 80045e0:	f000 fb43 	bl	8004c6a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2160      	movs	r1, #96	; 0x60
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 fb6d 	bl	8004cca <TIM_ITRx_SetConfig>
      break;
 80045f0:	e01c      	b.n	800462c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6818      	ldr	r0, [r3, #0]
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	6859      	ldr	r1, [r3, #4]
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	461a      	mov	r2, r3
 8004600:	f000 fb04 	bl	8004c0c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2140      	movs	r1, #64	; 0x40
 800460a:	4618      	mov	r0, r3
 800460c:	f000 fb5d 	bl	8004cca <TIM_ITRx_SetConfig>
      break;
 8004610:	e00c      	b.n	800462c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4619      	mov	r1, r3
 800461c:	4610      	mov	r0, r2
 800461e:	f000 fb54 	bl	8004cca <TIM_ITRx_SetConfig>
      break;
 8004622:	e003      	b.n	800462c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	73fb      	strb	r3, [r7, #15]
      break;
 8004628:	e000      	b.n	800462c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800462a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800463c:	7bfb      	ldrb	r3, [r7, #15]
}
 800463e:	4618      	mov	r0, r3
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
	...

08004648 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004648:	b480      	push	{r7}
 800464a:	b085      	sub	sp, #20
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a2a      	ldr	r2, [pc, #168]	; (8004704 <TIM_Base_SetConfig+0xbc>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d003      	beq.n	8004668 <TIM_Base_SetConfig+0x20>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004666:	d108      	bne.n	800467a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800466e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	4313      	orrs	r3, r2
 8004678:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a21      	ldr	r2, [pc, #132]	; (8004704 <TIM_Base_SetConfig+0xbc>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d00b      	beq.n	800469a <TIM_Base_SetConfig+0x52>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004688:	d007      	beq.n	800469a <TIM_Base_SetConfig+0x52>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a1e      	ldr	r2, [pc, #120]	; (8004708 <TIM_Base_SetConfig+0xc0>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d003      	beq.n	800469a <TIM_Base_SetConfig+0x52>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a1d      	ldr	r2, [pc, #116]	; (800470c <TIM_Base_SetConfig+0xc4>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d108      	bne.n	80046ac <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	689a      	ldr	r2, [r3, #8]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a0c      	ldr	r2, [pc, #48]	; (8004704 <TIM_Base_SetConfig+0xbc>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d007      	beq.n	80046e8 <TIM_Base_SetConfig+0xa0>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a0b      	ldr	r2, [pc, #44]	; (8004708 <TIM_Base_SetConfig+0xc0>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d003      	beq.n	80046e8 <TIM_Base_SetConfig+0xa0>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a0a      	ldr	r2, [pc, #40]	; (800470c <TIM_Base_SetConfig+0xc4>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d103      	bne.n	80046f0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	691a      	ldr	r2, [r3, #16]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	615a      	str	r2, [r3, #20]
}
 80046f6:	bf00      	nop
 80046f8:	3714      	adds	r7, #20
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40012c00 	.word	0x40012c00
 8004708:	40014000 	.word	0x40014000
 800470c:	40014400 	.word	0x40014400

08004710 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004710:	b480      	push	{r7}
 8004712:	b087      	sub	sp, #28
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a1b      	ldr	r3, [r3, #32]
 800471e:	f023 0201 	bic.w	r2, r3, #1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a1b      	ldr	r3, [r3, #32]
 800472a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800473e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f023 0303 	bic.w	r3, r3, #3
 800474a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	4313      	orrs	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f023 0302 	bic.w	r3, r3, #2
 800475c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	4313      	orrs	r3, r2
 8004766:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a24      	ldr	r2, [pc, #144]	; (80047fc <TIM_OC1_SetConfig+0xec>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d007      	beq.n	8004780 <TIM_OC1_SetConfig+0x70>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4a23      	ldr	r2, [pc, #140]	; (8004800 <TIM_OC1_SetConfig+0xf0>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d003      	beq.n	8004780 <TIM_OC1_SetConfig+0x70>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4a22      	ldr	r2, [pc, #136]	; (8004804 <TIM_OC1_SetConfig+0xf4>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d10c      	bne.n	800479a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	f023 0308 	bic.w	r3, r3, #8
 8004786:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	4313      	orrs	r3, r2
 8004790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	f023 0304 	bic.w	r3, r3, #4
 8004798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a17      	ldr	r2, [pc, #92]	; (80047fc <TIM_OC1_SetConfig+0xec>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d007      	beq.n	80047b2 <TIM_OC1_SetConfig+0xa2>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a16      	ldr	r2, [pc, #88]	; (8004800 <TIM_OC1_SetConfig+0xf0>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d003      	beq.n	80047b2 <TIM_OC1_SetConfig+0xa2>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a15      	ldr	r2, [pc, #84]	; (8004804 <TIM_OC1_SetConfig+0xf4>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d111      	bne.n	80047d6 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	621a      	str	r2, [r3, #32]
}
 80047f0:	bf00      	nop
 80047f2:	371c      	adds	r7, #28
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr
 80047fc:	40012c00 	.word	0x40012c00
 8004800:	40014000 	.word	0x40014000
 8004804:	40014400 	.word	0x40014400

08004808 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004808:	b480      	push	{r7}
 800480a:	b087      	sub	sp, #28
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a1b      	ldr	r3, [r3, #32]
 8004816:	f023 0210 	bic.w	r2, r3, #16
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004836:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800483a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004842:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	021b      	lsls	r3, r3, #8
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	4313      	orrs	r3, r2
 800484e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	f023 0320 	bic.w	r3, r3, #32
 8004856:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	011b      	lsls	r3, r3, #4
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	4313      	orrs	r3, r2
 8004862:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a22      	ldr	r2, [pc, #136]	; (80048f0 <TIM_OC2_SetConfig+0xe8>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d10d      	bne.n	8004888 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004872:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	011b      	lsls	r3, r3, #4
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	4313      	orrs	r3, r2
 800487e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004886:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a19      	ldr	r2, [pc, #100]	; (80048f0 <TIM_OC2_SetConfig+0xe8>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d007      	beq.n	80048a0 <TIM_OC2_SetConfig+0x98>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a18      	ldr	r2, [pc, #96]	; (80048f4 <TIM_OC2_SetConfig+0xec>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d003      	beq.n	80048a0 <TIM_OC2_SetConfig+0x98>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a17      	ldr	r2, [pc, #92]	; (80048f8 <TIM_OC2_SetConfig+0xf0>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d113      	bne.n	80048c8 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	695b      	ldr	r3, [r3, #20]
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	693a      	ldr	r2, [r7, #16]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	693a      	ldr	r2, [r7, #16]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68fa      	ldr	r2, [r7, #12]
 80048d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	685a      	ldr	r2, [r3, #4]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	621a      	str	r2, [r3, #32]
}
 80048e2:	bf00      	nop
 80048e4:	371c      	adds	r7, #28
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	40012c00 	.word	0x40012c00
 80048f4:	40014000 	.word	0x40014000
 80048f8:	40014400 	.word	0x40014400

080048fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b087      	sub	sp, #28
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
 8004904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a1b      	ldr	r3, [r3, #32]
 800490a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a1b      	ldr	r3, [r3, #32]
 8004916:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	69db      	ldr	r3, [r3, #28]
 8004922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800492a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800492e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f023 0303 	bic.w	r3, r3, #3
 8004936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	68fa      	ldr	r2, [r7, #12]
 800493e:	4313      	orrs	r3, r2
 8004940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004948:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	021b      	lsls	r3, r3, #8
 8004950:	697a      	ldr	r2, [r7, #20]
 8004952:	4313      	orrs	r3, r2
 8004954:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a21      	ldr	r2, [pc, #132]	; (80049e0 <TIM_OC3_SetConfig+0xe4>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d10d      	bne.n	800497a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004964:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	021b      	lsls	r3, r3, #8
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	4313      	orrs	r3, r2
 8004970:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004978:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a18      	ldr	r2, [pc, #96]	; (80049e0 <TIM_OC3_SetConfig+0xe4>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d007      	beq.n	8004992 <TIM_OC3_SetConfig+0x96>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a17      	ldr	r2, [pc, #92]	; (80049e4 <TIM_OC3_SetConfig+0xe8>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d003      	beq.n	8004992 <TIM_OC3_SetConfig+0x96>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a16      	ldr	r2, [pc, #88]	; (80049e8 <TIM_OC3_SetConfig+0xec>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d113      	bne.n	80049ba <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004998:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	011b      	lsls	r3, r3, #4
 80049a8:	693a      	ldr	r2, [r7, #16]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	699b      	ldr	r3, [r3, #24]
 80049b2:	011b      	lsls	r3, r3, #4
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	685a      	ldr	r2, [r3, #4]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	697a      	ldr	r2, [r7, #20]
 80049d2:	621a      	str	r2, [r3, #32]
}
 80049d4:	bf00      	nop
 80049d6:	371c      	adds	r7, #28
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr
 80049e0:	40012c00 	.word	0x40012c00
 80049e4:	40014000 	.word	0x40014000
 80049e8:	40014400 	.word	0x40014400

080049ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b087      	sub	sp, #28
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a1b      	ldr	r3, [r3, #32]
 8004a06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	021b      	lsls	r3, r3, #8
 8004a2e:	68fa      	ldr	r2, [r7, #12]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	031b      	lsls	r3, r3, #12
 8004a42:	693a      	ldr	r2, [r7, #16]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a14      	ldr	r2, [pc, #80]	; (8004a9c <TIM_OC4_SetConfig+0xb0>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d007      	beq.n	8004a60 <TIM_OC4_SetConfig+0x74>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a13      	ldr	r2, [pc, #76]	; (8004aa0 <TIM_OC4_SetConfig+0xb4>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d003      	beq.n	8004a60 <TIM_OC4_SetConfig+0x74>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a12      	ldr	r2, [pc, #72]	; (8004aa4 <TIM_OC4_SetConfig+0xb8>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d109      	bne.n	8004a74 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	695b      	ldr	r3, [r3, #20]
 8004a6c:	019b      	lsls	r3, r3, #6
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	685a      	ldr	r2, [r3, #4]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	621a      	str	r2, [r3, #32]
}
 8004a8e:	bf00      	nop
 8004a90:	371c      	adds	r7, #28
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	40012c00 	.word	0x40012c00
 8004aa0:	40014000 	.word	0x40014000
 8004aa4:	40014400 	.word	0x40014400

08004aa8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ad6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ada:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004aec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	041b      	lsls	r3, r3, #16
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a13      	ldr	r2, [pc, #76]	; (8004b4c <TIM_OC5_SetConfig+0xa4>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d007      	beq.n	8004b12 <TIM_OC5_SetConfig+0x6a>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a12      	ldr	r2, [pc, #72]	; (8004b50 <TIM_OC5_SetConfig+0xa8>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d003      	beq.n	8004b12 <TIM_OC5_SetConfig+0x6a>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a11      	ldr	r2, [pc, #68]	; (8004b54 <TIM_OC5_SetConfig+0xac>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d109      	bne.n	8004b26 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b18:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	021b      	lsls	r3, r3, #8
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	693a      	ldr	r2, [r7, #16]
 8004b3e:	621a      	str	r2, [r3, #32]
}
 8004b40:	bf00      	nop
 8004b42:	371c      	adds	r7, #28
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr
 8004b4c:	40012c00 	.word	0x40012c00
 8004b50:	40014000 	.word	0x40014000
 8004b54:	40014400 	.word	0x40014400

08004b58 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a1b      	ldr	r3, [r3, #32]
 8004b72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	021b      	lsls	r3, r3, #8
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	051b      	lsls	r3, r3, #20
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a14      	ldr	r2, [pc, #80]	; (8004c00 <TIM_OC6_SetConfig+0xa8>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d007      	beq.n	8004bc4 <TIM_OC6_SetConfig+0x6c>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a13      	ldr	r2, [pc, #76]	; (8004c04 <TIM_OC6_SetConfig+0xac>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d003      	beq.n	8004bc4 <TIM_OC6_SetConfig+0x6c>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	4a12      	ldr	r2, [pc, #72]	; (8004c08 <TIM_OC6_SetConfig+0xb0>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d109      	bne.n	8004bd8 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	695b      	ldr	r3, [r3, #20]
 8004bd0:	029b      	lsls	r3, r3, #10
 8004bd2:	697a      	ldr	r2, [r7, #20]
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	693a      	ldr	r2, [r7, #16]
 8004bf0:	621a      	str	r2, [r3, #32]
}
 8004bf2:	bf00      	nop
 8004bf4:	371c      	adds	r7, #28
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	40012c00 	.word	0x40012c00
 8004c04:	40014000 	.word	0x40014000
 8004c08:	40014400 	.word	0x40014400

08004c0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b087      	sub	sp, #28
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6a1b      	ldr	r3, [r3, #32]
 8004c1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	f023 0201 	bic.w	r2, r3, #1
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	011b      	lsls	r3, r3, #4
 8004c3c:	693a      	ldr	r2, [r7, #16]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	f023 030a 	bic.w	r3, r3, #10
 8004c48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	697a      	ldr	r2, [r7, #20]
 8004c5c:	621a      	str	r2, [r3, #32]
}
 8004c5e:	bf00      	nop
 8004c60:	371c      	adds	r7, #28
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr

08004c6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b087      	sub	sp, #28
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	60f8      	str	r0, [r7, #12]
 8004c72:	60b9      	str	r1, [r7, #8]
 8004c74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	f023 0210 	bic.w	r2, r3, #16
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
 8004c8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	031b      	lsls	r3, r3, #12
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ca6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	697a      	ldr	r2, [r7, #20]
 8004cb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	621a      	str	r2, [r3, #32]
}
 8004cbe:	bf00      	nop
 8004cc0:	371c      	adds	r7, #28
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr

08004cca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cca:	b480      	push	{r7}
 8004ccc:	b085      	sub	sp, #20
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
 8004cd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ce0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ce2:	683a      	ldr	r2, [r7, #0]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	f043 0307 	orr.w	r3, r3, #7
 8004cec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	609a      	str	r2, [r3, #8]
}
 8004cf4:	bf00      	nop
 8004cf6:	3714      	adds	r7, #20
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr

08004d00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b087      	sub	sp, #28
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
 8004d0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	021a      	lsls	r2, r3, #8
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	431a      	orrs	r2, r3
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	697a      	ldr	r2, [r7, #20]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	609a      	str	r2, [r3, #8]
}
 8004d34:	bf00      	nop
 8004d36:	371c      	adds	r7, #28
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b087      	sub	sp, #28
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	f003 031f 	and.w	r3, r3, #31
 8004d52:	2201      	movs	r2, #1
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6a1a      	ldr	r2, [r3, #32]
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	43db      	mvns	r3, r3
 8004d62:	401a      	ands	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6a1a      	ldr	r2, [r3, #32]
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	f003 031f 	and.w	r3, r3, #31
 8004d72:	6879      	ldr	r1, [r7, #4]
 8004d74:	fa01 f303 	lsl.w	r3, r1, r3
 8004d78:	431a      	orrs	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	621a      	str	r2, [r3, #32]
}
 8004d7e:	bf00      	nop
 8004d80:	371c      	adds	r7, #28
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
	...

08004d8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d101      	bne.n	8004da4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004da0:	2302      	movs	r3, #2
 8004da2:	e04f      	b.n	8004e44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2202      	movs	r2, #2
 8004db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a21      	ldr	r2, [pc, #132]	; (8004e50 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d108      	bne.n	8004de0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004dd4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	68fa      	ldr	r2, [r7, #12]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a14      	ldr	r2, [pc, #80]	; (8004e50 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d009      	beq.n	8004e18 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e0c:	d004      	beq.n	8004e18 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a10      	ldr	r2, [pc, #64]	; (8004e54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d10c      	bne.n	8004e32 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	68ba      	ldr	r2, [r7, #8]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	68ba      	ldr	r2, [r7, #8]
 8004e30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3714      	adds	r7, #20
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr
 8004e50:	40012c00 	.word	0x40012c00
 8004e54:	40014000 	.word	0x40014000

08004e58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b085      	sub	sp, #20
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004e62:	2300      	movs	r3, #0
 8004e64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d101      	bne.n	8004e74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004e70:	2302      	movs	r3, #2
 8004e72:	e060      	b.n	8004f36 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	695b      	ldr	r3, [r3, #20]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eda:	4313      	orrs	r3, r2
 8004edc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	699b      	ldr	r3, [r3, #24]
 8004ee8:	041b      	lsls	r3, r3, #16
 8004eea:	4313      	orrs	r3, r2
 8004eec:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a14      	ldr	r2, [pc, #80]	; (8004f44 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d115      	bne.n	8004f24 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f02:	051b      	lsls	r3, r3, #20
 8004f04:	4313      	orrs	r3, r2
 8004f06:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3714      	adds	r7, #20
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	40012c00 	.word	0x40012c00

08004f48 <__assert_func>:
 8004f48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004f4a:	4614      	mov	r4, r2
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	4b09      	ldr	r3, [pc, #36]	; (8004f74 <__assert_func+0x2c>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4605      	mov	r5, r0
 8004f54:	68d8      	ldr	r0, [r3, #12]
 8004f56:	b14c      	cbz	r4, 8004f6c <__assert_func+0x24>
 8004f58:	4b07      	ldr	r3, [pc, #28]	; (8004f78 <__assert_func+0x30>)
 8004f5a:	9100      	str	r1, [sp, #0]
 8004f5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004f60:	4906      	ldr	r1, [pc, #24]	; (8004f7c <__assert_func+0x34>)
 8004f62:	462b      	mov	r3, r5
 8004f64:	f000 f814 	bl	8004f90 <fiprintf>
 8004f68:	f000 fbfe 	bl	8005768 <abort>
 8004f6c:	4b04      	ldr	r3, [pc, #16]	; (8004f80 <__assert_func+0x38>)
 8004f6e:	461c      	mov	r4, r3
 8004f70:	e7f3      	b.n	8004f5a <__assert_func+0x12>
 8004f72:	bf00      	nop
 8004f74:	2000000c 	.word	0x2000000c
 8004f78:	08006117 	.word	0x08006117
 8004f7c:	08006124 	.word	0x08006124
 8004f80:	08006152 	.word	0x08006152

08004f84 <__errno>:
 8004f84:	4b01      	ldr	r3, [pc, #4]	; (8004f8c <__errno+0x8>)
 8004f86:	6818      	ldr	r0, [r3, #0]
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	2000000c 	.word	0x2000000c

08004f90 <fiprintf>:
 8004f90:	b40e      	push	{r1, r2, r3}
 8004f92:	b503      	push	{r0, r1, lr}
 8004f94:	4601      	mov	r1, r0
 8004f96:	ab03      	add	r3, sp, #12
 8004f98:	4805      	ldr	r0, [pc, #20]	; (8004fb0 <fiprintf+0x20>)
 8004f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f9e:	6800      	ldr	r0, [r0, #0]
 8004fa0:	9301      	str	r3, [sp, #4]
 8004fa2:	f000 f85d 	bl	8005060 <_vfiprintf_r>
 8004fa6:	b002      	add	sp, #8
 8004fa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fac:	b003      	add	sp, #12
 8004fae:	4770      	bx	lr
 8004fb0:	2000000c 	.word	0x2000000c

08004fb4 <__libc_init_array>:
 8004fb4:	b570      	push	{r4, r5, r6, lr}
 8004fb6:	4d0d      	ldr	r5, [pc, #52]	; (8004fec <__libc_init_array+0x38>)
 8004fb8:	4c0d      	ldr	r4, [pc, #52]	; (8004ff0 <__libc_init_array+0x3c>)
 8004fba:	1b64      	subs	r4, r4, r5
 8004fbc:	10a4      	asrs	r4, r4, #2
 8004fbe:	2600      	movs	r6, #0
 8004fc0:	42a6      	cmp	r6, r4
 8004fc2:	d109      	bne.n	8004fd8 <__libc_init_array+0x24>
 8004fc4:	4d0b      	ldr	r5, [pc, #44]	; (8004ff4 <__libc_init_array+0x40>)
 8004fc6:	4c0c      	ldr	r4, [pc, #48]	; (8004ff8 <__libc_init_array+0x44>)
 8004fc8:	f001 f82a 	bl	8006020 <_init>
 8004fcc:	1b64      	subs	r4, r4, r5
 8004fce:	10a4      	asrs	r4, r4, #2
 8004fd0:	2600      	movs	r6, #0
 8004fd2:	42a6      	cmp	r6, r4
 8004fd4:	d105      	bne.n	8004fe2 <__libc_init_array+0x2e>
 8004fd6:	bd70      	pop	{r4, r5, r6, pc}
 8004fd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fdc:	4798      	blx	r3
 8004fde:	3601      	adds	r6, #1
 8004fe0:	e7ee      	b.n	8004fc0 <__libc_init_array+0xc>
 8004fe2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fe6:	4798      	blx	r3
 8004fe8:	3601      	adds	r6, #1
 8004fea:	e7f2      	b.n	8004fd2 <__libc_init_array+0x1e>
 8004fec:	080061ec 	.word	0x080061ec
 8004ff0:	080061ec 	.word	0x080061ec
 8004ff4:	080061ec 	.word	0x080061ec
 8004ff8:	080061f0 	.word	0x080061f0

08004ffc <memset>:
 8004ffc:	4402      	add	r2, r0
 8004ffe:	4603      	mov	r3, r0
 8005000:	4293      	cmp	r3, r2
 8005002:	d100      	bne.n	8005006 <memset+0xa>
 8005004:	4770      	bx	lr
 8005006:	f803 1b01 	strb.w	r1, [r3], #1
 800500a:	e7f9      	b.n	8005000 <memset+0x4>

0800500c <__sfputc_r>:
 800500c:	6893      	ldr	r3, [r2, #8]
 800500e:	3b01      	subs	r3, #1
 8005010:	2b00      	cmp	r3, #0
 8005012:	b410      	push	{r4}
 8005014:	6093      	str	r3, [r2, #8]
 8005016:	da08      	bge.n	800502a <__sfputc_r+0x1e>
 8005018:	6994      	ldr	r4, [r2, #24]
 800501a:	42a3      	cmp	r3, r4
 800501c:	db01      	blt.n	8005022 <__sfputc_r+0x16>
 800501e:	290a      	cmp	r1, #10
 8005020:	d103      	bne.n	800502a <__sfputc_r+0x1e>
 8005022:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005026:	f000 badf 	b.w	80055e8 <__swbuf_r>
 800502a:	6813      	ldr	r3, [r2, #0]
 800502c:	1c58      	adds	r0, r3, #1
 800502e:	6010      	str	r0, [r2, #0]
 8005030:	7019      	strb	r1, [r3, #0]
 8005032:	4608      	mov	r0, r1
 8005034:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005038:	4770      	bx	lr

0800503a <__sfputs_r>:
 800503a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800503c:	4606      	mov	r6, r0
 800503e:	460f      	mov	r7, r1
 8005040:	4614      	mov	r4, r2
 8005042:	18d5      	adds	r5, r2, r3
 8005044:	42ac      	cmp	r4, r5
 8005046:	d101      	bne.n	800504c <__sfputs_r+0x12>
 8005048:	2000      	movs	r0, #0
 800504a:	e007      	b.n	800505c <__sfputs_r+0x22>
 800504c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005050:	463a      	mov	r2, r7
 8005052:	4630      	mov	r0, r6
 8005054:	f7ff ffda 	bl	800500c <__sfputc_r>
 8005058:	1c43      	adds	r3, r0, #1
 800505a:	d1f3      	bne.n	8005044 <__sfputs_r+0xa>
 800505c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005060 <_vfiprintf_r>:
 8005060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005064:	460d      	mov	r5, r1
 8005066:	b09d      	sub	sp, #116	; 0x74
 8005068:	4614      	mov	r4, r2
 800506a:	4698      	mov	r8, r3
 800506c:	4606      	mov	r6, r0
 800506e:	b118      	cbz	r0, 8005078 <_vfiprintf_r+0x18>
 8005070:	6983      	ldr	r3, [r0, #24]
 8005072:	b90b      	cbnz	r3, 8005078 <_vfiprintf_r+0x18>
 8005074:	f000 fc9a 	bl	80059ac <__sinit>
 8005078:	4b89      	ldr	r3, [pc, #548]	; (80052a0 <_vfiprintf_r+0x240>)
 800507a:	429d      	cmp	r5, r3
 800507c:	d11b      	bne.n	80050b6 <_vfiprintf_r+0x56>
 800507e:	6875      	ldr	r5, [r6, #4]
 8005080:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005082:	07d9      	lsls	r1, r3, #31
 8005084:	d405      	bmi.n	8005092 <_vfiprintf_r+0x32>
 8005086:	89ab      	ldrh	r3, [r5, #12]
 8005088:	059a      	lsls	r2, r3, #22
 800508a:	d402      	bmi.n	8005092 <_vfiprintf_r+0x32>
 800508c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800508e:	f000 fd2b 	bl	8005ae8 <__retarget_lock_acquire_recursive>
 8005092:	89ab      	ldrh	r3, [r5, #12]
 8005094:	071b      	lsls	r3, r3, #28
 8005096:	d501      	bpl.n	800509c <_vfiprintf_r+0x3c>
 8005098:	692b      	ldr	r3, [r5, #16]
 800509a:	b9eb      	cbnz	r3, 80050d8 <_vfiprintf_r+0x78>
 800509c:	4629      	mov	r1, r5
 800509e:	4630      	mov	r0, r6
 80050a0:	f000 faf4 	bl	800568c <__swsetup_r>
 80050a4:	b1c0      	cbz	r0, 80050d8 <_vfiprintf_r+0x78>
 80050a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80050a8:	07dc      	lsls	r4, r3, #31
 80050aa:	d50e      	bpl.n	80050ca <_vfiprintf_r+0x6a>
 80050ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050b0:	b01d      	add	sp, #116	; 0x74
 80050b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050b6:	4b7b      	ldr	r3, [pc, #492]	; (80052a4 <_vfiprintf_r+0x244>)
 80050b8:	429d      	cmp	r5, r3
 80050ba:	d101      	bne.n	80050c0 <_vfiprintf_r+0x60>
 80050bc:	68b5      	ldr	r5, [r6, #8]
 80050be:	e7df      	b.n	8005080 <_vfiprintf_r+0x20>
 80050c0:	4b79      	ldr	r3, [pc, #484]	; (80052a8 <_vfiprintf_r+0x248>)
 80050c2:	429d      	cmp	r5, r3
 80050c4:	bf08      	it	eq
 80050c6:	68f5      	ldreq	r5, [r6, #12]
 80050c8:	e7da      	b.n	8005080 <_vfiprintf_r+0x20>
 80050ca:	89ab      	ldrh	r3, [r5, #12]
 80050cc:	0598      	lsls	r0, r3, #22
 80050ce:	d4ed      	bmi.n	80050ac <_vfiprintf_r+0x4c>
 80050d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80050d2:	f000 fd0a 	bl	8005aea <__retarget_lock_release_recursive>
 80050d6:	e7e9      	b.n	80050ac <_vfiprintf_r+0x4c>
 80050d8:	2300      	movs	r3, #0
 80050da:	9309      	str	r3, [sp, #36]	; 0x24
 80050dc:	2320      	movs	r3, #32
 80050de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80050e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80050e6:	2330      	movs	r3, #48	; 0x30
 80050e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80052ac <_vfiprintf_r+0x24c>
 80050ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80050f0:	f04f 0901 	mov.w	r9, #1
 80050f4:	4623      	mov	r3, r4
 80050f6:	469a      	mov	sl, r3
 80050f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050fc:	b10a      	cbz	r2, 8005102 <_vfiprintf_r+0xa2>
 80050fe:	2a25      	cmp	r2, #37	; 0x25
 8005100:	d1f9      	bne.n	80050f6 <_vfiprintf_r+0x96>
 8005102:	ebba 0b04 	subs.w	fp, sl, r4
 8005106:	d00b      	beq.n	8005120 <_vfiprintf_r+0xc0>
 8005108:	465b      	mov	r3, fp
 800510a:	4622      	mov	r2, r4
 800510c:	4629      	mov	r1, r5
 800510e:	4630      	mov	r0, r6
 8005110:	f7ff ff93 	bl	800503a <__sfputs_r>
 8005114:	3001      	adds	r0, #1
 8005116:	f000 80aa 	beq.w	800526e <_vfiprintf_r+0x20e>
 800511a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800511c:	445a      	add	r2, fp
 800511e:	9209      	str	r2, [sp, #36]	; 0x24
 8005120:	f89a 3000 	ldrb.w	r3, [sl]
 8005124:	2b00      	cmp	r3, #0
 8005126:	f000 80a2 	beq.w	800526e <_vfiprintf_r+0x20e>
 800512a:	2300      	movs	r3, #0
 800512c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005130:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005134:	f10a 0a01 	add.w	sl, sl, #1
 8005138:	9304      	str	r3, [sp, #16]
 800513a:	9307      	str	r3, [sp, #28]
 800513c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005140:	931a      	str	r3, [sp, #104]	; 0x68
 8005142:	4654      	mov	r4, sl
 8005144:	2205      	movs	r2, #5
 8005146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800514a:	4858      	ldr	r0, [pc, #352]	; (80052ac <_vfiprintf_r+0x24c>)
 800514c:	f7fb f840 	bl	80001d0 <memchr>
 8005150:	9a04      	ldr	r2, [sp, #16]
 8005152:	b9d8      	cbnz	r0, 800518c <_vfiprintf_r+0x12c>
 8005154:	06d1      	lsls	r1, r2, #27
 8005156:	bf44      	itt	mi
 8005158:	2320      	movmi	r3, #32
 800515a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800515e:	0713      	lsls	r3, r2, #28
 8005160:	bf44      	itt	mi
 8005162:	232b      	movmi	r3, #43	; 0x2b
 8005164:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005168:	f89a 3000 	ldrb.w	r3, [sl]
 800516c:	2b2a      	cmp	r3, #42	; 0x2a
 800516e:	d015      	beq.n	800519c <_vfiprintf_r+0x13c>
 8005170:	9a07      	ldr	r2, [sp, #28]
 8005172:	4654      	mov	r4, sl
 8005174:	2000      	movs	r0, #0
 8005176:	f04f 0c0a 	mov.w	ip, #10
 800517a:	4621      	mov	r1, r4
 800517c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005180:	3b30      	subs	r3, #48	; 0x30
 8005182:	2b09      	cmp	r3, #9
 8005184:	d94e      	bls.n	8005224 <_vfiprintf_r+0x1c4>
 8005186:	b1b0      	cbz	r0, 80051b6 <_vfiprintf_r+0x156>
 8005188:	9207      	str	r2, [sp, #28]
 800518a:	e014      	b.n	80051b6 <_vfiprintf_r+0x156>
 800518c:	eba0 0308 	sub.w	r3, r0, r8
 8005190:	fa09 f303 	lsl.w	r3, r9, r3
 8005194:	4313      	orrs	r3, r2
 8005196:	9304      	str	r3, [sp, #16]
 8005198:	46a2      	mov	sl, r4
 800519a:	e7d2      	b.n	8005142 <_vfiprintf_r+0xe2>
 800519c:	9b03      	ldr	r3, [sp, #12]
 800519e:	1d19      	adds	r1, r3, #4
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	9103      	str	r1, [sp, #12]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	bfbb      	ittet	lt
 80051a8:	425b      	neglt	r3, r3
 80051aa:	f042 0202 	orrlt.w	r2, r2, #2
 80051ae:	9307      	strge	r3, [sp, #28]
 80051b0:	9307      	strlt	r3, [sp, #28]
 80051b2:	bfb8      	it	lt
 80051b4:	9204      	strlt	r2, [sp, #16]
 80051b6:	7823      	ldrb	r3, [r4, #0]
 80051b8:	2b2e      	cmp	r3, #46	; 0x2e
 80051ba:	d10c      	bne.n	80051d6 <_vfiprintf_r+0x176>
 80051bc:	7863      	ldrb	r3, [r4, #1]
 80051be:	2b2a      	cmp	r3, #42	; 0x2a
 80051c0:	d135      	bne.n	800522e <_vfiprintf_r+0x1ce>
 80051c2:	9b03      	ldr	r3, [sp, #12]
 80051c4:	1d1a      	adds	r2, r3, #4
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	9203      	str	r2, [sp, #12]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	bfb8      	it	lt
 80051ce:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80051d2:	3402      	adds	r4, #2
 80051d4:	9305      	str	r3, [sp, #20]
 80051d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80052bc <_vfiprintf_r+0x25c>
 80051da:	7821      	ldrb	r1, [r4, #0]
 80051dc:	2203      	movs	r2, #3
 80051de:	4650      	mov	r0, sl
 80051e0:	f7fa fff6 	bl	80001d0 <memchr>
 80051e4:	b140      	cbz	r0, 80051f8 <_vfiprintf_r+0x198>
 80051e6:	2340      	movs	r3, #64	; 0x40
 80051e8:	eba0 000a 	sub.w	r0, r0, sl
 80051ec:	fa03 f000 	lsl.w	r0, r3, r0
 80051f0:	9b04      	ldr	r3, [sp, #16]
 80051f2:	4303      	orrs	r3, r0
 80051f4:	3401      	adds	r4, #1
 80051f6:	9304      	str	r3, [sp, #16]
 80051f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051fc:	482c      	ldr	r0, [pc, #176]	; (80052b0 <_vfiprintf_r+0x250>)
 80051fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005202:	2206      	movs	r2, #6
 8005204:	f7fa ffe4 	bl	80001d0 <memchr>
 8005208:	2800      	cmp	r0, #0
 800520a:	d03f      	beq.n	800528c <_vfiprintf_r+0x22c>
 800520c:	4b29      	ldr	r3, [pc, #164]	; (80052b4 <_vfiprintf_r+0x254>)
 800520e:	bb1b      	cbnz	r3, 8005258 <_vfiprintf_r+0x1f8>
 8005210:	9b03      	ldr	r3, [sp, #12]
 8005212:	3307      	adds	r3, #7
 8005214:	f023 0307 	bic.w	r3, r3, #7
 8005218:	3308      	adds	r3, #8
 800521a:	9303      	str	r3, [sp, #12]
 800521c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800521e:	443b      	add	r3, r7
 8005220:	9309      	str	r3, [sp, #36]	; 0x24
 8005222:	e767      	b.n	80050f4 <_vfiprintf_r+0x94>
 8005224:	fb0c 3202 	mla	r2, ip, r2, r3
 8005228:	460c      	mov	r4, r1
 800522a:	2001      	movs	r0, #1
 800522c:	e7a5      	b.n	800517a <_vfiprintf_r+0x11a>
 800522e:	2300      	movs	r3, #0
 8005230:	3401      	adds	r4, #1
 8005232:	9305      	str	r3, [sp, #20]
 8005234:	4619      	mov	r1, r3
 8005236:	f04f 0c0a 	mov.w	ip, #10
 800523a:	4620      	mov	r0, r4
 800523c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005240:	3a30      	subs	r2, #48	; 0x30
 8005242:	2a09      	cmp	r2, #9
 8005244:	d903      	bls.n	800524e <_vfiprintf_r+0x1ee>
 8005246:	2b00      	cmp	r3, #0
 8005248:	d0c5      	beq.n	80051d6 <_vfiprintf_r+0x176>
 800524a:	9105      	str	r1, [sp, #20]
 800524c:	e7c3      	b.n	80051d6 <_vfiprintf_r+0x176>
 800524e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005252:	4604      	mov	r4, r0
 8005254:	2301      	movs	r3, #1
 8005256:	e7f0      	b.n	800523a <_vfiprintf_r+0x1da>
 8005258:	ab03      	add	r3, sp, #12
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	462a      	mov	r2, r5
 800525e:	4b16      	ldr	r3, [pc, #88]	; (80052b8 <_vfiprintf_r+0x258>)
 8005260:	a904      	add	r1, sp, #16
 8005262:	4630      	mov	r0, r6
 8005264:	f3af 8000 	nop.w
 8005268:	4607      	mov	r7, r0
 800526a:	1c78      	adds	r0, r7, #1
 800526c:	d1d6      	bne.n	800521c <_vfiprintf_r+0x1bc>
 800526e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005270:	07d9      	lsls	r1, r3, #31
 8005272:	d405      	bmi.n	8005280 <_vfiprintf_r+0x220>
 8005274:	89ab      	ldrh	r3, [r5, #12]
 8005276:	059a      	lsls	r2, r3, #22
 8005278:	d402      	bmi.n	8005280 <_vfiprintf_r+0x220>
 800527a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800527c:	f000 fc35 	bl	8005aea <__retarget_lock_release_recursive>
 8005280:	89ab      	ldrh	r3, [r5, #12]
 8005282:	065b      	lsls	r3, r3, #25
 8005284:	f53f af12 	bmi.w	80050ac <_vfiprintf_r+0x4c>
 8005288:	9809      	ldr	r0, [sp, #36]	; 0x24
 800528a:	e711      	b.n	80050b0 <_vfiprintf_r+0x50>
 800528c:	ab03      	add	r3, sp, #12
 800528e:	9300      	str	r3, [sp, #0]
 8005290:	462a      	mov	r2, r5
 8005292:	4b09      	ldr	r3, [pc, #36]	; (80052b8 <_vfiprintf_r+0x258>)
 8005294:	a904      	add	r1, sp, #16
 8005296:	4630      	mov	r0, r6
 8005298:	f000 f880 	bl	800539c <_printf_i>
 800529c:	e7e4      	b.n	8005268 <_vfiprintf_r+0x208>
 800529e:	bf00      	nop
 80052a0:	080061ac 	.word	0x080061ac
 80052a4:	080061cc 	.word	0x080061cc
 80052a8:	0800618c 	.word	0x0800618c
 80052ac:	08006158 	.word	0x08006158
 80052b0:	08006162 	.word	0x08006162
 80052b4:	00000000 	.word	0x00000000
 80052b8:	0800503b 	.word	0x0800503b
 80052bc:	0800615e 	.word	0x0800615e

080052c0 <_printf_common>:
 80052c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052c4:	4616      	mov	r6, r2
 80052c6:	4699      	mov	r9, r3
 80052c8:	688a      	ldr	r2, [r1, #8]
 80052ca:	690b      	ldr	r3, [r1, #16]
 80052cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052d0:	4293      	cmp	r3, r2
 80052d2:	bfb8      	it	lt
 80052d4:	4613      	movlt	r3, r2
 80052d6:	6033      	str	r3, [r6, #0]
 80052d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052dc:	4607      	mov	r7, r0
 80052de:	460c      	mov	r4, r1
 80052e0:	b10a      	cbz	r2, 80052e6 <_printf_common+0x26>
 80052e2:	3301      	adds	r3, #1
 80052e4:	6033      	str	r3, [r6, #0]
 80052e6:	6823      	ldr	r3, [r4, #0]
 80052e8:	0699      	lsls	r1, r3, #26
 80052ea:	bf42      	ittt	mi
 80052ec:	6833      	ldrmi	r3, [r6, #0]
 80052ee:	3302      	addmi	r3, #2
 80052f0:	6033      	strmi	r3, [r6, #0]
 80052f2:	6825      	ldr	r5, [r4, #0]
 80052f4:	f015 0506 	ands.w	r5, r5, #6
 80052f8:	d106      	bne.n	8005308 <_printf_common+0x48>
 80052fa:	f104 0a19 	add.w	sl, r4, #25
 80052fe:	68e3      	ldr	r3, [r4, #12]
 8005300:	6832      	ldr	r2, [r6, #0]
 8005302:	1a9b      	subs	r3, r3, r2
 8005304:	42ab      	cmp	r3, r5
 8005306:	dc26      	bgt.n	8005356 <_printf_common+0x96>
 8005308:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800530c:	1e13      	subs	r3, r2, #0
 800530e:	6822      	ldr	r2, [r4, #0]
 8005310:	bf18      	it	ne
 8005312:	2301      	movne	r3, #1
 8005314:	0692      	lsls	r2, r2, #26
 8005316:	d42b      	bmi.n	8005370 <_printf_common+0xb0>
 8005318:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800531c:	4649      	mov	r1, r9
 800531e:	4638      	mov	r0, r7
 8005320:	47c0      	blx	r8
 8005322:	3001      	adds	r0, #1
 8005324:	d01e      	beq.n	8005364 <_printf_common+0xa4>
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	68e5      	ldr	r5, [r4, #12]
 800532a:	6832      	ldr	r2, [r6, #0]
 800532c:	f003 0306 	and.w	r3, r3, #6
 8005330:	2b04      	cmp	r3, #4
 8005332:	bf08      	it	eq
 8005334:	1aad      	subeq	r5, r5, r2
 8005336:	68a3      	ldr	r3, [r4, #8]
 8005338:	6922      	ldr	r2, [r4, #16]
 800533a:	bf0c      	ite	eq
 800533c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005340:	2500      	movne	r5, #0
 8005342:	4293      	cmp	r3, r2
 8005344:	bfc4      	itt	gt
 8005346:	1a9b      	subgt	r3, r3, r2
 8005348:	18ed      	addgt	r5, r5, r3
 800534a:	2600      	movs	r6, #0
 800534c:	341a      	adds	r4, #26
 800534e:	42b5      	cmp	r5, r6
 8005350:	d11a      	bne.n	8005388 <_printf_common+0xc8>
 8005352:	2000      	movs	r0, #0
 8005354:	e008      	b.n	8005368 <_printf_common+0xa8>
 8005356:	2301      	movs	r3, #1
 8005358:	4652      	mov	r2, sl
 800535a:	4649      	mov	r1, r9
 800535c:	4638      	mov	r0, r7
 800535e:	47c0      	blx	r8
 8005360:	3001      	adds	r0, #1
 8005362:	d103      	bne.n	800536c <_printf_common+0xac>
 8005364:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800536c:	3501      	adds	r5, #1
 800536e:	e7c6      	b.n	80052fe <_printf_common+0x3e>
 8005370:	18e1      	adds	r1, r4, r3
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	2030      	movs	r0, #48	; 0x30
 8005376:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800537a:	4422      	add	r2, r4
 800537c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005380:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005384:	3302      	adds	r3, #2
 8005386:	e7c7      	b.n	8005318 <_printf_common+0x58>
 8005388:	2301      	movs	r3, #1
 800538a:	4622      	mov	r2, r4
 800538c:	4649      	mov	r1, r9
 800538e:	4638      	mov	r0, r7
 8005390:	47c0      	blx	r8
 8005392:	3001      	adds	r0, #1
 8005394:	d0e6      	beq.n	8005364 <_printf_common+0xa4>
 8005396:	3601      	adds	r6, #1
 8005398:	e7d9      	b.n	800534e <_printf_common+0x8e>
	...

0800539c <_printf_i>:
 800539c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053a0:	460c      	mov	r4, r1
 80053a2:	4691      	mov	r9, r2
 80053a4:	7e27      	ldrb	r7, [r4, #24]
 80053a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80053a8:	2f78      	cmp	r7, #120	; 0x78
 80053aa:	4680      	mov	r8, r0
 80053ac:	469a      	mov	sl, r3
 80053ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053b2:	d807      	bhi.n	80053c4 <_printf_i+0x28>
 80053b4:	2f62      	cmp	r7, #98	; 0x62
 80053b6:	d80a      	bhi.n	80053ce <_printf_i+0x32>
 80053b8:	2f00      	cmp	r7, #0
 80053ba:	f000 80d8 	beq.w	800556e <_printf_i+0x1d2>
 80053be:	2f58      	cmp	r7, #88	; 0x58
 80053c0:	f000 80a3 	beq.w	800550a <_printf_i+0x16e>
 80053c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80053c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80053cc:	e03a      	b.n	8005444 <_printf_i+0xa8>
 80053ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80053d2:	2b15      	cmp	r3, #21
 80053d4:	d8f6      	bhi.n	80053c4 <_printf_i+0x28>
 80053d6:	a001      	add	r0, pc, #4	; (adr r0, 80053dc <_printf_i+0x40>)
 80053d8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80053dc:	08005435 	.word	0x08005435
 80053e0:	08005449 	.word	0x08005449
 80053e4:	080053c5 	.word	0x080053c5
 80053e8:	080053c5 	.word	0x080053c5
 80053ec:	080053c5 	.word	0x080053c5
 80053f0:	080053c5 	.word	0x080053c5
 80053f4:	08005449 	.word	0x08005449
 80053f8:	080053c5 	.word	0x080053c5
 80053fc:	080053c5 	.word	0x080053c5
 8005400:	080053c5 	.word	0x080053c5
 8005404:	080053c5 	.word	0x080053c5
 8005408:	08005555 	.word	0x08005555
 800540c:	08005479 	.word	0x08005479
 8005410:	08005537 	.word	0x08005537
 8005414:	080053c5 	.word	0x080053c5
 8005418:	080053c5 	.word	0x080053c5
 800541c:	08005577 	.word	0x08005577
 8005420:	080053c5 	.word	0x080053c5
 8005424:	08005479 	.word	0x08005479
 8005428:	080053c5 	.word	0x080053c5
 800542c:	080053c5 	.word	0x080053c5
 8005430:	0800553f 	.word	0x0800553f
 8005434:	680b      	ldr	r3, [r1, #0]
 8005436:	1d1a      	adds	r2, r3, #4
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	600a      	str	r2, [r1, #0]
 800543c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005440:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005444:	2301      	movs	r3, #1
 8005446:	e0a3      	b.n	8005590 <_printf_i+0x1f4>
 8005448:	6825      	ldr	r5, [r4, #0]
 800544a:	6808      	ldr	r0, [r1, #0]
 800544c:	062e      	lsls	r6, r5, #24
 800544e:	f100 0304 	add.w	r3, r0, #4
 8005452:	d50a      	bpl.n	800546a <_printf_i+0xce>
 8005454:	6805      	ldr	r5, [r0, #0]
 8005456:	600b      	str	r3, [r1, #0]
 8005458:	2d00      	cmp	r5, #0
 800545a:	da03      	bge.n	8005464 <_printf_i+0xc8>
 800545c:	232d      	movs	r3, #45	; 0x2d
 800545e:	426d      	negs	r5, r5
 8005460:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005464:	485e      	ldr	r0, [pc, #376]	; (80055e0 <_printf_i+0x244>)
 8005466:	230a      	movs	r3, #10
 8005468:	e019      	b.n	800549e <_printf_i+0x102>
 800546a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800546e:	6805      	ldr	r5, [r0, #0]
 8005470:	600b      	str	r3, [r1, #0]
 8005472:	bf18      	it	ne
 8005474:	b22d      	sxthne	r5, r5
 8005476:	e7ef      	b.n	8005458 <_printf_i+0xbc>
 8005478:	680b      	ldr	r3, [r1, #0]
 800547a:	6825      	ldr	r5, [r4, #0]
 800547c:	1d18      	adds	r0, r3, #4
 800547e:	6008      	str	r0, [r1, #0]
 8005480:	0628      	lsls	r0, r5, #24
 8005482:	d501      	bpl.n	8005488 <_printf_i+0xec>
 8005484:	681d      	ldr	r5, [r3, #0]
 8005486:	e002      	b.n	800548e <_printf_i+0xf2>
 8005488:	0669      	lsls	r1, r5, #25
 800548a:	d5fb      	bpl.n	8005484 <_printf_i+0xe8>
 800548c:	881d      	ldrh	r5, [r3, #0]
 800548e:	4854      	ldr	r0, [pc, #336]	; (80055e0 <_printf_i+0x244>)
 8005490:	2f6f      	cmp	r7, #111	; 0x6f
 8005492:	bf0c      	ite	eq
 8005494:	2308      	moveq	r3, #8
 8005496:	230a      	movne	r3, #10
 8005498:	2100      	movs	r1, #0
 800549a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800549e:	6866      	ldr	r6, [r4, #4]
 80054a0:	60a6      	str	r6, [r4, #8]
 80054a2:	2e00      	cmp	r6, #0
 80054a4:	bfa2      	ittt	ge
 80054a6:	6821      	ldrge	r1, [r4, #0]
 80054a8:	f021 0104 	bicge.w	r1, r1, #4
 80054ac:	6021      	strge	r1, [r4, #0]
 80054ae:	b90d      	cbnz	r5, 80054b4 <_printf_i+0x118>
 80054b0:	2e00      	cmp	r6, #0
 80054b2:	d04d      	beq.n	8005550 <_printf_i+0x1b4>
 80054b4:	4616      	mov	r6, r2
 80054b6:	fbb5 f1f3 	udiv	r1, r5, r3
 80054ba:	fb03 5711 	mls	r7, r3, r1, r5
 80054be:	5dc7      	ldrb	r7, [r0, r7]
 80054c0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80054c4:	462f      	mov	r7, r5
 80054c6:	42bb      	cmp	r3, r7
 80054c8:	460d      	mov	r5, r1
 80054ca:	d9f4      	bls.n	80054b6 <_printf_i+0x11a>
 80054cc:	2b08      	cmp	r3, #8
 80054ce:	d10b      	bne.n	80054e8 <_printf_i+0x14c>
 80054d0:	6823      	ldr	r3, [r4, #0]
 80054d2:	07df      	lsls	r7, r3, #31
 80054d4:	d508      	bpl.n	80054e8 <_printf_i+0x14c>
 80054d6:	6923      	ldr	r3, [r4, #16]
 80054d8:	6861      	ldr	r1, [r4, #4]
 80054da:	4299      	cmp	r1, r3
 80054dc:	bfde      	ittt	le
 80054de:	2330      	movle	r3, #48	; 0x30
 80054e0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80054e4:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80054e8:	1b92      	subs	r2, r2, r6
 80054ea:	6122      	str	r2, [r4, #16]
 80054ec:	f8cd a000 	str.w	sl, [sp]
 80054f0:	464b      	mov	r3, r9
 80054f2:	aa03      	add	r2, sp, #12
 80054f4:	4621      	mov	r1, r4
 80054f6:	4640      	mov	r0, r8
 80054f8:	f7ff fee2 	bl	80052c0 <_printf_common>
 80054fc:	3001      	adds	r0, #1
 80054fe:	d14c      	bne.n	800559a <_printf_i+0x1fe>
 8005500:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005504:	b004      	add	sp, #16
 8005506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800550a:	4835      	ldr	r0, [pc, #212]	; (80055e0 <_printf_i+0x244>)
 800550c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005510:	6823      	ldr	r3, [r4, #0]
 8005512:	680e      	ldr	r6, [r1, #0]
 8005514:	061f      	lsls	r7, r3, #24
 8005516:	f856 5b04 	ldr.w	r5, [r6], #4
 800551a:	600e      	str	r6, [r1, #0]
 800551c:	d514      	bpl.n	8005548 <_printf_i+0x1ac>
 800551e:	07d9      	lsls	r1, r3, #31
 8005520:	bf44      	itt	mi
 8005522:	f043 0320 	orrmi.w	r3, r3, #32
 8005526:	6023      	strmi	r3, [r4, #0]
 8005528:	b91d      	cbnz	r5, 8005532 <_printf_i+0x196>
 800552a:	6823      	ldr	r3, [r4, #0]
 800552c:	f023 0320 	bic.w	r3, r3, #32
 8005530:	6023      	str	r3, [r4, #0]
 8005532:	2310      	movs	r3, #16
 8005534:	e7b0      	b.n	8005498 <_printf_i+0xfc>
 8005536:	6823      	ldr	r3, [r4, #0]
 8005538:	f043 0320 	orr.w	r3, r3, #32
 800553c:	6023      	str	r3, [r4, #0]
 800553e:	2378      	movs	r3, #120	; 0x78
 8005540:	4828      	ldr	r0, [pc, #160]	; (80055e4 <_printf_i+0x248>)
 8005542:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005546:	e7e3      	b.n	8005510 <_printf_i+0x174>
 8005548:	065e      	lsls	r6, r3, #25
 800554a:	bf48      	it	mi
 800554c:	b2ad      	uxthmi	r5, r5
 800554e:	e7e6      	b.n	800551e <_printf_i+0x182>
 8005550:	4616      	mov	r6, r2
 8005552:	e7bb      	b.n	80054cc <_printf_i+0x130>
 8005554:	680b      	ldr	r3, [r1, #0]
 8005556:	6826      	ldr	r6, [r4, #0]
 8005558:	6960      	ldr	r0, [r4, #20]
 800555a:	1d1d      	adds	r5, r3, #4
 800555c:	600d      	str	r5, [r1, #0]
 800555e:	0635      	lsls	r5, r6, #24
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	d501      	bpl.n	8005568 <_printf_i+0x1cc>
 8005564:	6018      	str	r0, [r3, #0]
 8005566:	e002      	b.n	800556e <_printf_i+0x1d2>
 8005568:	0671      	lsls	r1, r6, #25
 800556a:	d5fb      	bpl.n	8005564 <_printf_i+0x1c8>
 800556c:	8018      	strh	r0, [r3, #0]
 800556e:	2300      	movs	r3, #0
 8005570:	6123      	str	r3, [r4, #16]
 8005572:	4616      	mov	r6, r2
 8005574:	e7ba      	b.n	80054ec <_printf_i+0x150>
 8005576:	680b      	ldr	r3, [r1, #0]
 8005578:	1d1a      	adds	r2, r3, #4
 800557a:	600a      	str	r2, [r1, #0]
 800557c:	681e      	ldr	r6, [r3, #0]
 800557e:	6862      	ldr	r2, [r4, #4]
 8005580:	2100      	movs	r1, #0
 8005582:	4630      	mov	r0, r6
 8005584:	f7fa fe24 	bl	80001d0 <memchr>
 8005588:	b108      	cbz	r0, 800558e <_printf_i+0x1f2>
 800558a:	1b80      	subs	r0, r0, r6
 800558c:	6060      	str	r0, [r4, #4]
 800558e:	6863      	ldr	r3, [r4, #4]
 8005590:	6123      	str	r3, [r4, #16]
 8005592:	2300      	movs	r3, #0
 8005594:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005598:	e7a8      	b.n	80054ec <_printf_i+0x150>
 800559a:	6923      	ldr	r3, [r4, #16]
 800559c:	4632      	mov	r2, r6
 800559e:	4649      	mov	r1, r9
 80055a0:	4640      	mov	r0, r8
 80055a2:	47d0      	blx	sl
 80055a4:	3001      	adds	r0, #1
 80055a6:	d0ab      	beq.n	8005500 <_printf_i+0x164>
 80055a8:	6823      	ldr	r3, [r4, #0]
 80055aa:	079b      	lsls	r3, r3, #30
 80055ac:	d413      	bmi.n	80055d6 <_printf_i+0x23a>
 80055ae:	68e0      	ldr	r0, [r4, #12]
 80055b0:	9b03      	ldr	r3, [sp, #12]
 80055b2:	4298      	cmp	r0, r3
 80055b4:	bfb8      	it	lt
 80055b6:	4618      	movlt	r0, r3
 80055b8:	e7a4      	b.n	8005504 <_printf_i+0x168>
 80055ba:	2301      	movs	r3, #1
 80055bc:	4632      	mov	r2, r6
 80055be:	4649      	mov	r1, r9
 80055c0:	4640      	mov	r0, r8
 80055c2:	47d0      	blx	sl
 80055c4:	3001      	adds	r0, #1
 80055c6:	d09b      	beq.n	8005500 <_printf_i+0x164>
 80055c8:	3501      	adds	r5, #1
 80055ca:	68e3      	ldr	r3, [r4, #12]
 80055cc:	9903      	ldr	r1, [sp, #12]
 80055ce:	1a5b      	subs	r3, r3, r1
 80055d0:	42ab      	cmp	r3, r5
 80055d2:	dcf2      	bgt.n	80055ba <_printf_i+0x21e>
 80055d4:	e7eb      	b.n	80055ae <_printf_i+0x212>
 80055d6:	2500      	movs	r5, #0
 80055d8:	f104 0619 	add.w	r6, r4, #25
 80055dc:	e7f5      	b.n	80055ca <_printf_i+0x22e>
 80055de:	bf00      	nop
 80055e0:	08006169 	.word	0x08006169
 80055e4:	0800617a 	.word	0x0800617a

080055e8 <__swbuf_r>:
 80055e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ea:	460e      	mov	r6, r1
 80055ec:	4614      	mov	r4, r2
 80055ee:	4605      	mov	r5, r0
 80055f0:	b118      	cbz	r0, 80055fa <__swbuf_r+0x12>
 80055f2:	6983      	ldr	r3, [r0, #24]
 80055f4:	b90b      	cbnz	r3, 80055fa <__swbuf_r+0x12>
 80055f6:	f000 f9d9 	bl	80059ac <__sinit>
 80055fa:	4b21      	ldr	r3, [pc, #132]	; (8005680 <__swbuf_r+0x98>)
 80055fc:	429c      	cmp	r4, r3
 80055fe:	d12b      	bne.n	8005658 <__swbuf_r+0x70>
 8005600:	686c      	ldr	r4, [r5, #4]
 8005602:	69a3      	ldr	r3, [r4, #24]
 8005604:	60a3      	str	r3, [r4, #8]
 8005606:	89a3      	ldrh	r3, [r4, #12]
 8005608:	071a      	lsls	r2, r3, #28
 800560a:	d52f      	bpl.n	800566c <__swbuf_r+0x84>
 800560c:	6923      	ldr	r3, [r4, #16]
 800560e:	b36b      	cbz	r3, 800566c <__swbuf_r+0x84>
 8005610:	6923      	ldr	r3, [r4, #16]
 8005612:	6820      	ldr	r0, [r4, #0]
 8005614:	1ac0      	subs	r0, r0, r3
 8005616:	6963      	ldr	r3, [r4, #20]
 8005618:	b2f6      	uxtb	r6, r6
 800561a:	4283      	cmp	r3, r0
 800561c:	4637      	mov	r7, r6
 800561e:	dc04      	bgt.n	800562a <__swbuf_r+0x42>
 8005620:	4621      	mov	r1, r4
 8005622:	4628      	mov	r0, r5
 8005624:	f000 f92e 	bl	8005884 <_fflush_r>
 8005628:	bb30      	cbnz	r0, 8005678 <__swbuf_r+0x90>
 800562a:	68a3      	ldr	r3, [r4, #8]
 800562c:	3b01      	subs	r3, #1
 800562e:	60a3      	str	r3, [r4, #8]
 8005630:	6823      	ldr	r3, [r4, #0]
 8005632:	1c5a      	adds	r2, r3, #1
 8005634:	6022      	str	r2, [r4, #0]
 8005636:	701e      	strb	r6, [r3, #0]
 8005638:	6963      	ldr	r3, [r4, #20]
 800563a:	3001      	adds	r0, #1
 800563c:	4283      	cmp	r3, r0
 800563e:	d004      	beq.n	800564a <__swbuf_r+0x62>
 8005640:	89a3      	ldrh	r3, [r4, #12]
 8005642:	07db      	lsls	r3, r3, #31
 8005644:	d506      	bpl.n	8005654 <__swbuf_r+0x6c>
 8005646:	2e0a      	cmp	r6, #10
 8005648:	d104      	bne.n	8005654 <__swbuf_r+0x6c>
 800564a:	4621      	mov	r1, r4
 800564c:	4628      	mov	r0, r5
 800564e:	f000 f919 	bl	8005884 <_fflush_r>
 8005652:	b988      	cbnz	r0, 8005678 <__swbuf_r+0x90>
 8005654:	4638      	mov	r0, r7
 8005656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005658:	4b0a      	ldr	r3, [pc, #40]	; (8005684 <__swbuf_r+0x9c>)
 800565a:	429c      	cmp	r4, r3
 800565c:	d101      	bne.n	8005662 <__swbuf_r+0x7a>
 800565e:	68ac      	ldr	r4, [r5, #8]
 8005660:	e7cf      	b.n	8005602 <__swbuf_r+0x1a>
 8005662:	4b09      	ldr	r3, [pc, #36]	; (8005688 <__swbuf_r+0xa0>)
 8005664:	429c      	cmp	r4, r3
 8005666:	bf08      	it	eq
 8005668:	68ec      	ldreq	r4, [r5, #12]
 800566a:	e7ca      	b.n	8005602 <__swbuf_r+0x1a>
 800566c:	4621      	mov	r1, r4
 800566e:	4628      	mov	r0, r5
 8005670:	f000 f80c 	bl	800568c <__swsetup_r>
 8005674:	2800      	cmp	r0, #0
 8005676:	d0cb      	beq.n	8005610 <__swbuf_r+0x28>
 8005678:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800567c:	e7ea      	b.n	8005654 <__swbuf_r+0x6c>
 800567e:	bf00      	nop
 8005680:	080061ac 	.word	0x080061ac
 8005684:	080061cc 	.word	0x080061cc
 8005688:	0800618c 	.word	0x0800618c

0800568c <__swsetup_r>:
 800568c:	4b32      	ldr	r3, [pc, #200]	; (8005758 <__swsetup_r+0xcc>)
 800568e:	b570      	push	{r4, r5, r6, lr}
 8005690:	681d      	ldr	r5, [r3, #0]
 8005692:	4606      	mov	r6, r0
 8005694:	460c      	mov	r4, r1
 8005696:	b125      	cbz	r5, 80056a2 <__swsetup_r+0x16>
 8005698:	69ab      	ldr	r3, [r5, #24]
 800569a:	b913      	cbnz	r3, 80056a2 <__swsetup_r+0x16>
 800569c:	4628      	mov	r0, r5
 800569e:	f000 f985 	bl	80059ac <__sinit>
 80056a2:	4b2e      	ldr	r3, [pc, #184]	; (800575c <__swsetup_r+0xd0>)
 80056a4:	429c      	cmp	r4, r3
 80056a6:	d10f      	bne.n	80056c8 <__swsetup_r+0x3c>
 80056a8:	686c      	ldr	r4, [r5, #4]
 80056aa:	89a3      	ldrh	r3, [r4, #12]
 80056ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80056b0:	0719      	lsls	r1, r3, #28
 80056b2:	d42c      	bmi.n	800570e <__swsetup_r+0x82>
 80056b4:	06dd      	lsls	r5, r3, #27
 80056b6:	d411      	bmi.n	80056dc <__swsetup_r+0x50>
 80056b8:	2309      	movs	r3, #9
 80056ba:	6033      	str	r3, [r6, #0]
 80056bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80056c0:	81a3      	strh	r3, [r4, #12]
 80056c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80056c6:	e03e      	b.n	8005746 <__swsetup_r+0xba>
 80056c8:	4b25      	ldr	r3, [pc, #148]	; (8005760 <__swsetup_r+0xd4>)
 80056ca:	429c      	cmp	r4, r3
 80056cc:	d101      	bne.n	80056d2 <__swsetup_r+0x46>
 80056ce:	68ac      	ldr	r4, [r5, #8]
 80056d0:	e7eb      	b.n	80056aa <__swsetup_r+0x1e>
 80056d2:	4b24      	ldr	r3, [pc, #144]	; (8005764 <__swsetup_r+0xd8>)
 80056d4:	429c      	cmp	r4, r3
 80056d6:	bf08      	it	eq
 80056d8:	68ec      	ldreq	r4, [r5, #12]
 80056da:	e7e6      	b.n	80056aa <__swsetup_r+0x1e>
 80056dc:	0758      	lsls	r0, r3, #29
 80056de:	d512      	bpl.n	8005706 <__swsetup_r+0x7a>
 80056e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80056e2:	b141      	cbz	r1, 80056f6 <__swsetup_r+0x6a>
 80056e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80056e8:	4299      	cmp	r1, r3
 80056ea:	d002      	beq.n	80056f2 <__swsetup_r+0x66>
 80056ec:	4630      	mov	r0, r6
 80056ee:	f000 fa61 	bl	8005bb4 <_free_r>
 80056f2:	2300      	movs	r3, #0
 80056f4:	6363      	str	r3, [r4, #52]	; 0x34
 80056f6:	89a3      	ldrh	r3, [r4, #12]
 80056f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80056fc:	81a3      	strh	r3, [r4, #12]
 80056fe:	2300      	movs	r3, #0
 8005700:	6063      	str	r3, [r4, #4]
 8005702:	6923      	ldr	r3, [r4, #16]
 8005704:	6023      	str	r3, [r4, #0]
 8005706:	89a3      	ldrh	r3, [r4, #12]
 8005708:	f043 0308 	orr.w	r3, r3, #8
 800570c:	81a3      	strh	r3, [r4, #12]
 800570e:	6923      	ldr	r3, [r4, #16]
 8005710:	b94b      	cbnz	r3, 8005726 <__swsetup_r+0x9a>
 8005712:	89a3      	ldrh	r3, [r4, #12]
 8005714:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005718:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800571c:	d003      	beq.n	8005726 <__swsetup_r+0x9a>
 800571e:	4621      	mov	r1, r4
 8005720:	4630      	mov	r0, r6
 8005722:	f000 fa07 	bl	8005b34 <__smakebuf_r>
 8005726:	89a0      	ldrh	r0, [r4, #12]
 8005728:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800572c:	f010 0301 	ands.w	r3, r0, #1
 8005730:	d00a      	beq.n	8005748 <__swsetup_r+0xbc>
 8005732:	2300      	movs	r3, #0
 8005734:	60a3      	str	r3, [r4, #8]
 8005736:	6963      	ldr	r3, [r4, #20]
 8005738:	425b      	negs	r3, r3
 800573a:	61a3      	str	r3, [r4, #24]
 800573c:	6923      	ldr	r3, [r4, #16]
 800573e:	b943      	cbnz	r3, 8005752 <__swsetup_r+0xc6>
 8005740:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005744:	d1ba      	bne.n	80056bc <__swsetup_r+0x30>
 8005746:	bd70      	pop	{r4, r5, r6, pc}
 8005748:	0781      	lsls	r1, r0, #30
 800574a:	bf58      	it	pl
 800574c:	6963      	ldrpl	r3, [r4, #20]
 800574e:	60a3      	str	r3, [r4, #8]
 8005750:	e7f4      	b.n	800573c <__swsetup_r+0xb0>
 8005752:	2000      	movs	r0, #0
 8005754:	e7f7      	b.n	8005746 <__swsetup_r+0xba>
 8005756:	bf00      	nop
 8005758:	2000000c 	.word	0x2000000c
 800575c:	080061ac 	.word	0x080061ac
 8005760:	080061cc 	.word	0x080061cc
 8005764:	0800618c 	.word	0x0800618c

08005768 <abort>:
 8005768:	b508      	push	{r3, lr}
 800576a:	2006      	movs	r0, #6
 800576c:	f000 fb04 	bl	8005d78 <raise>
 8005770:	2001      	movs	r0, #1
 8005772:	f7fb fb71 	bl	8000e58 <_exit>
	...

08005778 <__sflush_r>:
 8005778:	898a      	ldrh	r2, [r1, #12]
 800577a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800577e:	4605      	mov	r5, r0
 8005780:	0710      	lsls	r0, r2, #28
 8005782:	460c      	mov	r4, r1
 8005784:	d458      	bmi.n	8005838 <__sflush_r+0xc0>
 8005786:	684b      	ldr	r3, [r1, #4]
 8005788:	2b00      	cmp	r3, #0
 800578a:	dc05      	bgt.n	8005798 <__sflush_r+0x20>
 800578c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800578e:	2b00      	cmp	r3, #0
 8005790:	dc02      	bgt.n	8005798 <__sflush_r+0x20>
 8005792:	2000      	movs	r0, #0
 8005794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005798:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800579a:	2e00      	cmp	r6, #0
 800579c:	d0f9      	beq.n	8005792 <__sflush_r+0x1a>
 800579e:	2300      	movs	r3, #0
 80057a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80057a4:	682f      	ldr	r7, [r5, #0]
 80057a6:	602b      	str	r3, [r5, #0]
 80057a8:	d032      	beq.n	8005810 <__sflush_r+0x98>
 80057aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80057ac:	89a3      	ldrh	r3, [r4, #12]
 80057ae:	075a      	lsls	r2, r3, #29
 80057b0:	d505      	bpl.n	80057be <__sflush_r+0x46>
 80057b2:	6863      	ldr	r3, [r4, #4]
 80057b4:	1ac0      	subs	r0, r0, r3
 80057b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80057b8:	b10b      	cbz	r3, 80057be <__sflush_r+0x46>
 80057ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80057bc:	1ac0      	subs	r0, r0, r3
 80057be:	2300      	movs	r3, #0
 80057c0:	4602      	mov	r2, r0
 80057c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057c4:	6a21      	ldr	r1, [r4, #32]
 80057c6:	4628      	mov	r0, r5
 80057c8:	47b0      	blx	r6
 80057ca:	1c43      	adds	r3, r0, #1
 80057cc:	89a3      	ldrh	r3, [r4, #12]
 80057ce:	d106      	bne.n	80057de <__sflush_r+0x66>
 80057d0:	6829      	ldr	r1, [r5, #0]
 80057d2:	291d      	cmp	r1, #29
 80057d4:	d82c      	bhi.n	8005830 <__sflush_r+0xb8>
 80057d6:	4a2a      	ldr	r2, [pc, #168]	; (8005880 <__sflush_r+0x108>)
 80057d8:	40ca      	lsrs	r2, r1
 80057da:	07d6      	lsls	r6, r2, #31
 80057dc:	d528      	bpl.n	8005830 <__sflush_r+0xb8>
 80057de:	2200      	movs	r2, #0
 80057e0:	6062      	str	r2, [r4, #4]
 80057e2:	04d9      	lsls	r1, r3, #19
 80057e4:	6922      	ldr	r2, [r4, #16]
 80057e6:	6022      	str	r2, [r4, #0]
 80057e8:	d504      	bpl.n	80057f4 <__sflush_r+0x7c>
 80057ea:	1c42      	adds	r2, r0, #1
 80057ec:	d101      	bne.n	80057f2 <__sflush_r+0x7a>
 80057ee:	682b      	ldr	r3, [r5, #0]
 80057f0:	b903      	cbnz	r3, 80057f4 <__sflush_r+0x7c>
 80057f2:	6560      	str	r0, [r4, #84]	; 0x54
 80057f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057f6:	602f      	str	r7, [r5, #0]
 80057f8:	2900      	cmp	r1, #0
 80057fa:	d0ca      	beq.n	8005792 <__sflush_r+0x1a>
 80057fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005800:	4299      	cmp	r1, r3
 8005802:	d002      	beq.n	800580a <__sflush_r+0x92>
 8005804:	4628      	mov	r0, r5
 8005806:	f000 f9d5 	bl	8005bb4 <_free_r>
 800580a:	2000      	movs	r0, #0
 800580c:	6360      	str	r0, [r4, #52]	; 0x34
 800580e:	e7c1      	b.n	8005794 <__sflush_r+0x1c>
 8005810:	6a21      	ldr	r1, [r4, #32]
 8005812:	2301      	movs	r3, #1
 8005814:	4628      	mov	r0, r5
 8005816:	47b0      	blx	r6
 8005818:	1c41      	adds	r1, r0, #1
 800581a:	d1c7      	bne.n	80057ac <__sflush_r+0x34>
 800581c:	682b      	ldr	r3, [r5, #0]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d0c4      	beq.n	80057ac <__sflush_r+0x34>
 8005822:	2b1d      	cmp	r3, #29
 8005824:	d001      	beq.n	800582a <__sflush_r+0xb2>
 8005826:	2b16      	cmp	r3, #22
 8005828:	d101      	bne.n	800582e <__sflush_r+0xb6>
 800582a:	602f      	str	r7, [r5, #0]
 800582c:	e7b1      	b.n	8005792 <__sflush_r+0x1a>
 800582e:	89a3      	ldrh	r3, [r4, #12]
 8005830:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005834:	81a3      	strh	r3, [r4, #12]
 8005836:	e7ad      	b.n	8005794 <__sflush_r+0x1c>
 8005838:	690f      	ldr	r7, [r1, #16]
 800583a:	2f00      	cmp	r7, #0
 800583c:	d0a9      	beq.n	8005792 <__sflush_r+0x1a>
 800583e:	0793      	lsls	r3, r2, #30
 8005840:	680e      	ldr	r6, [r1, #0]
 8005842:	bf08      	it	eq
 8005844:	694b      	ldreq	r3, [r1, #20]
 8005846:	600f      	str	r7, [r1, #0]
 8005848:	bf18      	it	ne
 800584a:	2300      	movne	r3, #0
 800584c:	eba6 0807 	sub.w	r8, r6, r7
 8005850:	608b      	str	r3, [r1, #8]
 8005852:	f1b8 0f00 	cmp.w	r8, #0
 8005856:	dd9c      	ble.n	8005792 <__sflush_r+0x1a>
 8005858:	6a21      	ldr	r1, [r4, #32]
 800585a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800585c:	4643      	mov	r3, r8
 800585e:	463a      	mov	r2, r7
 8005860:	4628      	mov	r0, r5
 8005862:	47b0      	blx	r6
 8005864:	2800      	cmp	r0, #0
 8005866:	dc06      	bgt.n	8005876 <__sflush_r+0xfe>
 8005868:	89a3      	ldrh	r3, [r4, #12]
 800586a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800586e:	81a3      	strh	r3, [r4, #12]
 8005870:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005874:	e78e      	b.n	8005794 <__sflush_r+0x1c>
 8005876:	4407      	add	r7, r0
 8005878:	eba8 0800 	sub.w	r8, r8, r0
 800587c:	e7e9      	b.n	8005852 <__sflush_r+0xda>
 800587e:	bf00      	nop
 8005880:	20400001 	.word	0x20400001

08005884 <_fflush_r>:
 8005884:	b538      	push	{r3, r4, r5, lr}
 8005886:	690b      	ldr	r3, [r1, #16]
 8005888:	4605      	mov	r5, r0
 800588a:	460c      	mov	r4, r1
 800588c:	b913      	cbnz	r3, 8005894 <_fflush_r+0x10>
 800588e:	2500      	movs	r5, #0
 8005890:	4628      	mov	r0, r5
 8005892:	bd38      	pop	{r3, r4, r5, pc}
 8005894:	b118      	cbz	r0, 800589e <_fflush_r+0x1a>
 8005896:	6983      	ldr	r3, [r0, #24]
 8005898:	b90b      	cbnz	r3, 800589e <_fflush_r+0x1a>
 800589a:	f000 f887 	bl	80059ac <__sinit>
 800589e:	4b14      	ldr	r3, [pc, #80]	; (80058f0 <_fflush_r+0x6c>)
 80058a0:	429c      	cmp	r4, r3
 80058a2:	d11b      	bne.n	80058dc <_fflush_r+0x58>
 80058a4:	686c      	ldr	r4, [r5, #4]
 80058a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d0ef      	beq.n	800588e <_fflush_r+0xa>
 80058ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80058b0:	07d0      	lsls	r0, r2, #31
 80058b2:	d404      	bmi.n	80058be <_fflush_r+0x3a>
 80058b4:	0599      	lsls	r1, r3, #22
 80058b6:	d402      	bmi.n	80058be <_fflush_r+0x3a>
 80058b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058ba:	f000 f915 	bl	8005ae8 <__retarget_lock_acquire_recursive>
 80058be:	4628      	mov	r0, r5
 80058c0:	4621      	mov	r1, r4
 80058c2:	f7ff ff59 	bl	8005778 <__sflush_r>
 80058c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058c8:	07da      	lsls	r2, r3, #31
 80058ca:	4605      	mov	r5, r0
 80058cc:	d4e0      	bmi.n	8005890 <_fflush_r+0xc>
 80058ce:	89a3      	ldrh	r3, [r4, #12]
 80058d0:	059b      	lsls	r3, r3, #22
 80058d2:	d4dd      	bmi.n	8005890 <_fflush_r+0xc>
 80058d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058d6:	f000 f908 	bl	8005aea <__retarget_lock_release_recursive>
 80058da:	e7d9      	b.n	8005890 <_fflush_r+0xc>
 80058dc:	4b05      	ldr	r3, [pc, #20]	; (80058f4 <_fflush_r+0x70>)
 80058de:	429c      	cmp	r4, r3
 80058e0:	d101      	bne.n	80058e6 <_fflush_r+0x62>
 80058e2:	68ac      	ldr	r4, [r5, #8]
 80058e4:	e7df      	b.n	80058a6 <_fflush_r+0x22>
 80058e6:	4b04      	ldr	r3, [pc, #16]	; (80058f8 <_fflush_r+0x74>)
 80058e8:	429c      	cmp	r4, r3
 80058ea:	bf08      	it	eq
 80058ec:	68ec      	ldreq	r4, [r5, #12]
 80058ee:	e7da      	b.n	80058a6 <_fflush_r+0x22>
 80058f0:	080061ac 	.word	0x080061ac
 80058f4:	080061cc 	.word	0x080061cc
 80058f8:	0800618c 	.word	0x0800618c

080058fc <std>:
 80058fc:	2300      	movs	r3, #0
 80058fe:	b510      	push	{r4, lr}
 8005900:	4604      	mov	r4, r0
 8005902:	e9c0 3300 	strd	r3, r3, [r0]
 8005906:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800590a:	6083      	str	r3, [r0, #8]
 800590c:	8181      	strh	r1, [r0, #12]
 800590e:	6643      	str	r3, [r0, #100]	; 0x64
 8005910:	81c2      	strh	r2, [r0, #14]
 8005912:	6183      	str	r3, [r0, #24]
 8005914:	4619      	mov	r1, r3
 8005916:	2208      	movs	r2, #8
 8005918:	305c      	adds	r0, #92	; 0x5c
 800591a:	f7ff fb6f 	bl	8004ffc <memset>
 800591e:	4b05      	ldr	r3, [pc, #20]	; (8005934 <std+0x38>)
 8005920:	6263      	str	r3, [r4, #36]	; 0x24
 8005922:	4b05      	ldr	r3, [pc, #20]	; (8005938 <std+0x3c>)
 8005924:	62a3      	str	r3, [r4, #40]	; 0x28
 8005926:	4b05      	ldr	r3, [pc, #20]	; (800593c <std+0x40>)
 8005928:	62e3      	str	r3, [r4, #44]	; 0x2c
 800592a:	4b05      	ldr	r3, [pc, #20]	; (8005940 <std+0x44>)
 800592c:	6224      	str	r4, [r4, #32]
 800592e:	6323      	str	r3, [r4, #48]	; 0x30
 8005930:	bd10      	pop	{r4, pc}
 8005932:	bf00      	nop
 8005934:	08005db1 	.word	0x08005db1
 8005938:	08005dd3 	.word	0x08005dd3
 800593c:	08005e0b 	.word	0x08005e0b
 8005940:	08005e2f 	.word	0x08005e2f

08005944 <_cleanup_r>:
 8005944:	4901      	ldr	r1, [pc, #4]	; (800594c <_cleanup_r+0x8>)
 8005946:	f000 b8af 	b.w	8005aa8 <_fwalk_reent>
 800594a:	bf00      	nop
 800594c:	08005885 	.word	0x08005885

08005950 <__sfmoreglue>:
 8005950:	b570      	push	{r4, r5, r6, lr}
 8005952:	1e4a      	subs	r2, r1, #1
 8005954:	2568      	movs	r5, #104	; 0x68
 8005956:	4355      	muls	r5, r2
 8005958:	460e      	mov	r6, r1
 800595a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800595e:	f000 f979 	bl	8005c54 <_malloc_r>
 8005962:	4604      	mov	r4, r0
 8005964:	b140      	cbz	r0, 8005978 <__sfmoreglue+0x28>
 8005966:	2100      	movs	r1, #0
 8005968:	e9c0 1600 	strd	r1, r6, [r0]
 800596c:	300c      	adds	r0, #12
 800596e:	60a0      	str	r0, [r4, #8]
 8005970:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005974:	f7ff fb42 	bl	8004ffc <memset>
 8005978:	4620      	mov	r0, r4
 800597a:	bd70      	pop	{r4, r5, r6, pc}

0800597c <__sfp_lock_acquire>:
 800597c:	4801      	ldr	r0, [pc, #4]	; (8005984 <__sfp_lock_acquire+0x8>)
 800597e:	f000 b8b3 	b.w	8005ae8 <__retarget_lock_acquire_recursive>
 8005982:	bf00      	nop
 8005984:	200061ac 	.word	0x200061ac

08005988 <__sfp_lock_release>:
 8005988:	4801      	ldr	r0, [pc, #4]	; (8005990 <__sfp_lock_release+0x8>)
 800598a:	f000 b8ae 	b.w	8005aea <__retarget_lock_release_recursive>
 800598e:	bf00      	nop
 8005990:	200061ac 	.word	0x200061ac

08005994 <__sinit_lock_acquire>:
 8005994:	4801      	ldr	r0, [pc, #4]	; (800599c <__sinit_lock_acquire+0x8>)
 8005996:	f000 b8a7 	b.w	8005ae8 <__retarget_lock_acquire_recursive>
 800599a:	bf00      	nop
 800599c:	200061a7 	.word	0x200061a7

080059a0 <__sinit_lock_release>:
 80059a0:	4801      	ldr	r0, [pc, #4]	; (80059a8 <__sinit_lock_release+0x8>)
 80059a2:	f000 b8a2 	b.w	8005aea <__retarget_lock_release_recursive>
 80059a6:	bf00      	nop
 80059a8:	200061a7 	.word	0x200061a7

080059ac <__sinit>:
 80059ac:	b510      	push	{r4, lr}
 80059ae:	4604      	mov	r4, r0
 80059b0:	f7ff fff0 	bl	8005994 <__sinit_lock_acquire>
 80059b4:	69a3      	ldr	r3, [r4, #24]
 80059b6:	b11b      	cbz	r3, 80059c0 <__sinit+0x14>
 80059b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059bc:	f7ff bff0 	b.w	80059a0 <__sinit_lock_release>
 80059c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80059c4:	6523      	str	r3, [r4, #80]	; 0x50
 80059c6:	4b13      	ldr	r3, [pc, #76]	; (8005a14 <__sinit+0x68>)
 80059c8:	4a13      	ldr	r2, [pc, #76]	; (8005a18 <__sinit+0x6c>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80059ce:	42a3      	cmp	r3, r4
 80059d0:	bf04      	itt	eq
 80059d2:	2301      	moveq	r3, #1
 80059d4:	61a3      	streq	r3, [r4, #24]
 80059d6:	4620      	mov	r0, r4
 80059d8:	f000 f820 	bl	8005a1c <__sfp>
 80059dc:	6060      	str	r0, [r4, #4]
 80059de:	4620      	mov	r0, r4
 80059e0:	f000 f81c 	bl	8005a1c <__sfp>
 80059e4:	60a0      	str	r0, [r4, #8]
 80059e6:	4620      	mov	r0, r4
 80059e8:	f000 f818 	bl	8005a1c <__sfp>
 80059ec:	2200      	movs	r2, #0
 80059ee:	60e0      	str	r0, [r4, #12]
 80059f0:	2104      	movs	r1, #4
 80059f2:	6860      	ldr	r0, [r4, #4]
 80059f4:	f7ff ff82 	bl	80058fc <std>
 80059f8:	68a0      	ldr	r0, [r4, #8]
 80059fa:	2201      	movs	r2, #1
 80059fc:	2109      	movs	r1, #9
 80059fe:	f7ff ff7d 	bl	80058fc <std>
 8005a02:	68e0      	ldr	r0, [r4, #12]
 8005a04:	2202      	movs	r2, #2
 8005a06:	2112      	movs	r1, #18
 8005a08:	f7ff ff78 	bl	80058fc <std>
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	61a3      	str	r3, [r4, #24]
 8005a10:	e7d2      	b.n	80059b8 <__sinit+0xc>
 8005a12:	bf00      	nop
 8005a14:	08006154 	.word	0x08006154
 8005a18:	08005945 	.word	0x08005945

08005a1c <__sfp>:
 8005a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a1e:	4607      	mov	r7, r0
 8005a20:	f7ff ffac 	bl	800597c <__sfp_lock_acquire>
 8005a24:	4b1e      	ldr	r3, [pc, #120]	; (8005aa0 <__sfp+0x84>)
 8005a26:	681e      	ldr	r6, [r3, #0]
 8005a28:	69b3      	ldr	r3, [r6, #24]
 8005a2a:	b913      	cbnz	r3, 8005a32 <__sfp+0x16>
 8005a2c:	4630      	mov	r0, r6
 8005a2e:	f7ff ffbd 	bl	80059ac <__sinit>
 8005a32:	3648      	adds	r6, #72	; 0x48
 8005a34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005a38:	3b01      	subs	r3, #1
 8005a3a:	d503      	bpl.n	8005a44 <__sfp+0x28>
 8005a3c:	6833      	ldr	r3, [r6, #0]
 8005a3e:	b30b      	cbz	r3, 8005a84 <__sfp+0x68>
 8005a40:	6836      	ldr	r6, [r6, #0]
 8005a42:	e7f7      	b.n	8005a34 <__sfp+0x18>
 8005a44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005a48:	b9d5      	cbnz	r5, 8005a80 <__sfp+0x64>
 8005a4a:	4b16      	ldr	r3, [pc, #88]	; (8005aa4 <__sfp+0x88>)
 8005a4c:	60e3      	str	r3, [r4, #12]
 8005a4e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005a52:	6665      	str	r5, [r4, #100]	; 0x64
 8005a54:	f000 f847 	bl	8005ae6 <__retarget_lock_init_recursive>
 8005a58:	f7ff ff96 	bl	8005988 <__sfp_lock_release>
 8005a5c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005a60:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005a64:	6025      	str	r5, [r4, #0]
 8005a66:	61a5      	str	r5, [r4, #24]
 8005a68:	2208      	movs	r2, #8
 8005a6a:	4629      	mov	r1, r5
 8005a6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005a70:	f7ff fac4 	bl	8004ffc <memset>
 8005a74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005a78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005a7c:	4620      	mov	r0, r4
 8005a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a80:	3468      	adds	r4, #104	; 0x68
 8005a82:	e7d9      	b.n	8005a38 <__sfp+0x1c>
 8005a84:	2104      	movs	r1, #4
 8005a86:	4638      	mov	r0, r7
 8005a88:	f7ff ff62 	bl	8005950 <__sfmoreglue>
 8005a8c:	4604      	mov	r4, r0
 8005a8e:	6030      	str	r0, [r6, #0]
 8005a90:	2800      	cmp	r0, #0
 8005a92:	d1d5      	bne.n	8005a40 <__sfp+0x24>
 8005a94:	f7ff ff78 	bl	8005988 <__sfp_lock_release>
 8005a98:	230c      	movs	r3, #12
 8005a9a:	603b      	str	r3, [r7, #0]
 8005a9c:	e7ee      	b.n	8005a7c <__sfp+0x60>
 8005a9e:	bf00      	nop
 8005aa0:	08006154 	.word	0x08006154
 8005aa4:	ffff0001 	.word	0xffff0001

08005aa8 <_fwalk_reent>:
 8005aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005aac:	4606      	mov	r6, r0
 8005aae:	4688      	mov	r8, r1
 8005ab0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005ab4:	2700      	movs	r7, #0
 8005ab6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005aba:	f1b9 0901 	subs.w	r9, r9, #1
 8005abe:	d505      	bpl.n	8005acc <_fwalk_reent+0x24>
 8005ac0:	6824      	ldr	r4, [r4, #0]
 8005ac2:	2c00      	cmp	r4, #0
 8005ac4:	d1f7      	bne.n	8005ab6 <_fwalk_reent+0xe>
 8005ac6:	4638      	mov	r0, r7
 8005ac8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005acc:	89ab      	ldrh	r3, [r5, #12]
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d907      	bls.n	8005ae2 <_fwalk_reent+0x3a>
 8005ad2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	d003      	beq.n	8005ae2 <_fwalk_reent+0x3a>
 8005ada:	4629      	mov	r1, r5
 8005adc:	4630      	mov	r0, r6
 8005ade:	47c0      	blx	r8
 8005ae0:	4307      	orrs	r7, r0
 8005ae2:	3568      	adds	r5, #104	; 0x68
 8005ae4:	e7e9      	b.n	8005aba <_fwalk_reent+0x12>

08005ae6 <__retarget_lock_init_recursive>:
 8005ae6:	4770      	bx	lr

08005ae8 <__retarget_lock_acquire_recursive>:
 8005ae8:	4770      	bx	lr

08005aea <__retarget_lock_release_recursive>:
 8005aea:	4770      	bx	lr

08005aec <__swhatbuf_r>:
 8005aec:	b570      	push	{r4, r5, r6, lr}
 8005aee:	460e      	mov	r6, r1
 8005af0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005af4:	2900      	cmp	r1, #0
 8005af6:	b096      	sub	sp, #88	; 0x58
 8005af8:	4614      	mov	r4, r2
 8005afa:	461d      	mov	r5, r3
 8005afc:	da07      	bge.n	8005b0e <__swhatbuf_r+0x22>
 8005afe:	2300      	movs	r3, #0
 8005b00:	602b      	str	r3, [r5, #0]
 8005b02:	89b3      	ldrh	r3, [r6, #12]
 8005b04:	061a      	lsls	r2, r3, #24
 8005b06:	d410      	bmi.n	8005b2a <__swhatbuf_r+0x3e>
 8005b08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b0c:	e00e      	b.n	8005b2c <__swhatbuf_r+0x40>
 8005b0e:	466a      	mov	r2, sp
 8005b10:	f000 f9b4 	bl	8005e7c <_fstat_r>
 8005b14:	2800      	cmp	r0, #0
 8005b16:	dbf2      	blt.n	8005afe <__swhatbuf_r+0x12>
 8005b18:	9a01      	ldr	r2, [sp, #4]
 8005b1a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005b1e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005b22:	425a      	negs	r2, r3
 8005b24:	415a      	adcs	r2, r3
 8005b26:	602a      	str	r2, [r5, #0]
 8005b28:	e7ee      	b.n	8005b08 <__swhatbuf_r+0x1c>
 8005b2a:	2340      	movs	r3, #64	; 0x40
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	6023      	str	r3, [r4, #0]
 8005b30:	b016      	add	sp, #88	; 0x58
 8005b32:	bd70      	pop	{r4, r5, r6, pc}

08005b34 <__smakebuf_r>:
 8005b34:	898b      	ldrh	r3, [r1, #12]
 8005b36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005b38:	079d      	lsls	r5, r3, #30
 8005b3a:	4606      	mov	r6, r0
 8005b3c:	460c      	mov	r4, r1
 8005b3e:	d507      	bpl.n	8005b50 <__smakebuf_r+0x1c>
 8005b40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005b44:	6023      	str	r3, [r4, #0]
 8005b46:	6123      	str	r3, [r4, #16]
 8005b48:	2301      	movs	r3, #1
 8005b4a:	6163      	str	r3, [r4, #20]
 8005b4c:	b002      	add	sp, #8
 8005b4e:	bd70      	pop	{r4, r5, r6, pc}
 8005b50:	ab01      	add	r3, sp, #4
 8005b52:	466a      	mov	r2, sp
 8005b54:	f7ff ffca 	bl	8005aec <__swhatbuf_r>
 8005b58:	9900      	ldr	r1, [sp, #0]
 8005b5a:	4605      	mov	r5, r0
 8005b5c:	4630      	mov	r0, r6
 8005b5e:	f000 f879 	bl	8005c54 <_malloc_r>
 8005b62:	b948      	cbnz	r0, 8005b78 <__smakebuf_r+0x44>
 8005b64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b68:	059a      	lsls	r2, r3, #22
 8005b6a:	d4ef      	bmi.n	8005b4c <__smakebuf_r+0x18>
 8005b6c:	f023 0303 	bic.w	r3, r3, #3
 8005b70:	f043 0302 	orr.w	r3, r3, #2
 8005b74:	81a3      	strh	r3, [r4, #12]
 8005b76:	e7e3      	b.n	8005b40 <__smakebuf_r+0xc>
 8005b78:	4b0d      	ldr	r3, [pc, #52]	; (8005bb0 <__smakebuf_r+0x7c>)
 8005b7a:	62b3      	str	r3, [r6, #40]	; 0x28
 8005b7c:	89a3      	ldrh	r3, [r4, #12]
 8005b7e:	6020      	str	r0, [r4, #0]
 8005b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b84:	81a3      	strh	r3, [r4, #12]
 8005b86:	9b00      	ldr	r3, [sp, #0]
 8005b88:	6163      	str	r3, [r4, #20]
 8005b8a:	9b01      	ldr	r3, [sp, #4]
 8005b8c:	6120      	str	r0, [r4, #16]
 8005b8e:	b15b      	cbz	r3, 8005ba8 <__smakebuf_r+0x74>
 8005b90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b94:	4630      	mov	r0, r6
 8005b96:	f000 f983 	bl	8005ea0 <_isatty_r>
 8005b9a:	b128      	cbz	r0, 8005ba8 <__smakebuf_r+0x74>
 8005b9c:	89a3      	ldrh	r3, [r4, #12]
 8005b9e:	f023 0303 	bic.w	r3, r3, #3
 8005ba2:	f043 0301 	orr.w	r3, r3, #1
 8005ba6:	81a3      	strh	r3, [r4, #12]
 8005ba8:	89a0      	ldrh	r0, [r4, #12]
 8005baa:	4305      	orrs	r5, r0
 8005bac:	81a5      	strh	r5, [r4, #12]
 8005bae:	e7cd      	b.n	8005b4c <__smakebuf_r+0x18>
 8005bb0:	08005945 	.word	0x08005945

08005bb4 <_free_r>:
 8005bb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005bb6:	2900      	cmp	r1, #0
 8005bb8:	d048      	beq.n	8005c4c <_free_r+0x98>
 8005bba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bbe:	9001      	str	r0, [sp, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f1a1 0404 	sub.w	r4, r1, #4
 8005bc6:	bfb8      	it	lt
 8005bc8:	18e4      	addlt	r4, r4, r3
 8005bca:	f000 f98b 	bl	8005ee4 <__malloc_lock>
 8005bce:	4a20      	ldr	r2, [pc, #128]	; (8005c50 <_free_r+0x9c>)
 8005bd0:	9801      	ldr	r0, [sp, #4]
 8005bd2:	6813      	ldr	r3, [r2, #0]
 8005bd4:	4615      	mov	r5, r2
 8005bd6:	b933      	cbnz	r3, 8005be6 <_free_r+0x32>
 8005bd8:	6063      	str	r3, [r4, #4]
 8005bda:	6014      	str	r4, [r2, #0]
 8005bdc:	b003      	add	sp, #12
 8005bde:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005be2:	f000 b985 	b.w	8005ef0 <__malloc_unlock>
 8005be6:	42a3      	cmp	r3, r4
 8005be8:	d90b      	bls.n	8005c02 <_free_r+0x4e>
 8005bea:	6821      	ldr	r1, [r4, #0]
 8005bec:	1862      	adds	r2, r4, r1
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	bf04      	itt	eq
 8005bf2:	681a      	ldreq	r2, [r3, #0]
 8005bf4:	685b      	ldreq	r3, [r3, #4]
 8005bf6:	6063      	str	r3, [r4, #4]
 8005bf8:	bf04      	itt	eq
 8005bfa:	1852      	addeq	r2, r2, r1
 8005bfc:	6022      	streq	r2, [r4, #0]
 8005bfe:	602c      	str	r4, [r5, #0]
 8005c00:	e7ec      	b.n	8005bdc <_free_r+0x28>
 8005c02:	461a      	mov	r2, r3
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	b10b      	cbz	r3, 8005c0c <_free_r+0x58>
 8005c08:	42a3      	cmp	r3, r4
 8005c0a:	d9fa      	bls.n	8005c02 <_free_r+0x4e>
 8005c0c:	6811      	ldr	r1, [r2, #0]
 8005c0e:	1855      	adds	r5, r2, r1
 8005c10:	42a5      	cmp	r5, r4
 8005c12:	d10b      	bne.n	8005c2c <_free_r+0x78>
 8005c14:	6824      	ldr	r4, [r4, #0]
 8005c16:	4421      	add	r1, r4
 8005c18:	1854      	adds	r4, r2, r1
 8005c1a:	42a3      	cmp	r3, r4
 8005c1c:	6011      	str	r1, [r2, #0]
 8005c1e:	d1dd      	bne.n	8005bdc <_free_r+0x28>
 8005c20:	681c      	ldr	r4, [r3, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	6053      	str	r3, [r2, #4]
 8005c26:	4421      	add	r1, r4
 8005c28:	6011      	str	r1, [r2, #0]
 8005c2a:	e7d7      	b.n	8005bdc <_free_r+0x28>
 8005c2c:	d902      	bls.n	8005c34 <_free_r+0x80>
 8005c2e:	230c      	movs	r3, #12
 8005c30:	6003      	str	r3, [r0, #0]
 8005c32:	e7d3      	b.n	8005bdc <_free_r+0x28>
 8005c34:	6825      	ldr	r5, [r4, #0]
 8005c36:	1961      	adds	r1, r4, r5
 8005c38:	428b      	cmp	r3, r1
 8005c3a:	bf04      	itt	eq
 8005c3c:	6819      	ldreq	r1, [r3, #0]
 8005c3e:	685b      	ldreq	r3, [r3, #4]
 8005c40:	6063      	str	r3, [r4, #4]
 8005c42:	bf04      	itt	eq
 8005c44:	1949      	addeq	r1, r1, r5
 8005c46:	6021      	streq	r1, [r4, #0]
 8005c48:	6054      	str	r4, [r2, #4]
 8005c4a:	e7c7      	b.n	8005bdc <_free_r+0x28>
 8005c4c:	b003      	add	sp, #12
 8005c4e:	bd30      	pop	{r4, r5, pc}
 8005c50:	200060a0 	.word	0x200060a0

08005c54 <_malloc_r>:
 8005c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c56:	1ccd      	adds	r5, r1, #3
 8005c58:	f025 0503 	bic.w	r5, r5, #3
 8005c5c:	3508      	adds	r5, #8
 8005c5e:	2d0c      	cmp	r5, #12
 8005c60:	bf38      	it	cc
 8005c62:	250c      	movcc	r5, #12
 8005c64:	2d00      	cmp	r5, #0
 8005c66:	4606      	mov	r6, r0
 8005c68:	db01      	blt.n	8005c6e <_malloc_r+0x1a>
 8005c6a:	42a9      	cmp	r1, r5
 8005c6c:	d903      	bls.n	8005c76 <_malloc_r+0x22>
 8005c6e:	230c      	movs	r3, #12
 8005c70:	6033      	str	r3, [r6, #0]
 8005c72:	2000      	movs	r0, #0
 8005c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c76:	f000 f935 	bl	8005ee4 <__malloc_lock>
 8005c7a:	4921      	ldr	r1, [pc, #132]	; (8005d00 <_malloc_r+0xac>)
 8005c7c:	680a      	ldr	r2, [r1, #0]
 8005c7e:	4614      	mov	r4, r2
 8005c80:	b99c      	cbnz	r4, 8005caa <_malloc_r+0x56>
 8005c82:	4f20      	ldr	r7, [pc, #128]	; (8005d04 <_malloc_r+0xb0>)
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	b923      	cbnz	r3, 8005c92 <_malloc_r+0x3e>
 8005c88:	4621      	mov	r1, r4
 8005c8a:	4630      	mov	r0, r6
 8005c8c:	f000 f83c 	bl	8005d08 <_sbrk_r>
 8005c90:	6038      	str	r0, [r7, #0]
 8005c92:	4629      	mov	r1, r5
 8005c94:	4630      	mov	r0, r6
 8005c96:	f000 f837 	bl	8005d08 <_sbrk_r>
 8005c9a:	1c43      	adds	r3, r0, #1
 8005c9c:	d123      	bne.n	8005ce6 <_malloc_r+0x92>
 8005c9e:	230c      	movs	r3, #12
 8005ca0:	6033      	str	r3, [r6, #0]
 8005ca2:	4630      	mov	r0, r6
 8005ca4:	f000 f924 	bl	8005ef0 <__malloc_unlock>
 8005ca8:	e7e3      	b.n	8005c72 <_malloc_r+0x1e>
 8005caa:	6823      	ldr	r3, [r4, #0]
 8005cac:	1b5b      	subs	r3, r3, r5
 8005cae:	d417      	bmi.n	8005ce0 <_malloc_r+0x8c>
 8005cb0:	2b0b      	cmp	r3, #11
 8005cb2:	d903      	bls.n	8005cbc <_malloc_r+0x68>
 8005cb4:	6023      	str	r3, [r4, #0]
 8005cb6:	441c      	add	r4, r3
 8005cb8:	6025      	str	r5, [r4, #0]
 8005cba:	e004      	b.n	8005cc6 <_malloc_r+0x72>
 8005cbc:	6863      	ldr	r3, [r4, #4]
 8005cbe:	42a2      	cmp	r2, r4
 8005cc0:	bf0c      	ite	eq
 8005cc2:	600b      	streq	r3, [r1, #0]
 8005cc4:	6053      	strne	r3, [r2, #4]
 8005cc6:	4630      	mov	r0, r6
 8005cc8:	f000 f912 	bl	8005ef0 <__malloc_unlock>
 8005ccc:	f104 000b 	add.w	r0, r4, #11
 8005cd0:	1d23      	adds	r3, r4, #4
 8005cd2:	f020 0007 	bic.w	r0, r0, #7
 8005cd6:	1ac2      	subs	r2, r0, r3
 8005cd8:	d0cc      	beq.n	8005c74 <_malloc_r+0x20>
 8005cda:	1a1b      	subs	r3, r3, r0
 8005cdc:	50a3      	str	r3, [r4, r2]
 8005cde:	e7c9      	b.n	8005c74 <_malloc_r+0x20>
 8005ce0:	4622      	mov	r2, r4
 8005ce2:	6864      	ldr	r4, [r4, #4]
 8005ce4:	e7cc      	b.n	8005c80 <_malloc_r+0x2c>
 8005ce6:	1cc4      	adds	r4, r0, #3
 8005ce8:	f024 0403 	bic.w	r4, r4, #3
 8005cec:	42a0      	cmp	r0, r4
 8005cee:	d0e3      	beq.n	8005cb8 <_malloc_r+0x64>
 8005cf0:	1a21      	subs	r1, r4, r0
 8005cf2:	4630      	mov	r0, r6
 8005cf4:	f000 f808 	bl	8005d08 <_sbrk_r>
 8005cf8:	3001      	adds	r0, #1
 8005cfa:	d1dd      	bne.n	8005cb8 <_malloc_r+0x64>
 8005cfc:	e7cf      	b.n	8005c9e <_malloc_r+0x4a>
 8005cfe:	bf00      	nop
 8005d00:	200060a0 	.word	0x200060a0
 8005d04:	200060a4 	.word	0x200060a4

08005d08 <_sbrk_r>:
 8005d08:	b538      	push	{r3, r4, r5, lr}
 8005d0a:	4d06      	ldr	r5, [pc, #24]	; (8005d24 <_sbrk_r+0x1c>)
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	4604      	mov	r4, r0
 8005d10:	4608      	mov	r0, r1
 8005d12:	602b      	str	r3, [r5, #0]
 8005d14:	f7fb f918 	bl	8000f48 <_sbrk>
 8005d18:	1c43      	adds	r3, r0, #1
 8005d1a:	d102      	bne.n	8005d22 <_sbrk_r+0x1a>
 8005d1c:	682b      	ldr	r3, [r5, #0]
 8005d1e:	b103      	cbz	r3, 8005d22 <_sbrk_r+0x1a>
 8005d20:	6023      	str	r3, [r4, #0]
 8005d22:	bd38      	pop	{r3, r4, r5, pc}
 8005d24:	200061b0 	.word	0x200061b0

08005d28 <_raise_r>:
 8005d28:	291f      	cmp	r1, #31
 8005d2a:	b538      	push	{r3, r4, r5, lr}
 8005d2c:	4604      	mov	r4, r0
 8005d2e:	460d      	mov	r5, r1
 8005d30:	d904      	bls.n	8005d3c <_raise_r+0x14>
 8005d32:	2316      	movs	r3, #22
 8005d34:	6003      	str	r3, [r0, #0]
 8005d36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d3a:	bd38      	pop	{r3, r4, r5, pc}
 8005d3c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005d3e:	b112      	cbz	r2, 8005d46 <_raise_r+0x1e>
 8005d40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d44:	b94b      	cbnz	r3, 8005d5a <_raise_r+0x32>
 8005d46:	4620      	mov	r0, r4
 8005d48:	f000 f830 	bl	8005dac <_getpid_r>
 8005d4c:	462a      	mov	r2, r5
 8005d4e:	4601      	mov	r1, r0
 8005d50:	4620      	mov	r0, r4
 8005d52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d56:	f000 b817 	b.w	8005d88 <_kill_r>
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d00a      	beq.n	8005d74 <_raise_r+0x4c>
 8005d5e:	1c59      	adds	r1, r3, #1
 8005d60:	d103      	bne.n	8005d6a <_raise_r+0x42>
 8005d62:	2316      	movs	r3, #22
 8005d64:	6003      	str	r3, [r0, #0]
 8005d66:	2001      	movs	r0, #1
 8005d68:	e7e7      	b.n	8005d3a <_raise_r+0x12>
 8005d6a:	2400      	movs	r4, #0
 8005d6c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005d70:	4628      	mov	r0, r5
 8005d72:	4798      	blx	r3
 8005d74:	2000      	movs	r0, #0
 8005d76:	e7e0      	b.n	8005d3a <_raise_r+0x12>

08005d78 <raise>:
 8005d78:	4b02      	ldr	r3, [pc, #8]	; (8005d84 <raise+0xc>)
 8005d7a:	4601      	mov	r1, r0
 8005d7c:	6818      	ldr	r0, [r3, #0]
 8005d7e:	f7ff bfd3 	b.w	8005d28 <_raise_r>
 8005d82:	bf00      	nop
 8005d84:	2000000c 	.word	0x2000000c

08005d88 <_kill_r>:
 8005d88:	b538      	push	{r3, r4, r5, lr}
 8005d8a:	4d07      	ldr	r5, [pc, #28]	; (8005da8 <_kill_r+0x20>)
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	4604      	mov	r4, r0
 8005d90:	4608      	mov	r0, r1
 8005d92:	4611      	mov	r1, r2
 8005d94:	602b      	str	r3, [r5, #0]
 8005d96:	f7fb f84f 	bl	8000e38 <_kill>
 8005d9a:	1c43      	adds	r3, r0, #1
 8005d9c:	d102      	bne.n	8005da4 <_kill_r+0x1c>
 8005d9e:	682b      	ldr	r3, [r5, #0]
 8005da0:	b103      	cbz	r3, 8005da4 <_kill_r+0x1c>
 8005da2:	6023      	str	r3, [r4, #0]
 8005da4:	bd38      	pop	{r3, r4, r5, pc}
 8005da6:	bf00      	nop
 8005da8:	200061b0 	.word	0x200061b0

08005dac <_getpid_r>:
 8005dac:	f7fb b83c 	b.w	8000e28 <_getpid>

08005db0 <__sread>:
 8005db0:	b510      	push	{r4, lr}
 8005db2:	460c      	mov	r4, r1
 8005db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db8:	f000 f8a0 	bl	8005efc <_read_r>
 8005dbc:	2800      	cmp	r0, #0
 8005dbe:	bfab      	itete	ge
 8005dc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005dc2:	89a3      	ldrhlt	r3, [r4, #12]
 8005dc4:	181b      	addge	r3, r3, r0
 8005dc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005dca:	bfac      	ite	ge
 8005dcc:	6563      	strge	r3, [r4, #84]	; 0x54
 8005dce:	81a3      	strhlt	r3, [r4, #12]
 8005dd0:	bd10      	pop	{r4, pc}

08005dd2 <__swrite>:
 8005dd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dd6:	461f      	mov	r7, r3
 8005dd8:	898b      	ldrh	r3, [r1, #12]
 8005dda:	05db      	lsls	r3, r3, #23
 8005ddc:	4605      	mov	r5, r0
 8005dde:	460c      	mov	r4, r1
 8005de0:	4616      	mov	r6, r2
 8005de2:	d505      	bpl.n	8005df0 <__swrite+0x1e>
 8005de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005de8:	2302      	movs	r3, #2
 8005dea:	2200      	movs	r2, #0
 8005dec:	f000 f868 	bl	8005ec0 <_lseek_r>
 8005df0:	89a3      	ldrh	r3, [r4, #12]
 8005df2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005df6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005dfa:	81a3      	strh	r3, [r4, #12]
 8005dfc:	4632      	mov	r2, r6
 8005dfe:	463b      	mov	r3, r7
 8005e00:	4628      	mov	r0, r5
 8005e02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e06:	f000 b817 	b.w	8005e38 <_write_r>

08005e0a <__sseek>:
 8005e0a:	b510      	push	{r4, lr}
 8005e0c:	460c      	mov	r4, r1
 8005e0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e12:	f000 f855 	bl	8005ec0 <_lseek_r>
 8005e16:	1c43      	adds	r3, r0, #1
 8005e18:	89a3      	ldrh	r3, [r4, #12]
 8005e1a:	bf15      	itete	ne
 8005e1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005e1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005e22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005e26:	81a3      	strheq	r3, [r4, #12]
 8005e28:	bf18      	it	ne
 8005e2a:	81a3      	strhne	r3, [r4, #12]
 8005e2c:	bd10      	pop	{r4, pc}

08005e2e <__sclose>:
 8005e2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e32:	f000 b813 	b.w	8005e5c <_close_r>
	...

08005e38 <_write_r>:
 8005e38:	b538      	push	{r3, r4, r5, lr}
 8005e3a:	4d07      	ldr	r5, [pc, #28]	; (8005e58 <_write_r+0x20>)
 8005e3c:	4604      	mov	r4, r0
 8005e3e:	4608      	mov	r0, r1
 8005e40:	4611      	mov	r1, r2
 8005e42:	2200      	movs	r2, #0
 8005e44:	602a      	str	r2, [r5, #0]
 8005e46:	461a      	mov	r2, r3
 8005e48:	f7fb f82d 	bl	8000ea6 <_write>
 8005e4c:	1c43      	adds	r3, r0, #1
 8005e4e:	d102      	bne.n	8005e56 <_write_r+0x1e>
 8005e50:	682b      	ldr	r3, [r5, #0]
 8005e52:	b103      	cbz	r3, 8005e56 <_write_r+0x1e>
 8005e54:	6023      	str	r3, [r4, #0]
 8005e56:	bd38      	pop	{r3, r4, r5, pc}
 8005e58:	200061b0 	.word	0x200061b0

08005e5c <_close_r>:
 8005e5c:	b538      	push	{r3, r4, r5, lr}
 8005e5e:	4d06      	ldr	r5, [pc, #24]	; (8005e78 <_close_r+0x1c>)
 8005e60:	2300      	movs	r3, #0
 8005e62:	4604      	mov	r4, r0
 8005e64:	4608      	mov	r0, r1
 8005e66:	602b      	str	r3, [r5, #0]
 8005e68:	f7fb f839 	bl	8000ede <_close>
 8005e6c:	1c43      	adds	r3, r0, #1
 8005e6e:	d102      	bne.n	8005e76 <_close_r+0x1a>
 8005e70:	682b      	ldr	r3, [r5, #0]
 8005e72:	b103      	cbz	r3, 8005e76 <_close_r+0x1a>
 8005e74:	6023      	str	r3, [r4, #0]
 8005e76:	bd38      	pop	{r3, r4, r5, pc}
 8005e78:	200061b0 	.word	0x200061b0

08005e7c <_fstat_r>:
 8005e7c:	b538      	push	{r3, r4, r5, lr}
 8005e7e:	4d07      	ldr	r5, [pc, #28]	; (8005e9c <_fstat_r+0x20>)
 8005e80:	2300      	movs	r3, #0
 8005e82:	4604      	mov	r4, r0
 8005e84:	4608      	mov	r0, r1
 8005e86:	4611      	mov	r1, r2
 8005e88:	602b      	str	r3, [r5, #0]
 8005e8a:	f7fb f834 	bl	8000ef6 <_fstat>
 8005e8e:	1c43      	adds	r3, r0, #1
 8005e90:	d102      	bne.n	8005e98 <_fstat_r+0x1c>
 8005e92:	682b      	ldr	r3, [r5, #0]
 8005e94:	b103      	cbz	r3, 8005e98 <_fstat_r+0x1c>
 8005e96:	6023      	str	r3, [r4, #0]
 8005e98:	bd38      	pop	{r3, r4, r5, pc}
 8005e9a:	bf00      	nop
 8005e9c:	200061b0 	.word	0x200061b0

08005ea0 <_isatty_r>:
 8005ea0:	b538      	push	{r3, r4, r5, lr}
 8005ea2:	4d06      	ldr	r5, [pc, #24]	; (8005ebc <_isatty_r+0x1c>)
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	4604      	mov	r4, r0
 8005ea8:	4608      	mov	r0, r1
 8005eaa:	602b      	str	r3, [r5, #0]
 8005eac:	f7fb f833 	bl	8000f16 <_isatty>
 8005eb0:	1c43      	adds	r3, r0, #1
 8005eb2:	d102      	bne.n	8005eba <_isatty_r+0x1a>
 8005eb4:	682b      	ldr	r3, [r5, #0]
 8005eb6:	b103      	cbz	r3, 8005eba <_isatty_r+0x1a>
 8005eb8:	6023      	str	r3, [r4, #0]
 8005eba:	bd38      	pop	{r3, r4, r5, pc}
 8005ebc:	200061b0 	.word	0x200061b0

08005ec0 <_lseek_r>:
 8005ec0:	b538      	push	{r3, r4, r5, lr}
 8005ec2:	4d07      	ldr	r5, [pc, #28]	; (8005ee0 <_lseek_r+0x20>)
 8005ec4:	4604      	mov	r4, r0
 8005ec6:	4608      	mov	r0, r1
 8005ec8:	4611      	mov	r1, r2
 8005eca:	2200      	movs	r2, #0
 8005ecc:	602a      	str	r2, [r5, #0]
 8005ece:	461a      	mov	r2, r3
 8005ed0:	f7fb f82c 	bl	8000f2c <_lseek>
 8005ed4:	1c43      	adds	r3, r0, #1
 8005ed6:	d102      	bne.n	8005ede <_lseek_r+0x1e>
 8005ed8:	682b      	ldr	r3, [r5, #0]
 8005eda:	b103      	cbz	r3, 8005ede <_lseek_r+0x1e>
 8005edc:	6023      	str	r3, [r4, #0]
 8005ede:	bd38      	pop	{r3, r4, r5, pc}
 8005ee0:	200061b0 	.word	0x200061b0

08005ee4 <__malloc_lock>:
 8005ee4:	4801      	ldr	r0, [pc, #4]	; (8005eec <__malloc_lock+0x8>)
 8005ee6:	f7ff bdff 	b.w	8005ae8 <__retarget_lock_acquire_recursive>
 8005eea:	bf00      	nop
 8005eec:	200061a8 	.word	0x200061a8

08005ef0 <__malloc_unlock>:
 8005ef0:	4801      	ldr	r0, [pc, #4]	; (8005ef8 <__malloc_unlock+0x8>)
 8005ef2:	f7ff bdfa 	b.w	8005aea <__retarget_lock_release_recursive>
 8005ef6:	bf00      	nop
 8005ef8:	200061a8 	.word	0x200061a8

08005efc <_read_r>:
 8005efc:	b538      	push	{r3, r4, r5, lr}
 8005efe:	4d07      	ldr	r5, [pc, #28]	; (8005f1c <_read_r+0x20>)
 8005f00:	4604      	mov	r4, r0
 8005f02:	4608      	mov	r0, r1
 8005f04:	4611      	mov	r1, r2
 8005f06:	2200      	movs	r2, #0
 8005f08:	602a      	str	r2, [r5, #0]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	f7fa ffae 	bl	8000e6c <_read>
 8005f10:	1c43      	adds	r3, r0, #1
 8005f12:	d102      	bne.n	8005f1a <_read_r+0x1e>
 8005f14:	682b      	ldr	r3, [r5, #0]
 8005f16:	b103      	cbz	r3, 8005f1a <_read_r+0x1e>
 8005f18:	6023      	str	r3, [r4, #0]
 8005f1a:	bd38      	pop	{r3, r4, r5, pc}
 8005f1c:	200061b0 	.word	0x200061b0

08005f20 <floor>:
 8005f20:	ec51 0b10 	vmov	r0, r1, d0
 8005f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f28:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005f2c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005f30:	2e13      	cmp	r6, #19
 8005f32:	ee10 5a10 	vmov	r5, s0
 8005f36:	ee10 8a10 	vmov	r8, s0
 8005f3a:	460c      	mov	r4, r1
 8005f3c:	dc32      	bgt.n	8005fa4 <floor+0x84>
 8005f3e:	2e00      	cmp	r6, #0
 8005f40:	da14      	bge.n	8005f6c <floor+0x4c>
 8005f42:	a333      	add	r3, pc, #204	; (adr r3, 8006010 <floor+0xf0>)
 8005f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f48:	f7fa f998 	bl	800027c <__adddf3>
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	2300      	movs	r3, #0
 8005f50:	f7fa fbc8 	bl	80006e4 <__aeabi_dcmpgt>
 8005f54:	b138      	cbz	r0, 8005f66 <floor+0x46>
 8005f56:	2c00      	cmp	r4, #0
 8005f58:	da57      	bge.n	800600a <floor+0xea>
 8005f5a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005f5e:	431d      	orrs	r5, r3
 8005f60:	d001      	beq.n	8005f66 <floor+0x46>
 8005f62:	4c2d      	ldr	r4, [pc, #180]	; (8006018 <floor+0xf8>)
 8005f64:	2500      	movs	r5, #0
 8005f66:	4621      	mov	r1, r4
 8005f68:	4628      	mov	r0, r5
 8005f6a:	e025      	b.n	8005fb8 <floor+0x98>
 8005f6c:	4f2b      	ldr	r7, [pc, #172]	; (800601c <floor+0xfc>)
 8005f6e:	4137      	asrs	r7, r6
 8005f70:	ea01 0307 	and.w	r3, r1, r7
 8005f74:	4303      	orrs	r3, r0
 8005f76:	d01f      	beq.n	8005fb8 <floor+0x98>
 8005f78:	a325      	add	r3, pc, #148	; (adr r3, 8006010 <floor+0xf0>)
 8005f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f7e:	f7fa f97d 	bl	800027c <__adddf3>
 8005f82:	2200      	movs	r2, #0
 8005f84:	2300      	movs	r3, #0
 8005f86:	f7fa fbad 	bl	80006e4 <__aeabi_dcmpgt>
 8005f8a:	2800      	cmp	r0, #0
 8005f8c:	d0eb      	beq.n	8005f66 <floor+0x46>
 8005f8e:	2c00      	cmp	r4, #0
 8005f90:	bfbe      	ittt	lt
 8005f92:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005f96:	fa43 f606 	asrlt.w	r6, r3, r6
 8005f9a:	19a4      	addlt	r4, r4, r6
 8005f9c:	ea24 0407 	bic.w	r4, r4, r7
 8005fa0:	2500      	movs	r5, #0
 8005fa2:	e7e0      	b.n	8005f66 <floor+0x46>
 8005fa4:	2e33      	cmp	r6, #51	; 0x33
 8005fa6:	dd0b      	ble.n	8005fc0 <floor+0xa0>
 8005fa8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005fac:	d104      	bne.n	8005fb8 <floor+0x98>
 8005fae:	ee10 2a10 	vmov	r2, s0
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	f7fa f962 	bl	800027c <__adddf3>
 8005fb8:	ec41 0b10 	vmov	d0, r0, r1
 8005fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fc0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8005fc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005fc8:	fa23 f707 	lsr.w	r7, r3, r7
 8005fcc:	4207      	tst	r7, r0
 8005fce:	d0f3      	beq.n	8005fb8 <floor+0x98>
 8005fd0:	a30f      	add	r3, pc, #60	; (adr r3, 8006010 <floor+0xf0>)
 8005fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd6:	f7fa f951 	bl	800027c <__adddf3>
 8005fda:	2200      	movs	r2, #0
 8005fdc:	2300      	movs	r3, #0
 8005fde:	f7fa fb81 	bl	80006e4 <__aeabi_dcmpgt>
 8005fe2:	2800      	cmp	r0, #0
 8005fe4:	d0bf      	beq.n	8005f66 <floor+0x46>
 8005fe6:	2c00      	cmp	r4, #0
 8005fe8:	da02      	bge.n	8005ff0 <floor+0xd0>
 8005fea:	2e14      	cmp	r6, #20
 8005fec:	d103      	bne.n	8005ff6 <floor+0xd6>
 8005fee:	3401      	adds	r4, #1
 8005ff0:	ea25 0507 	bic.w	r5, r5, r7
 8005ff4:	e7b7      	b.n	8005f66 <floor+0x46>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005ffc:	fa03 f606 	lsl.w	r6, r3, r6
 8006000:	4435      	add	r5, r6
 8006002:	4545      	cmp	r5, r8
 8006004:	bf38      	it	cc
 8006006:	18e4      	addcc	r4, r4, r3
 8006008:	e7f2      	b.n	8005ff0 <floor+0xd0>
 800600a:	2500      	movs	r5, #0
 800600c:	462c      	mov	r4, r5
 800600e:	e7aa      	b.n	8005f66 <floor+0x46>
 8006010:	8800759c 	.word	0x8800759c
 8006014:	7e37e43c 	.word	0x7e37e43c
 8006018:	bff00000 	.word	0xbff00000
 800601c:	000fffff 	.word	0x000fffff

08006020 <_init>:
 8006020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006022:	bf00      	nop
 8006024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006026:	bc08      	pop	{r3}
 8006028:	469e      	mov	lr, r3
 800602a:	4770      	bx	lr

0800602c <_fini>:
 800602c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800602e:	bf00      	nop
 8006030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006032:	bc08      	pop	{r3}
 8006034:	469e      	mov	lr, r3
 8006036:	4770      	bx	lr
