"use strict";(self.webpackChunkcomputer_architecture=self.webpackChunkcomputer_architecture||[]).push([[3254],{5680:(e,r,t)=>{t.d(r,{xA:()=>m,yg:()=>s});var a=t(6540);function n(e,r,t){return r in e?Object.defineProperty(e,r,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[r]=t,e}function i(e,r){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);r&&(a=a.filter((function(r){return Object.getOwnPropertyDescriptor(e,r).enumerable}))),t.push.apply(t,a)}return t}function l(e){for(var r=1;r<arguments.length;r++){var t=null!=arguments[r]?arguments[r]:{};r%2?i(Object(t),!0).forEach((function(r){n(e,r,t[r])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):i(Object(t)).forEach((function(r){Object.defineProperty(e,r,Object.getOwnPropertyDescriptor(t,r))}))}return e}function o(e,r){if(null==e)return{};var t,a,n=function(e,r){if(null==e)return{};var t,a,n={},i=Object.keys(e);for(a=0;a<i.length;a++)t=i[a],r.indexOf(t)>=0||(n[t]=e[t]);return n}(e,r);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);for(a=0;a<i.length;a++)t=i[a],r.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(n[t]=e[t])}return n}var u=a.createContext({}),p=function(e){var r=a.useContext(u),t=r;return e&&(t="function"==typeof e?e(r):l(l({},r),e)),t},m=function(e){var r=p(e.components);return a.createElement(u.Provider,{value:r},e.children)},c="mdxType",g={inlineCode:"code",wrapper:function(e){var r=e.children;return a.createElement(a.Fragment,{},r)}},d=a.forwardRef((function(e,r){var t=e.components,n=e.mdxType,i=e.originalType,u=e.parentName,m=o(e,["components","mdxType","originalType","parentName"]),c=p(t),d=n,s=c["".concat(u,".").concat(d)]||c[d]||g[d]||i;return t?a.createElement(s,l(l({ref:r},m),{},{components:t})):a.createElement(s,l({ref:r},m))}));function s(e,r){var t=arguments,n=r&&r.mdxType;if("string"==typeof e||n){var i=t.length,l=new Array(i);l[0]=d;var o={};for(var u in r)hasOwnProperty.call(r,u)&&(o[u]=r[u]);o.originalType=e,o[c]="string"==typeof e?e:n,l[1]=o;for(var p=2;p<i;p++)l[p]=t[p];return a.createElement.apply(null,l)}return a.createElement.apply(null,t)}d.displayName="MDXCreateElement"},6677:(e,r,t)=>{t.r(r),t.d(r,{assets:()=>u,contentTitle:()=>l,default:()=>g,frontMatter:()=>i,metadata:()=>o,toc:()=>p});var a=t(8168),n=(t(6540),t(5680));const i={},l="Practic\u0103:",o={unversionedId:"Laboratoare/1 Verilog Combina\u021bional/Descriere structurala/Practic\u0103/README",id:"Laboratoare/1 Verilog Combina\u021bional/Descriere structurala/Practic\u0103/README",title:"Practic\u0103:",description:"1. Sumator elementar complet, utiliz\xe2nd sumatoare elementare par\u021biale.",source:"@site/docs/Laboratoare/1 Verilog Combina\u021bional/Descriere structurala/Practic\u0103/README.md",sourceDirName:"Laboratoare/1 Verilog Combina\u021bional/Descriere structurala/Practic\u0103",slug:"/Laboratoare/1 Verilog Combina\u021bional/Descriere structurala/Practic\u0103/",permalink:"/computer-architecture/Laboratoare/1 Verilog Combina\u021bional/Descriere structurala/Practic\u0103/",draft:!1,tags:[],version:"current",frontMatter:{},sidebar:"sidebar",previous:{title:"Structura limbajului Verilog",permalink:"/computer-architecture/Laboratoare/1 Verilog Combina\u021bional/Descriere structurala/Teorie/"},next:{title:"2 Verilog Combina\u021bional",permalink:"/computer-architecture/Laboratoare/2 Verilog Combina\u021bional/"}},u={},p=[{value:"1. <strong>Sumator elementar complet</strong>, utiliz\xe2nd sumatoare elementare par\u021biale.",id:"1-sumator-elementar-complet-utiliz\xe2nd-sumatoare-elementare-par\u021biale",level:2},{value:"2. <strong>Sumator pe 4 bi\u021bi</strong>, cu dou\u0103 intr\u0103ri \u0219i dou\u0103 ie\u0219iri.",id:"2-sumator-pe-4-bi\u021bi-cu-dou\u0103-intr\u0103ri-\u0219i-dou\u0103-ie\u0219iri",level:2},{value:"3. <strong>Sumator pe 6 bi\u021bi</strong>, cu dou\u0103 intr\u0103ri \u0219i o ie\u0219ire.",id:"3-sumator-pe-6-bi\u021bi-cu-dou\u0103-intr\u0103ri-\u0219i-o-ie\u0219ire",level:2},{value:"4. <strong>Comparator</strong> pe un bit.",id:"4-comparator-pe-un-bit",level:2},{value:"Test",id:"test",level:2}],m={toc:p},c="wrapper";function g(e){let{components:r,...t}=e;return(0,n.yg)(c,(0,a.A)({},m,t,{components:r,mdxType:"MDXLayout"}),(0,n.yg)("h1",{id:"practic\u0103"},"Practic\u0103:"),(0,n.yg)("h2",{id:"1-sumator-elementar-complet-utiliz\xe2nd-sumatoare-elementare-par\u021biale"},"1. ",(0,n.yg)("strong",{parentName:"h2"},"Sumator elementar complet"),", utiliz\xe2nd sumatoare elementare par\u021biale."),(0,n.yg)("p",null,"  Solu\u021bia se afl\u0103 \xeen repo-ul materiei ",(0,n.yg)("a",{parentName:"p",href:"https://github.com/cs-pub-ro/computer-architecture/tree/main/chapters/verilog/basic/drills/tasks/fulladder"},"GitHub"),". Implementarea unui sumatoar elementar par\u021bial se poate g\u0103si \xeen fi\u0219ierul ",(0,n.yg)("inlineCode",{parentName:"p"},"halfadder.v"),", iar sumator elementar complet \xeen ",(0,n.yg)("inlineCode",{parentName:"p"},"fulladder.v"),". Observa\u021bi modul \xeen care sunt declarate sumatoarele elementare part\u021biale."),(0,n.yg)("pre",null,(0,n.yg)("code",{parentName:"pre",className:"language-verilog"},"halfadder l_m_halfadder_0( .o_w_s(l_w_s0), .o_w_cout(l_w_c0), .i_w_a(i_w_a), .i_w_b(i_w_b) );\nhalfadder l_m_halfadder_1( .o_w_s(o_w_s), .o_w_cout(l_w_c1), .i_w_a(i_w_cin), .i_w_b(l_w_s0) );\n")),(0,n.yg)("p",null,"  Pentru a crea proiectul putem folosi comanda ",(0,n.yg)("inlineCode",{parentName:"p"},"make build"),". Pentru simulare ",(0,n.yg)("inlineCode",{parentName:"p"},"make simluation")," \u0219i pentru a deschide \xeentreg proiectul \xeen vivado \u0219i a avea posibilitatea de a \xeenc\u0103rca pe FPGA ",(0,n.yg)("inlineCode",{parentName:"p"},"make vivado"),"."),(0,n.yg)("h2",{id:"2-sumator-pe-4-bi\u021bi-cu-dou\u0103-intr\u0103ri-\u0219i-dou\u0103-ie\u0219iri"},"2. ",(0,n.yg)("strong",{parentName:"h2"},"Sumator pe 4 bi\u021bi"),", cu dou\u0103 intr\u0103ri \u0219i dou\u0103 ie\u0219iri."),(0,n.yg)("p",null,"  Solu\u021bia se afl\u0103 \xeen repo-ul materiei ",(0,n.yg)("a",{parentName:"p",href:"https://github.com/cs-pub-ro/computer-architecture/tree/main/chapters/verilog/basic/drills/tasks/adder_4bits"},"GitHub"),". Rula\u021bi simulare (",(0,n.yg)("inlineCode",{parentName:"p"},"make simluation"),") \u0219i verifica\u021bi corectitudinea sumatorului vizualiz\xe2nd semnalele \xeen baza 10. "),(0,n.yg)("h2",{id:"3-sumator-pe-6-bi\u021bi-cu-dou\u0103-intr\u0103ri-\u0219i-o-ie\u0219ire"},"3. ",(0,n.yg)("strong",{parentName:"h2"},"Sumator pe 6 bi\u021bi"),", cu dou\u0103 intr\u0103ri \u0219i o ie\u0219ire."),(0,n.yg)("p",null,"  Solu\u021bia se afl\u0103 \xeen repo-ul materiei ",(0,n.yg)("a",{parentName:"p",href:"https://github.com/cs-pub-ro/computer-architecture/tree/main/chapters/verilog/basic/drills/tasks/adder_6bits"},"GitHub"),". \xcenc\u0103rca\u021bi programul pe FPGA (",(0,n.yg)("inlineCode",{parentName:"p"},"make vivado"),"), urm\u0103rind ghidul."),(0,n.yg)("h2",{id:"4-comparator-pe-un-bit"},"4. ",(0,n.yg)("strong",{parentName:"h2"},"Comparator")," pe un bit."),(0,n.yg)("p",null,"  Acesta are dou\u0103 intr\u0103ri \u0219i 3 ie\u0219iri (pentru mai mic, egal \u0219i mai mare). Solu\u021bia se afl\u0103 \xeen repo-ul materiei ",(0,n.yg)("a",{parentName:"p",href:"https://github.com/cs-pub-ro/computer-architecture/tree/main/chapters/verilog/basic/drills/tasks/comparator"},"GitHub"),". Simula\u021bi \u0219i \xeenc\u0103rca\u021bi pe FPGA."),(0,n.yg)("h2",{id:"test"},"Test"),(0,n.yg)("p",null,"  Ave\u021bi urm\u0103torul tabel de adev\u0103r:"),(0,n.yg)("table",null,(0,n.yg)("thead",{parentName:"table"},(0,n.yg)("tr",{parentName:"thead"},(0,n.yg)("th",{parentName:"tr",align:null},"a"),(0,n.yg)("th",{parentName:"tr",align:null},"b"),(0,n.yg)("th",{parentName:"tr",align:null},"c"),(0,n.yg)("th",{parentName:"tr",align:null},"f"))),(0,n.yg)("tbody",{parentName:"table"},(0,n.yg)("tr",{parentName:"tbody"},(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"1")),(0,n.yg)("tr",{parentName:"tbody"},(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"0")),(0,n.yg)("tr",{parentName:"tbody"},(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"0")),(0,n.yg)("tr",{parentName:"tbody"},(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"0")),(0,n.yg)("tr",{parentName:"tbody"},(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"1")),(0,n.yg)("tr",{parentName:"tbody"},(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"1")),(0,n.yg)("tr",{parentName:"tbody"},(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"0"),(0,n.yg)("td",{parentName:"tr",align:null},"1")),(0,n.yg)("tr",{parentName:"tbody"},(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"1"),(0,n.yg)("td",{parentName:"tr",align:null},"0")))),(0,n.yg)("p",null,"  Intr\u0103rile sun ",(0,n.yg)("inlineCode",{parentName:"p"},"a"),", ",(0,n.yg)("inlineCode",{parentName:"p"},"b"),", ",(0,n.yg)("inlineCode",{parentName:"p"},"c")," iar ie\u0219irea este ",(0,n.yg)("inlineCode",{parentName:"p"},"f"),". Implementa\u021bi modulul verilog este definit de acest tabel de adev\u0103r."))}g.isMDXComponent=!0}}]);