---
layout: default
title: MRAM
---

---

# ğŸ§² MRAMï¼ˆMagnetoresistive Random Access Memoryï¼‰

---

## ğŸ“˜ æ¦‚è¦ / Overview

MRAMã¯ã€**ç£æ°—ãƒˆãƒ³ãƒãƒ«æ¥åˆï¼ˆMTJ: Magnetic Tunnel Junctionï¼‰**ã‚’åˆ©ç”¨ã—ã¦æƒ…å ±ã‚’è¨˜æ†¶ã™ã‚‹**ä¸æ®ç™ºæ€§ãƒ¡ãƒ¢ãƒª**ã§ã™ã€‚  
MRAM is a **non-volatile memory** that stores information using **Magnetic Tunnel Junctions (MTJs)**.

ã‚¹ãƒ”ãƒ³åæ¥µé›»æµã§ç£åŒ–çŠ¶æ…‹ã‚’åˆ¶å¾¡ã™ã‚‹ã“ã¨ã§ã€ã€Œ1ã€ã¾ãŸã¯ã€Œ0ã€ã‚’è¨˜éŒ²ãƒ»ä¿æŒã§ãã€**é›»æºOFFã§ã‚‚ãƒ‡ãƒ¼ã‚¿ãŒæ¶ˆãˆã¾ã›ã‚“**ã€‚  
Using spin-polarized currents to switch magnetic states allows data retention even when the power is off.

- **é«˜é€Ÿãƒ»é«˜è€ä¹…ãƒ»ä¸æ®ç™ºæ€§**ã¨ã„ã†ç‰¹æ€§ã‚’å…¼ã­å‚™ãˆ  
- Combines **high-speed, high-endurance, and non-volatility**

---

## ğŸ§© æ§‹é€ ï¼šMTJã‚»ãƒ«ï¼ˆç£æ°—ãƒˆãƒ³ãƒãƒ«æ¥åˆï¼‰ / Structure: MTJ Cell

```
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â”‚  ç£æ€§å›ºå®šå±¤ï¼ˆæ–¹å‘ä¸€å®šï¼‰ â”‚  Fixed Magnetic Layer
 â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
 â”‚  çµ¶ç¸ãƒˆãƒ³ãƒãƒ«å±¤       â”‚  Tunnel Barrier
 â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
 â”‚  ç£æ€§å¯å¤‰å±¤ï¼ˆæ›¸æ›å¯èƒ½ï¼‰ â”‚  Free Magnetic Layer
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ å‹•ä½œåŸç† / Operating Principle

| çŠ¶æ…‹ / State | ç£åŒ–æ–¹å‘ / Magnetic Orientation | æŠµæŠ— / Resistance | è«–ç†å€¤ / Logic |
|--------------|-------------------------------|------------------|----------------|
| å¹³è¡Œ / Parallel | â†‘â†‘ or â†“â†“ | Low / ä½ | 1 |
| åå¹³è¡Œ / Antiparallel | â†‘â†“ or â†“â†‘ | High / é«˜ | 0 |

- æ›¸ãè¾¼ã¿ï¼šã‚¹ãƒ”ãƒ³åæ¥µé›»æµã«ã‚ˆã‚Š**å¯å¤‰å±¤ã®ç£åŒ–ã‚’åè»¢**  
  Write: Flip the free layer's magnetization with spin-polarized current  
- èª­ã¿å‡ºã—ï¼š**éç ´å£Šèª­ã¿å‡ºã—**ã§æŠµæŠ—ã‚’æ¤œå‡º  
  Read: **Non-destructive readout** by sensing resistance

---

## ğŸ” æ›¸ãè¾¼ã¿æ–¹å¼ã®ç¨®é¡ / Types of Write Mechanisms

| æ–¹å¼ / Type | ç‰¹å¾´ / Feature | çŠ¶æ³ / Status |
|-------------|----------------|----------------|
| STT-MRAMï¼ˆSpin-Transfer Torqueï¼‰ | ã‚»ãƒ«ã‚’é€šã‚‹é›»æµã§ç£åŒ–åè»¢ / Current through cell flips spin | é‡ç”£ä¸­ / Mass production |
| SOT-MRAMï¼ˆSpin-Orbit Torqueï¼‰ | æ¨ªé›»æµã§é«˜é€Ÿæ›¸è¾¼ / Fast write via transverse current | é–‹ç™ºä¸­ / Under development |

ğŸ’¡ **STT**ã¯ã‚·ãƒ³ãƒ—ãƒ«æ§‹é€ ã€**SOT**ã¯é«˜æ€§èƒ½ã€‚è¨­è¨ˆãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•ãŒé‡è¦ã§ã™ã€‚  
ğŸ’¡ STT offers simpler design; SOT provides better performance â€” tradeoffs matter.

---

## ğŸ“Š ç‰¹æ€§æ¯”è¼ƒè¡¨ / Comparison Table

| é …ç›® / Feature | MRAM | SRAM | DRAM | Flash |
|----------------|------|------|------|--------|
| ä¸æ®ç™ºæ€§ / Non-volatility | â— | Ã— | Ã— | â— |
| æ›¸æ›å›æ•° / Write Endurance | â—ï¼ˆ>10Â¹âµï¼‰ | â— | â— | â–³ï¼ˆ10â´ã€œ10âµï¼‰ |
| æ›¸æ›é€Ÿåº¦ / Write Speed | â—ï¼ˆSRAMä¸¦ / Comparable to SRAMï¼‰ | â— | â—‹ | Ã—ï¼ˆÂµsã€œmsï¼‰ |
| æ¶ˆè²»é›»åŠ› / Power Consumption | â—‹ï¼ˆä¸­ / Mediumï¼‰ | â—‹ | â–³ | â— |
| é¢ç©åŠ¹ç‡ / Area Efficiency | â—‹ï¼ˆ1T1MTJï¼‰ | â–³ï¼ˆ6Tï¼‰ | â—ï¼ˆ1T1Cï¼‰ | â— |

---

## ğŸ§ª æŠ€è¡“å±•é–‹ã¨è£½å“åŒ– / Technology and Commercialization

- **PDKå¯¾å¿œ**ï¼šTSMC / Samsung / GlobalFoundries ãªã©ã§ eMRAM å¯¾å¿œ  
  Supported by major foundries (TSMC, Samsung, GF) in PDKs
- **28nmãƒ—ãƒ­ã‚»ã‚¹ã§eFlashä»£æ›¿ã«æ¡ç”¨ä¾‹ã‚ã‚Š**  
  Used as eFlash replacement at 28nm nodes
- **ç”¨é€”ä¾‹**ï¼šãƒã‚¤ã‚³ãƒ³ã€IoTã€ã‚»ãƒ³ã‚µã€AIãƒãƒƒãƒ—  
  Applications: MCUs, IoT, sensors, AI SoCs

---

## ğŸš§ æŠ€è¡“èª²é¡Œ / Technical Challenges

- é«˜é›»æµã«ã‚ˆã‚‹ç†±å•é¡Œ / Heat management for high write current  
- CMOSã¨ã®çµ±åˆé›£æ˜“åº¦ / Integration challenges with CMOS  
- é¢ç©åŠ¹ç‡ã®æ”¹å–„ / Improving cell area efficiency  

---

## ğŸ§­ SoCè¨­è¨ˆã§ã®æ„ç¾© / Value in SoC Design

| æ´»ç”¨ä¾‹ / Use Case | åŠ¹æœ / Benefit |
|------------------|----------------|
| eFlashä»£æ›¿ | é«˜è€ä¹…ãƒ»é«˜é€Ÿæ›¸æ›ãˆ |
| ã‚­ãƒ£ãƒƒã‚·ãƒ¥ | ä¸æ®ç™ºã‚­ãƒ£ãƒƒã‚·ãƒ¥ã«ã‚ˆã‚‹å³èµ·å‹• |
| IoT/çœé›»åŠ›SoC | å¾…æ©Ÿé›»åŠ›å‰Šæ¸›ã€ãƒªãƒ¼ã‚¯æŠ‘åˆ¶ |
| ã‚»ã‚­ãƒ¥ã‚¢ç”¨é€” | é›»æºæ–­ã§ã‚‚çŠ¶æ…‹ä¿æŒï¼ˆã‚»ã‚­ãƒ¥ã‚¢ãƒ–ãƒ¼ãƒˆï¼‰ |

---

## ğŸ“š æ•™æçš„ä¾¡å€¤ / Educational Value

- ã‚¹ãƒ”ãƒ³ãƒˆãƒ­ãƒ‹ã‚¯ã‚¹å¿œç”¨ã®å¥½ä¾‹ / Example of spintronics in action  
- Flash, FeRAM ã¨ã®æ¯”è¼ƒæ•™æ / Comparative memory education  
- STT vs SOT ã®è¨­è¨ˆé¸å®šåŠ›è‚²æˆ / Learning to choose design options

---

## ğŸ”— é–¢é€£ç« ãƒ»ãƒªãƒ³ã‚¯ / Related Chapters

- [feram.md](./feram.md)ï¼šFeRAMã¨ã®æ§‹é€ æ¯”è¼ƒ / FeRAM comparison  
- [åŸºç¤ç·¨ ç¬¬4ç« ](../chapter4_mos_characteristics/)ï¼šCMOSå›è·¯ã¨ä¸æ®ç™ºç´ å­è¨­è¨ˆ  
- [å¿œç”¨ç·¨ ç¬¬5ç« ](../d_chapter5_analog_mixed_signal/)ï¼šæ··è¼‰LSIã¨è¨˜æ†¶åˆ¶å¾¡

---

ğŸ˜ [å¿œç”¨ç·¨ ç¬¬1ç« ï¼šãƒ¡ãƒ¢ãƒªæŠ€è¡“ï½œApplied Chapter 1: Memory Technologies](../d_chapter1_memory_technologies/README.md)

---

Â© 2025 Shinichi Samizo / MIT License

