ISim log file
Running: I:\FPGA_projects\puf\xise_prj\arbiter_test_isim_par.exe -intstyle ise -gui -sdfmax /uut/=netgen/par/arbiter_puf_timesim.sdf -sdfroot /uut -tclbatch isim.cmd -wdb I:/FPGA_projects/puf/xise_prj/arbiter_test_isim_par.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
INFO: SDF backannotation was successful with SDF file netgen/par/arbiter_puf_timesim.sdf, for root module /uut/.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
