# ACE203
Project done in VHDL for course at ECE TUC

--Counter

--Finite State Machine (FSM)

--Memory
