{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676508164894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676508164911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 16:42:44 2023 " "Processing started: Wed Feb 15 16:42:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676508164911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508164911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2P2 -c Lab2P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2P2 -c Lab2P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508164912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676508166044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676508166045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2p2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab2P2-a " "Found design unit 1: Lab2P2-a" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676508181452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab2P2 " "Found entity 1: Lab2P2" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676508181452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2P2 " "Elaborating entity \"Lab2P2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676508181509 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub Lab2P2.vhd(44) " "VHDL Process Statement warning at Lab2P2.vhd(44): signal \"sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676508181511 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B2Comp Lab2P2.vhd(59) " "VHDL Process Statement warning at Lab2P2.vhd(59): signal \"B2Comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676508181512 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B1Comp Lab2P2.vhd(78) " "VHDL Process Statement warning at Lab2P2.vhd(78): signal \"B1Comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676508181513 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B2Comp Lab2P2.vhd(42) " "VHDL Process Statement warning at Lab2P2.vhd(42): inferring latch(es) for signal or variable \"B2Comp\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676508181515 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B1Comp Lab2P2.vhd(42) " "VHDL Process Statement warning at Lab2P2.vhd(42): inferring latch(es) for signal or variable \"B1Comp\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676508181515 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab2P2.vhd(112) " "VHDL Process Statement warning at Lab2P2.vhd(112): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676508181515 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab2P2.vhd(113) " "VHDL Process Statement warning at Lab2P2.vhd(113): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676508181515 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab2P2.vhd(142) " "VHDL Process Statement warning at Lab2P2.vhd(142): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676508181516 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab2P2.vhd(143) " "VHDL Process Statement warning at Lab2P2.vhd(143): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676508181516 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Lab2P2.vhd(172) " "VHDL Process Statement warning at Lab2P2.vhd(172): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676508181517 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S2 Lab2P2.vhd(185) " "VHDL Process Statement warning at Lab2P2.vhd(185): signal \"S2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676508181518 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"A1\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676508181518 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A2 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"A2\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676508181518 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outA1 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"outA1\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676508181518 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outA2 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"outA2\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676508181518 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B1 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"B1\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676508181518 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B2 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"B2\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676508181518 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outB1 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"outB1\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676508181519 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outB2 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"outB2\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676508181519 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[0\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181520 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[1\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181520 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[2\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181520 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[3\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181520 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[4\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[4\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181520 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[5\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[5\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181520 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[6\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[6\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181520 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[0\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181521 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[1\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181521 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[2\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181521 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[3\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181521 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[4\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[4\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181521 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[5\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[5\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181521 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[6\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[6\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181521 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[0\] Lab2P2.vhd(109) " "Inferred latch for \"B2\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181521 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[1\] Lab2P2.vhd(109) " "Inferred latch for \"B2\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181521 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[2\] Lab2P2.vhd(109) " "Inferred latch for \"B2\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181523 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[3\] Lab2P2.vhd(109) " "Inferred latch for \"B2\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181523 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[0\] Lab2P2.vhd(109) " "Inferred latch for \"B1\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181523 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[1\] Lab2P2.vhd(109) " "Inferred latch for \"B1\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181523 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[2\] Lab2P2.vhd(109) " "Inferred latch for \"B1\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181523 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[3\] Lab2P2.vhd(109) " "Inferred latch for \"B1\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181523 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[0\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181523 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[1\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181523 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[2\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181523 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[3\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181523 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[4\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[4\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181524 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[5\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[5\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181524 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[6\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[6\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181524 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[0\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181524 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[1\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181524 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[2\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181524 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[3\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181524 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[4\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[4\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181524 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[5\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[5\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181524 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[6\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[6\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181524 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[0\] Lab2P2.vhd(109) " "Inferred latch for \"A2\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181525 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[1\] Lab2P2.vhd(109) " "Inferred latch for \"A2\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181525 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[2\] Lab2P2.vhd(109) " "Inferred latch for \"A2\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181525 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[3\] Lab2P2.vhd(109) " "Inferred latch for \"A2\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181525 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[0\] Lab2P2.vhd(109) " "Inferred latch for \"A1\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181525 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[1\] Lab2P2.vhd(109) " "Inferred latch for \"A1\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181525 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[2\] Lab2P2.vhd(109) " "Inferred latch for \"A1\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181525 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[3\] Lab2P2.vhd(109) " "Inferred latch for \"A1\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181525 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1Comp\[0\] Lab2P2.vhd(42) " "Inferred latch for \"B1Comp\[0\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181525 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1Comp\[1\] Lab2P2.vhd(42) " "Inferred latch for \"B1Comp\[1\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181525 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1Comp\[2\] Lab2P2.vhd(42) " "Inferred latch for \"B1Comp\[2\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181526 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1Comp\[3\] Lab2P2.vhd(42) " "Inferred latch for \"B1Comp\[3\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181526 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1Comp\[4\] Lab2P2.vhd(42) " "Inferred latch for \"B1Comp\[4\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181526 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2Comp\[0\] Lab2P2.vhd(42) " "Inferred latch for \"B2Comp\[0\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181526 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2Comp\[1\] Lab2P2.vhd(42) " "Inferred latch for \"B2Comp\[1\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181526 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2Comp\[2\] Lab2P2.vhd(42) " "Inferred latch for \"B2Comp\[2\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181526 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2Comp\[3\] Lab2P2.vhd(42) " "Inferred latch for \"B2Comp\[3\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181526 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2Comp\[4\] Lab2P2.vhd(42) " "Inferred latch for \"B2Comp\[4\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508181526 "|Lab2P2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676508182320 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676508182647 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676508182647 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676508182709 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676508182709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676508182709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676508182709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676508182726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 16:43:02 2023 " "Processing ended: Wed Feb 15 16:43:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676508182726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676508182726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676508182726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676508182726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1676508184289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676508184307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 16:43:03 2023 " "Processing started: Wed Feb 15 16:43:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676508184307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676508184307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab2P2 -c Lab2P2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab2P2 -c Lab2P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676508184307 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676508184563 ""}
{ "Info" "0" "" "Project  = Lab2P2" {  } {  } 0 0 "Project  = Lab2P2" 0 0 "Fitter" 0 0 1676508184563 ""}
{ "Info" "0" "" "Revision = Lab2P2" {  } {  } 0 0 "Revision = Lab2P2" 0 0 "Fitter" 0 0 1676508184563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1676508184704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1676508184705 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2P2 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Lab2P2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676508184713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676508184761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676508184761 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676508185038 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676508185073 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676508185392 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1676508189583 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676508189645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676508189653 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676508189653 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676508189654 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676508189654 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676508189654 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676508189654 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676508189655 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1676508189655 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676508189655 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676508189693 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "52 " "The Timing Analyzer is analyzing 52 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1676508192235 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2P2.sdc " "Synopsys Design Constraints File file not found: 'Lab2P2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676508192235 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676508192236 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676508192237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1676508192239 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676508192239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676508192244 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1676508192340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676508196410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676508200429 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676508201150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676508201151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676508202329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/tbwil/Documents/CPEN312/Lab22/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1676508204192 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676508204192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1676508206190 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676508206190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676508206195 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1676508207680 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676508207702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676508208197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676508208197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676508208688 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676508211229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tbwil/Documents/CPEN312/Lab22/output_files/Lab2P2.fit.smsg " "Generated suppressed messages file C:/Users/tbwil/Documents/CPEN312/Lab22/output_files/Lab2P2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676508211498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7522 " "Peak virtual memory: 7522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676508212023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 16:43:32 2023 " "Processing ended: Wed Feb 15 16:43:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676508212023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676508212023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676508212023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676508212023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676508213313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676508213326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 16:43:33 2023 " "Processing started: Wed Feb 15 16:43:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676508213326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676508213326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab2P2 -c Lab2P2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab2P2 -c Lab2P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676508213326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1676508214335 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676508217152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676508218029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 16:43:38 2023 " "Processing ended: Wed Feb 15 16:43:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676508218029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676508218029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676508218029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676508218029 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676508218714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676508219591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676508219605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 16:43:39 2023 " "Processing started: Wed Feb 15 16:43:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676508219605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1676508219605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab2P2 -c Lab2P2 " "Command: quartus_sta Lab2P2 -c Lab2P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1676508219605 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1676508219863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1676508220859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1676508220860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508220904 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508220904 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "52 " "The Timing Analyzer is analyzing 52 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1676508221257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2P2.sdc " "Synopsys Design Constraints File file not found: 'Lab2P2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1676508221278 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508221279 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sub sub " "create_clock -period 1.000 -name sub sub" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676508221279 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name latchB latchB " "create_clock -period 1.000 -name latchB latchB" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676508221279 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name latchA latchA " "create_clock -period 1.000 -name latchA latchA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676508221279 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676508221279 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1676508221281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676508221281 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1676508221282 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1676508221295 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1676508221312 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1676508221312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.407 " "Worst-case setup slack is -3.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.407             -24.581 sub  " "   -3.407             -24.581 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.679             -33.071 latchB  " "   -2.679             -33.071 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.594             -30.038 latchA  " "   -2.594             -30.038 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508221314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.888 " "Worst-case hold slack is 0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 latchB  " "    0.888               0.000 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 latchA  " "    0.912               0.000 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026               0.000 sub  " "    1.026               0.000 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508221318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676508221321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676508221324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.137 " "Worst-case minimum pulse width slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 latchB  " "    0.137               0.000 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 latchA  " "    0.144               0.000 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 sub  " "    0.167               0.000 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508221326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508221326 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676508221337 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1676508221375 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1676508222296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676508222366 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1676508222373 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1676508222373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.247 " "Worst-case setup slack is -3.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.247             -24.295 sub  " "   -3.247             -24.295 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.644             -33.614 latchB  " "   -2.644             -33.614 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.591             -30.292 latchA  " "   -2.591             -30.292 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508222375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.782 " "Worst-case hold slack is 0.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782               0.000 latchB  " "    0.782               0.000 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 latchA  " "    0.792               0.000 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 sub  " "    0.818               0.000 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508222379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676508222383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676508222386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.117 " "Worst-case minimum pulse width slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 latchB  " "    0.117               0.000 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 latchA  " "    0.129               0.000 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 sub  " "    0.160               0.000 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508222389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508222389 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1676508222401 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1676508222571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1676508223353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676508223414 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1676508223419 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1676508223419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.951 " "Worst-case setup slack is -0.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.951              -6.232 sub  " "   -0.951              -6.232 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.852              -8.541 latchB  " "   -0.852              -8.541 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759              -6.984 latchA  " "   -0.759              -6.984 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508223421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 sub  " "    0.360               0.000 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 latchB  " "    0.431               0.000 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 latchA  " "    0.449               0.000 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508223425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676508223429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676508223433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.167 " "Worst-case minimum pulse width slack is -0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -3.944 latchB  " "   -0.167              -3.944 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.553 sub  " "   -0.077              -0.553 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.142 latchA  " "   -0.038              -0.142 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508223436 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676508223445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676508223615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1676508223619 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1676508223619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.747 " "Worst-case setup slack is -0.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.747              -4.959 sub  " "   -0.747              -4.959 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.689              -6.843 latchB  " "   -0.689              -6.843 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605              -5.370 latchA  " "   -0.605              -5.370 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508223626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.252 " "Worst-case hold slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 sub  " "    0.252               0.000 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 latchB  " "    0.387               0.000 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 latchA  " "    0.407               0.000 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508223629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676508223634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676508223638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.151 " "Worst-case minimum pulse width slack is -0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151              -3.807 latchB  " "   -0.151              -3.807 latchB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.354 sub  " "   -0.053              -0.354 sub " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.058 latchA  " "   -0.039              -0.058 latchA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676508223640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676508223640 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676508225484 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676508225484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5203 " "Peak virtual memory: 5203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676508225538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 16:43:45 2023 " "Processing ended: Wed Feb 15 16:43:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676508225538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676508225538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676508225538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1676508225538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1676508226779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676508226791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 16:43:46 2023 " "Processing started: Wed Feb 15 16:43:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676508226791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676508226791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab2P2 -c Lab2P2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab2P2 -c Lab2P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676508226792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1676508228276 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1676508228317 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2P2.vho C:/Users/tbwil/Documents/CPEN312/Lab22/simulation/modelsim/ simulation " "Generated file Lab2P2.vho in folder \"C:/Users/tbwil/Documents/CPEN312/Lab22/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676508228487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676508228550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 16:43:48 2023 " "Processing ended: Wed Feb 15 16:43:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676508228550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676508228550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676508228550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676508228550 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676508229257 ""}
