{"Source Block": ["oh/src/spi/hdl/spi_master_io.v@30:40@HdlIdDef", "\n   //###############\n   //# LOCAL WIRES\n   //###############\n   reg \t\t   fifo_empty_reg;\n   reg \t\t   load_byte;   \n   wire [7:0] \t   data_out;\n   wire [15:0] \t   clkphase0;\n   wire \t   period_match;\n   wire \t   phase_match;\n   wire \t   clkout;\n"], "Clone Blocks": [["oh/src/spi/hdl/spi_master_io.v@29:39", "   );\n\n   //###############\n   //# LOCAL WIRES\n   //###############\n   reg \t\t   fifo_empty_reg;\n   reg \t\t   load_byte;   \n   wire [7:0] \t   data_out;\n   wire [15:0] \t   clkphase0;\n   wire \t   period_match;\n   wire \t   phase_match;\n"], ["oh/src/spi/hdl/spi_master_io.v@33:43", "   //###############\n   reg \t\t   fifo_empty_reg;\n   reg \t\t   load_byte;   \n   wire [7:0] \t   data_out;\n   wire [15:0] \t   clkphase0;\n   wire \t   period_match;\n   wire \t   phase_match;\n   wire \t   clkout;\n   wire \t   clkchange;\n   wire \t   data_done;\n   wire \t   spi_wait;\n"], ["oh/src/spi/hdl/spi_master_io.v@31:41", "   //###############\n   //# LOCAL WIRES\n   //###############\n   reg \t\t   fifo_empty_reg;\n   reg \t\t   load_byte;   \n   wire [7:0] \t   data_out;\n   wire [15:0] \t   clkphase0;\n   wire \t   period_match;\n   wire \t   phase_match;\n   wire \t   clkout;\n   wire \t   clkchange;\n"], ["oh/src/spi/hdl/spi_master_io.v@32:42", "   //# LOCAL WIRES\n   //###############\n   reg \t\t   fifo_empty_reg;\n   reg \t\t   load_byte;   \n   wire [7:0] \t   data_out;\n   wire [15:0] \t   clkphase0;\n   wire \t   period_match;\n   wire \t   phase_match;\n   wire \t   clkout;\n   wire \t   clkchange;\n   wire \t   data_done;\n"]], "Diff Content": {"Delete": [[35, "   reg \t\t   load_byte;   \n"]], "Add": [[35, "   reg \t\t   load_byte;\n"], [35, "   wire \t   rx_access;\n"], [35, "   reg \t\t   ss_reg;   \n"]]}}