
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Tue Dec 13 02:43:29 2022

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
set synopsys_auto_setup true
true
######################## Read Reference technology libs ######################## 
set SSLIB "/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
########################  Read Reference Design Files ######################## 
read_verilog -container Ref "/home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.v'
1
read_verilog -container Ref "/home/IC/Assignments/Ass_Syn_UART_RX/rtl/deserializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/deserializer.v'
1
read_verilog -container Ref "/home/IC/Assignments/Ass_Syn_UART_RX/rtl/edge_bit_counter.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/edge_bit_counter.v'
1
read_verilog -container Ref "/home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.v'
1
read_verilog -container Ref "/home/IC/Assignments/Ass_Syn_UART_RX/rtl/parity_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/parity_check.v'
1
read_verilog -container Ref "/home/IC/Assignments/Ass_Syn_UART_RX/rtl/Stop_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/Stop_check.v'
1
read_verilog -container Ref "/home/IC/Assignments/Ass_Syn_UART_RX/rtl/strt_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/strt_check.v'
1
read_verilog -container Ref "/home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.v'
1
######################## set the top Reference Design ######################## 
set_reference_design UART_RX
Reference design set to 'Ref:/WORK/UART_RX'
1
set_top UART_RX
Setting top design to 'Ref:/WORK/UART_RX'
Status:   Elaborating design UART_RX   ...  
Status:   Elaborating design FSM   ...  
Status:   Elaborating design data_sampling   ...  
Status:   Elaborating design edge_bit_counter   ...  
Status:   Elaborating design deserializer   ...  
Status:   Elaborating design parity_check   ...  
Status:   Elaborating design strt_check   ...  
Status:   Elaborating design Stop_check   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Ref:/WORK/UART_RX'
Reference design set to 'Ref:/WORK/UART_RX'
1
####################### Read Implementation tech libs ######################## 
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#################### Read Implementation Design Files ######################## 
read_verilog -container Imp -netlist "/home/IC/Assignments/Ass_Syn_UART_RX/syn/UART_RX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/syn/UART_RX.v'
1
####################  set the top Implementation Design ######################
set_implementation_design UART_RX
Implementation design set to 'Imp:/WORK/UART_RX'
1
set_top UART_RX
Setting top design to 'Imp:/WORK/UART_RX'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/UART_RX'
Implementation design set to 'Imp:/WORK/UART_RX'
1
######################## matching Compare points #############################
match
Reference design is 'Ref:/WORK/UART_RX'
Implementation design is 'Imp:/WORK/UART_RX'
Status:  Checking designs...
Status:  Building verification models...
Status:  Matching...
    
*********************************** Matching Results ***********************************    
 35 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 10 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 3(0) Unmatched reference(implementation) unread points    
****************************************************************************************

1
################################### verify ################################### 
set successful [verify]
Reference design is 'Ref:/WORK/UART_RX'
Implementation design is 'Imp:/WORK/UART_RX'
    
*********************************** Matching Results ***********************************    
 35 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 10 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 3(0) Unmatched reference(implementation) unread points    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/UART_RX
 Implementation design: Imp:/WORK/UART_RX
 35 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       9      26       0      35
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
############################### Reporting ####################################
report_passing_points > "passing_points.rpt"
report_failing_points > "failing_points.rpt"
report_aborted_points > "aborted_points.rpt"
report_unverified_points > "unverified_points.rpt"
start_gui
     1  source -echo -verbose fm_script.tcl
1
1
fm_shell (verify)> 