// Seed: 2833485076
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1'b0;
  wire id_5 = 1'b0;
  assign id_4 = id_2;
  always @(posedge id_2, posedge id_4) id_1 = id_5;
  wire id_6;
  assign id_5 = 1;
  assign id_1 = id_1;
  wire id_7;
  tri1 id_8 = 1'b0;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
