# Router 1x3 RTL design

* Designed a 1x3 packet-based protocol router equipped with parity checking and a reset counter in Verilog HDL.
* Individually designed and verified all submodules: Synchronizer, 3 Dual Port FIFOs, FSM, and Register, using ModelSim.
