

================================================================
== Vitis HLS Report for 'matrix_multiply_16x16'
================================================================
* Date:           Wed Jan 28 08:25:39 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_16x16_proj
* Solution:       int8_16x16_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      291|      291|  1.455 us|  1.455 us|  256|  256|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                 |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |             Instance            |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |entry_proc_U0                    |entry_proc                    |        0|        0|      0 ns|      0 ns|    0|    0|                                             no|
        |Loop_VITIS_LOOP_47_1_proc1_U0    |Loop_VITIS_LOOP_47_1_proc1    |      267|      267|  1.335 us|  1.335 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |Loop_VITIS_LOOP_57_3_proc2_U0    |Loop_VITIS_LOOP_57_3_proc2    |      267|      267|  1.335 us|  1.335 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |int8_16x16_wrapper_wrapper_1_U0  |int8_16x16_wrapper_wrapper_1  |       33|       33|  0.165 us|  0.165 us|    1|    1|                                       dataflow|
        |Loop_VITIS_LOOP_70_5_proc3_U0    |Loop_VITIS_LOOP_70_5_proc3    |      265|      265|  1.325 us|  1.325 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        -|     -|     1041|      576|    -|
|Instance             |        3|   256|     3950|     5515|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|   256|     4994|     6134|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    11|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     3|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-----+------+------+-----+
    |             Instance            |            Module            | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +---------------------------------+------------------------------+---------+-----+------+------+-----+
    |Loop_VITIS_LOOP_47_1_proc1_U0    |Loop_VITIS_LOOP_47_1_proc1    |        0|    0|   219|   226|    0|
    |Loop_VITIS_LOOP_57_3_proc2_U0    |Loop_VITIS_LOOP_57_3_proc2    |        0|    0|  1266|  1441|    0|
    |Loop_VITIS_LOOP_70_5_proc3_U0    |Loop_VITIS_LOOP_70_5_proc3    |        0|    0|   444|  1189|    0|
    |control_s_axi_U                  |control_s_axi                 |        0|    0|   246|   424|    0|
    |entry_proc_U0                    |entry_proc                    |        0|    0|     3|    29|    0|
    |gmem_a_m_axi_U                   |gmem_a_m_axi                  |        1|    0|   592|   744|    0|
    |gmem_b_m_axi_U                   |gmem_b_m_axi                  |        1|    0|   592|   744|    0|
    |gmem_c_m_axi_U                   |gmem_c_m_axi                  |        1|    0|   588|   718|    0|
    |int8_16x16_wrapper_wrapper_1_U0  |int8_16x16_wrapper_wrapper_1  |        0|  256|     0|     0|    0|
    +---------------------------------+------------------------------+---------+-----+------+------+-----+
    |Total                            |                              |        3|  256|  3950|  5515|    0|
    +---------------------------------+------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------+---------+-----+----+-----+------+-----+---------+
    |    Name    | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------+---------+-----+----+-----+------+-----+---------+
    |C_c_U       |        0|    5|   0|    -|     4|   64|      256|
    |a_stream_U  |        0|  260|   0|    -|     2|  128|      256|
    |b_stream_U  |        0|  260|   0|    -|     2|  128|      256|
    |c_stream_U  |        0|  516|   0|    -|     2|  256|      512|
    +------------+---------+-----+----+-----+------+-----+---------+
    |Total       |        0| 1041|   0|    0|    10|  576|     1280|
    +------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_VITIS_LOOP_47_1_proc1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Loop_VITIS_LOOP_57_3_proc2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_Loop_VITIS_LOOP_47_1_proc1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_VITIS_LOOP_57_3_proc2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|  16|           8|           8|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Loop_VITIS_LOOP_47_1_proc1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_VITIS_LOOP_57_3_proc2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                  |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  27|          6|    3|          6|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Loop_VITIS_LOOP_47_1_proc1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_VITIS_LOOP_57_3_proc2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                  |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               |  3|   0|    3|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  matrix_multiply_16x16|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  matrix_multiply_16x16|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  matrix_multiply_16x16|  return value|
|m_axi_gmem_a_AWVALID   |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWREADY   |   in|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWADDR    |  out|   64|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWID      |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWLEN     |  out|    8|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWSIZE    |  out|    3|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWBURST   |  out|    2|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWLOCK    |  out|    2|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWCACHE   |  out|    4|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWPROT    |  out|    3|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWQOS     |  out|    4|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWREGION  |  out|    4|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_AWUSER    |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_WVALID    |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_WREADY    |   in|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_WDATA     |  out|   32|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_WSTRB     |  out|    4|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_WLAST     |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_WID       |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_WUSER     |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARVALID   |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARREADY   |   in|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARADDR    |  out|   64|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARID      |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARLEN     |  out|    8|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARSIZE    |  out|    3|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARBURST   |  out|    2|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARLOCK    |  out|    2|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARCACHE   |  out|    4|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARPROT    |  out|    3|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARQOS     |  out|    4|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARREGION  |  out|    4|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_ARUSER    |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_RVALID    |   in|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_RREADY    |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_RDATA     |   in|   32|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_RLAST     |   in|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_RID       |   in|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_RUSER     |   in|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_RRESP     |   in|    2|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_BVALID    |   in|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_BREADY    |  out|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_BRESP     |   in|    2|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_BID       |   in|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_a_BUSER     |   in|    1|       m_axi|                 gmem_a|       pointer|
|m_axi_gmem_b_AWVALID   |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWREADY   |   in|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWADDR    |  out|   64|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWID      |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWLEN     |  out|    8|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWSIZE    |  out|    3|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWBURST   |  out|    2|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWLOCK    |  out|    2|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWCACHE   |  out|    4|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWPROT    |  out|    3|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWQOS     |  out|    4|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWREGION  |  out|    4|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_AWUSER    |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_WVALID    |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_WREADY    |   in|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_WDATA     |  out|   32|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_WSTRB     |  out|    4|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_WLAST     |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_WID       |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_WUSER     |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARVALID   |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARREADY   |   in|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARADDR    |  out|   64|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARID      |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARLEN     |  out|    8|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARSIZE    |  out|    3|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARBURST   |  out|    2|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARLOCK    |  out|    2|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARCACHE   |  out|    4|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARPROT    |  out|    3|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARQOS     |  out|    4|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARREGION  |  out|    4|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_ARUSER    |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_RVALID    |   in|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_RREADY    |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_RDATA     |   in|   32|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_RLAST     |   in|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_RID       |   in|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_RUSER     |   in|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_RRESP     |   in|    2|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_BVALID    |   in|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_BREADY    |  out|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_BRESP     |   in|    2|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_BID       |   in|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_b_BUSER     |   in|    1|       m_axi|                 gmem_b|       pointer|
|m_axi_gmem_c_AWVALID   |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWREADY   |   in|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWADDR    |  out|   64|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWID      |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWLEN     |  out|    8|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWSIZE    |  out|    3|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWBURST   |  out|    2|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWLOCK    |  out|    2|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWCACHE   |  out|    4|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWPROT    |  out|    3|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWQOS     |  out|    4|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWREGION  |  out|    4|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_AWUSER    |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_WVALID    |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_WREADY    |   in|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_WDATA     |  out|   32|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_WSTRB     |  out|    4|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_WLAST     |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_WID       |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_WUSER     |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARVALID   |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARREADY   |   in|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARADDR    |  out|   64|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARID      |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARLEN     |  out|    8|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARSIZE    |  out|    3|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARBURST   |  out|    2|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARLOCK    |  out|    2|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARCACHE   |  out|    4|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARPROT    |  out|    3|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARQOS     |  out|    4|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARREGION  |  out|    4|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_ARUSER    |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_RVALID    |   in|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_RREADY    |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_RDATA     |   in|   32|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_RLAST     |   in|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_RID       |   in|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_RUSER     |   in|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_RRESP     |   in|    2|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_BVALID    |   in|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_BREADY    |  out|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_BRESP     |   in|    2|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_BID       |   in|    1|       m_axi|                 gmem_c|       pointer|
|m_axi_gmem_c_BUSER     |   in|    1|       m_axi|                 gmem_c|       pointer|
+-----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C" [matrix_multiply_16x16.cpp:43]   --->   Operation 7 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B" [matrix_multiply_16x16.cpp:43]   --->   Operation 8 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A" [matrix_multiply_16x16.cpp:43]   --->   Operation 9 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%C_c = alloca i64 1" [matrix_multiply_16x16.cpp:43]   --->   Operation 10 'alloca' 'C_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_stream = alloca i64 1"   --->   Operation 11 'alloca' 'a_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_stream = alloca i64 1" [matrix_multiply_16x16.cpp:35]   --->   Operation 12 'alloca' 'b_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c_stream = alloca i64 1" [matrix_multiply_16x16.cpp:36]   --->   Operation 13 'alloca' 'c_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.41ns)   --->   "%call_ln43 = call void @entry_proc, i64 %C_read, i64 %C_c" [matrix_multiply_16x16.cpp:43]   --->   Operation 14 'call' 'call_ln43' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_47_1_proc1, i8 %gmem_a, i64 %A_read, i128 %a_stream" [matrix_multiply_16x16.cpp:43]   --->   Operation 15 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [2/2] (1.14ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_57_3_proc2, i64 %B_read, i8 %gmem_b, i128 %b_stream" [matrix_multiply_16x16.cpp:43]   --->   Operation 16 'call' 'call_ln43' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_47_1_proc1, i8 %gmem_a, i64 %A_read, i128 %a_stream" [matrix_multiply_16x16.cpp:43]   --->   Operation 17 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_57_3_proc2, i64 %B_read, i8 %gmem_b, i128 %b_stream" [matrix_multiply_16x16.cpp:43]   --->   Operation 18 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln66 = call void @int8_16x16_wrapper_wrapper.1, i128 %a_stream, i128 %b_stream, i256 %c_stream" [matrix_multiply_16x16.cpp:66]   --->   Operation 19 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln66 = call void @int8_16x16_wrapper_wrapper.1, i128 %a_stream, i128 %b_stream, i256 %c_stream" [matrix_multiply_16x16.cpp:66]   --->   Operation 20 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_70_5_proc3, i64 %C_c, i16 %gmem_c, i256 %c_stream" [matrix_multiply_16x16.cpp:43]   --->   Operation 21 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @C_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %C_c, i64 %C_c" [matrix_multiply_16x16.cpp:43]   --->   Operation 22 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln43 = specinterface void @_ssdm_op_SpecInterface, i64 %C_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [matrix_multiply_16x16.cpp:43]   --->   Operation 23 'specinterface' 'specinterface_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln43 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12" [matrix_multiply_16x16.cpp:43]   --->   Operation 24 'specdataflowpipeline' 'specdataflowpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [matrix_multiply_16x16.cpp:20]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_a, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem_a"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_b, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem_b"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_c, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_c"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_13, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_24 = specchannel i32 @_ssdm_op_SpecChannel, void @a_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %a_stream, i128 %a_stream"   --->   Operation 39 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %a_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @b_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %b_stream, i128 %b_stream"   --->   Operation 41 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @c_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %c_stream, i256 %c_stream"   --->   Operation 43 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_70_5_proc3, i64 %C_c, i16 %gmem_c, i256 %c_stream" [matrix_multiply_16x16.cpp:43]   --->   Operation 45 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [matrix_multiply_16x16.cpp:77]   --->   Operation 46 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_read                    (read                ) [ 0000000]
B_read                    (read                ) [ 0010000]
A_read                    (read                ) [ 0010000]
C_c                       (alloca              ) [ 0111111]
a_stream                  (alloca              ) [ 0111111]
b_stream                  (alloca              ) [ 0111111]
c_stream                  (alloca              ) [ 0011111]
call_ln43                 (call                ) [ 0000000]
call_ln43                 (call                ) [ 0000000]
call_ln43                 (call                ) [ 0000000]
call_ln66                 (call                ) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln43        (specinterface       ) [ 0000000]
specdataflowpipeline_ln43 (specdataflowpipeline) [ 0000000]
spectopmodule_ln20        (spectopmodule       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_24                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_25                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_26                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
call_ln43                 (call                ) [ 0000000]
ret_ln77                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_47_1_proc1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_57_3_proc2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int8_16x16_wrapper_wrapper.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_70_5_proc3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_c_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_stream_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_stream_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_stream_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="C_c_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_c/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_stream_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_stream/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_stream_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_stream/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="c_stream_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_stream/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="C_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="B_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="A_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="call_ln43_entry_proc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_Loop_VITIS_LOOP_47_1_proc1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="0" index="2" bw="64" slack="0"/>
<pin id="135" dir="0" index="3" bw="128" slack="0"/>
<pin id="136" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_Loop_VITIS_LOOP_57_3_proc2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="0" index="3" bw="128" slack="0"/>
<pin id="145" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_int8_16x16_wrapper_wrapper_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="128" slack="2"/>
<pin id="152" dir="0" index="2" bw="128" slack="2"/>
<pin id="153" dir="0" index="3" bw="256" slack="2"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_Loop_VITIS_LOOP_70_5_proc3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="4"/>
<pin id="159" dir="0" index="2" bw="16" slack="0"/>
<pin id="160" dir="0" index="3" bw="256" slack="4"/>
<pin id="161" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="B_read_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="A_read_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="174" class="1005" name="C_c_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="C_c "/>
</bind>
</comp>

<comp id="180" class="1005" name="a_stream_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="0"/>
<pin id="182" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="a_stream "/>
</bind>
</comp>

<comp id="186" class="1005" name="b_stream_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="128" slack="0"/>
<pin id="188" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="b_stream "/>
</bind>
</comp>

<comp id="192" class="1005" name="c_stream_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="256" slack="2"/>
<pin id="194" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="c_stream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="106" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="118" pin="2"/><net_sink comp="131" pin=2"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="112" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="112" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="172"><net_src comp="118" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="177"><net_src comp="90" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="183"><net_src comp="94" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="131" pin=3"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="189"><net_src comp="98" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="195"><net_src comp="102" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="149" pin=3"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="156" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_c | {5 6 }
 - Input state : 
	Port: matrix_multiply_16x16 : gmem_a | {1 2 }
	Port: matrix_multiply_16x16 : gmem_b | {1 2 }
	Port: matrix_multiply_16x16 : A | {1 }
	Port: matrix_multiply_16x16 : B | {1 }
	Port: matrix_multiply_16x16 : C | {1 }
  - Chain level:
	State 1
		call_ln43 : 1
		call_ln43 : 1
		call_ln43 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|          |       call_ln43_entry_proc_fu_124       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  grp_Loop_VITIS_LOOP_47_1_proc1_fu_131  |    0    |    0    |  0.387  |   142   |    33   |    0    |
|   call   |  grp_Loop_VITIS_LOOP_57_3_proc2_fu_140  |    0    |    0    |    0    |   359   |   1160  |    0    |
|          | grp_int8_16x16_wrapper_wrapper_1_fu_149 |    0    |   256   |    0    |    0    |    0    |    0    |
|          |  grp_Loop_VITIS_LOOP_70_5_proc3_fu_156  |    0    |    0    |    0    |   390   |   1021  |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|          |            C_read_read_fu_106           |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |            B_read_read_fu_112           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            A_read_read_fu_118           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                         |    0    |   256   |  0.387  |   891   |   2214  |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| A_read_reg_169 |   64   |
| B_read_reg_164 |   64   |
|   C_c_reg_174  |   64   |
|a_stream_reg_180|   128  |
|b_stream_reg_186|   128  |
|c_stream_reg_192|   256  |
+----------------+--------+
|      Total     |   704  |
+----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_Loop_VITIS_LOOP_47_1_proc1_fu_131 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_57_3_proc2_fu_140 |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------||---------|
|                 Total                 |      |      |      |   256  ||  0.774  ||    0    ||    18   |
|---------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   256  |    0   |   891  |  2214  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    0   |   18   |    -   |
|  Register |    -   |    -   |    -   |   704  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   256  |    1   |  1595  |  2232  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
