Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Proyectos/Proyecto2Taller/P2-TD/top_tb_isim_beh.exe" -prj "D:/Proyectos/Proyecto2Taller/P2-TD/top_tb_beh.prj" "work.top_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Proyectos/Proyecto2Taller/P2-TD/switch_input_comparator.v" into library work
Analyzing Verilog file "D:/Proyectos/Proyecto2Taller/P2-TD/stateMachine_2.v" into library work
Analyzing Verilog file "D:/Proyectos/Proyecto2Taller/P2-TD/numberFloor_controller.v" into library work
Analyzing Verilog file "D:/Proyectos/Proyecto2Taller/P2-TD/memory.v" into library work
WARNING:HDLCompiler:327 - "D:/Proyectos/Proyecto2Taller/P2-TD/memory.v" Line 65: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "D:/Proyectos/Proyecto2Taller/P2-TD/memory.v" Line 75: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "D:/Proyectos/Proyecto2Taller/P2-TD/memory.v" Line 88: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "D:/Proyectos/Proyecto2Taller/P2-TD/floor_input_comparator.v" into library work
Analyzing Verilog file "D:/Proyectos/Proyecto2Taller/P2-TD/floor_comparator.v" into library work
Analyzing Verilog file "D:/Proyectos/Proyecto2Taller/P2-TD/displayController.v" into library work
Analyzing Verilog file "D:/Proyectos/Proyecto2Taller/P2-TD/buttons_controller.v" into library work
Analyzing Verilog file "D:/Proyectos/Proyecto2Taller/P2-TD/top.v" into library work
Analyzing Verilog file "D:/Proyectos/Proyecto2Taller/P2-TD/top_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Proyectos/Proyecto2Taller/P2-TD/top.v" Line 56: Size mismatch in connection of port <floor_call>. Formal port size is 3-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "D:/Proyectos/Proyecto2Taller/P2-TD/top.v" Line 81: Size mismatch in connection of port <floorCall_Input>. Formal port size is 3-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:327 - "D:/Proyectos/Proyecto2Taller/P2-TD/memory.v" Line 65: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "D:/Proyectos/Proyecto2Taller/P2-TD/memory.v" Line 75: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "D:/Proyectos/Proyecto2Taller/P2-TD/memory.v" Line 88: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module buttons_controller
Compiling module numberFloor_controller
Compiling module floor_input_comparator
Compiling module switch_input_comparator
Compiling module memory
Compiling module floor_comparator
Compiling module stateMachine2
Compiling module displayController
Compiling module top
Compiling module top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable D:/Proyectos/Proyecto2Taller/P2-TD/top_tb_isim_beh.exe
Fuse Memory Usage: 28244 KB
Fuse CPU Usage: 1062 ms
