PROJECT: pll
		working_path: "D:/DESKTOP/RD_WORK/rd1184/check1/source/verilog/ecp5/clarity/pll_pix2byte_RGB888_2lane/pll/syn_results"
		module: pll
		verilog_file_list: "C:/lscc/diamond/3.3_x64/cae_library/synthesis/verilog/ecp5um.v" "C:/lscc/diamond/3.3_x64/cae_library/synthesis/verilog/pmi_def.v" "D:/DESKTOP/RD_WORK/rd1184/check1/source/verilog/ecp5/clarity/pll_pix2byte_RGB888_2lane/pll/pll.v"
		vlog_std_v2001: true
		constraint_file_name: "D:/DESKTOP/RD_WORK/rd1184/check1/source/verilog/ecp5/clarity/pll_pix2byte_RGB888_2lane/pll/pll.fdc"
		suffix_name: edn
		output_file_name: pll
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5UM-45F
		speed_grade: 8
		
