// Seed: 176443445
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2
    , id_5,
    input supply1 id_3
);
  assign id_5 = -1;
  assign module_1.id_9 = 0;
endmodule
module module_0 #(
    parameter id_9 = 32'd26
) (
    input  uwire id_0,
    input  wor   id_1,
    input  wor   module_1,
    output uwire id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  tri   id_6,
    output wand  id_7
    , id_11,
    input  wire  id_8,
    input  wor   _id_9
);
  assign id_11 = {id_0 - id_5{id_4 !== (id_5 ? 1 : 1)}};
  logic id_12;
  ;
  wire [id_9 : -1] id_13;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_8
  );
  assign id_3 = -1'h0;
endmodule
