Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 16 03:11:09 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adc_resampler_timing_summary_routed.rpt -pb adc_resampler_timing_summary_routed.pb -rpx adc_resampler_timing_summary_routed.rpx -warn_on_violation
| Design       : adc_resampler
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   13          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: TEST_ACQ_START (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_dds_mux_enable_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.994        0.000                      0                  249        0.106        0.000                      0                  249        2.000        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_master_clk          {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_master_clk                                                                                                                                                           16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       16.584        0.000                      0                  220        0.106        0.000                      0                  220        9.500        0.000                       0                   151  
  clk_out2_clk_wiz_0        1.994        0.000                      0                   29        0.172        0.000                      0                   29        2.000        0.000                       0                    14  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_master_clk
  To Clock:  i_master_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_master_clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_master_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.584ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 2.648ns (83.144%)  route 0.537ns (16.856%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.560    -0.933    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y31         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.122    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.759 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.759    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.876    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.993    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.110 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.227 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.344 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.344    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.461 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.578    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.695    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.812    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.929 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.929    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.252 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.252    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_6
    SLICE_X54Y42         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y42         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y42         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                 16.584    

Slack (MET) :             16.592ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 2.640ns (83.102%)  route 0.537ns (16.898%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.560    -0.933    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y31         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.122    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.759 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.759    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.876    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.993    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.110 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.227 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.344 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.344    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.461 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.578    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.695    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.812    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.929 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.929    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.244 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.244    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_4
    SLICE_X54Y42         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y42         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y42         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                 16.592    

Slack (MET) :             16.668ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 2.564ns (82.688%)  route 0.537ns (17.312%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.560    -0.933    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y31         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.122    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.759 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.759    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.876    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.993    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.110 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.227 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.344 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.344    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.461 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.578    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.695    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.812    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.929 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.929    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.168 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.168    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_5
    SLICE_X54Y42         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y42         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y42         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                 16.668    

Slack (MET) :             16.688ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 2.544ns (82.575%)  route 0.537ns (17.425%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.560    -0.933    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y31         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.122    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.759 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.759    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.876    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.993    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.110 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.227 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.344 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.344    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.461 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.578    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.695    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.812    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.929 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.929    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.148 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.148    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_7
    SLICE_X54Y42         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y42         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y42         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 16.688    

Slack (MET) :             16.701ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 2.531ns (82.502%)  route 0.537ns (17.498%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.560    -0.933    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y31         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.122    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.759 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.759    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.876    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.993    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.110 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.227 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.344 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.344    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.461 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.578    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.695    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.812    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.135 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.135    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_6
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.135    
  -------------------------------------------------------------------
                         slack                                 16.701    

Slack (MET) :             16.709ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 2.523ns (82.456%)  route 0.537ns (17.544%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.560    -0.933    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y31         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.122    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.759 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.759    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.876    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.993    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.110 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.227 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.344 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.344    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.461 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.578    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.695    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.812    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.127 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.127    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_4
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.127    
  -------------------------------------------------------------------
                         slack                                 16.709    

Slack (MET) :             16.785ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 2.447ns (82.009%)  route 0.537ns (17.991%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.560    -0.933    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y31         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.122    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.759 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.759    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.876    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.993    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.110 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.227 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.344 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.344    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.461 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.578    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.695    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.812    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.051 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_5
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 16.785    

Slack (MET) :             16.805ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 2.427ns (81.888%)  route 0.537ns (18.112%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.560    -0.933    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y31         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.122    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.759 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.759    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.876    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.993    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.110 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.227 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.344 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.344    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.461 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.578    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.695    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.812    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.031 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.031    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_7
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.031    
  -------------------------------------------------------------------
                         slack                                 16.805    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 2.414ns (81.808%)  route 0.537ns (18.192%))
  Logic Levels:           10  (CARRY4=10)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.560    -0.933    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y31         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.122    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.759 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.759    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.876    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.993    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.110 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.227 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.344 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.344    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.461 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.578    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.695    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.018 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.018    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_6
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.450    18.474    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/C
                         clock pessimism              0.577    19.051    
                         clock uncertainty           -0.325    18.726    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.109    18.835    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.825ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 2.406ns (81.758%)  route 0.537ns (18.242%))
  Logic Levels:           10  (CARRY4=10)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.560    -0.933    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y31         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.122    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.759 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.759    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.876    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.993    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.110 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.227 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.227    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.344 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.344    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.461 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.578    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.695    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.010 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.010    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_4
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.450    18.474    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/C
                         clock pessimism              0.577    19.051    
                         clock uncertainty           -0.325    18.726    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.109    18.835    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                          -2.010    
  -------------------------------------------------------------------
                         slack                                 16.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.590%)  route 0.206ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.565    -0.599    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X48Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.206    -0.251    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[5]
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.877    -0.794    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.540    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.357    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.447%)  route 0.208ns (59.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.564    -0.600    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X48Y39         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.208    -0.251    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[6]
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.877    -0.794    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.540    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.357    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.281%)  route 0.209ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.565    -0.599    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X49Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.209    -0.249    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[7]
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.877    -0.794    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.540    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.357    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.565    -0.599    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/aclk
    SLICE_X49Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.247    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/Q[7]
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.878    -0.793    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.253    -0.539    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.356    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.098%)  route 0.211ns (59.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.564    -0.600    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X48Y39         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.211    -0.248    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[3]
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.877    -0.794    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.540    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.357    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.982%)  route 0.212ns (60.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.564    -0.600    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/aclk
    SLICE_X48Y39         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.212    -0.247    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/Q[6]
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.878    -0.793    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.253    -0.539    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.356    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.923%)  route 0.212ns (60.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.565    -0.599    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/aclk
    SLICE_X48Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.212    -0.246    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/Q[1]
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.878    -0.793    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.253    -0.539    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.356    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.902%)  route 0.212ns (60.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.565    -0.599    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/aclk
    SLICE_X48Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.212    -0.245    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/Q[5]
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.878    -0.793    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.253    -0.539    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.356    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.982%)  route 0.212ns (60.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.565    -0.599    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X48Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.212    -0.246    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[9]
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.877    -0.794    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y16         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.540    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.357    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.565    -0.599    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/aclk
    SLICE_X55Y42         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_DX_PI/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.187    -0.271    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/out[15]
    DSP48_X1Y16          DSP48E1                                      r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.925    -0.746    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X1Y16          DSP48E1                                      r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.252    -0.493    
    DSP48_X1Y16          DSP48E1 (Hold_dsp48e1_CLK_B[15])
                                                      0.082    -0.411    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y16     sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y16     sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    dds_50_MHz_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y14      sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y16      sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y34     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 r_delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_resampler_busy_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.704ns (28.208%)  route 1.792ns (71.792%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.567    -0.926    w_mclk
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  r_delay_count_reg[5]/Q
                         net (fo=6, routed)           0.718     0.248    r_delay_count_reg_n_0_[5]
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.124     0.372 f  FSM_sequential_s_resamp[1]_i_2/O
                         net (fo=8, routed)           0.743     1.115    p_0_in__0
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.124     1.239 r  o_resampler_busy_i_1/O
                         net (fo=1, routed)           0.331     1.570    o_resampler_busy_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.445     3.469    w_mclk
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/C
                         clock pessimism              0.563     4.032    
                         clock uncertainty           -0.264     3.769    
    SLICE_X43Y40         FDRE (Setup_fdre_C_CE)      -0.205     3.564    o_resampler_busy_reg
  -------------------------------------------------------------------
                         required time                          3.564    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 r_delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_s_resamp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.704ns (32.578%)  route 1.457ns (67.422%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.567    -0.926    w_mclk
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  r_delay_count_reg[5]/Q
                         net (fo=6, routed)           0.718     0.248    r_delay_count_reg_n_0_[5]
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.124     0.372 r  FSM_sequential_s_resamp[1]_i_2/O
                         net (fo=8, routed)           0.739     1.111    p_0_in__0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.235 r  FSM_sequential_s_resamp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.235    FSM_sequential_s_resamp[0]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446     3.470    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.264     3.770    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)        0.029     3.799    FSM_sequential_s_resamp_reg[0]
  -------------------------------------------------------------------
                         required time                          3.799    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 r_delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_s_resamp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.698ns (32.390%)  route 1.457ns (67.610%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.567    -0.926    w_mclk
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  r_delay_count_reg[5]/Q
                         net (fo=6, routed)           0.718     0.248    r_delay_count_reg_n_0_[5]
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.124     0.372 r  FSM_sequential_s_resamp[1]_i_2/O
                         net (fo=8, routed)           0.739     1.111    p_0_in__0
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.118     1.229 r  FSM_sequential_s_resamp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.229    FSM_sequential_s_resamp[1]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446     3.470    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.264     3.770    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)        0.075     3.845    FSM_sequential_s_resamp_reg[1]
  -------------------------------------------------------------------
                         required time                          3.845    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 r_delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.704ns (33.506%)  route 1.397ns (66.494%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.567    -0.926    w_mclk
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  r_delay_count_reg[5]/Q
                         net (fo=6, routed)           0.718     0.248    r_delay_count_reg_n_0_[5]
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.124     0.372 r  FSM_sequential_s_resamp[1]_i_2/O
                         net (fo=8, routed)           0.680     1.051    p_0_in__0
    SLICE_X44Y43         LUT4 (Prop_lut4_I0_O)        0.124     1.175 r  r_delay_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.175    in4[2]
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.448     3.472    w_mclk
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[2]/C
                         clock pessimism              0.580     4.052    
                         clock uncertainty           -0.264     3.789    
    SLICE_X44Y43         FDRE (Setup_fdre_C_D)        0.029     3.818    r_delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.908%)  route 1.035ns (64.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.494     0.022    s_resamp[0]
    SLICE_X44Y42         LUT1 (Prop_lut1_I0_O)        0.124     0.146 r  r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.541     0.687    r_delay_count[7]_i_1_n_0
    SLICE_X45Y44         FDRE                                         r  r_delay_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.448     3.472    w_mclk
    SLICE_X45Y44         FDRE                                         r  r_delay_count_reg[6]/C
                         clock pessimism              0.563     4.035    
                         clock uncertainty           -0.264     3.772    
    SLICE_X45Y44         FDRE (Setup_fdre_C_R)       -0.429     3.343    r_delay_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.908%)  route 1.035ns (64.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.494     0.022    s_resamp[0]
    SLICE_X44Y42         LUT1 (Prop_lut1_I0_O)        0.124     0.146 r  r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.541     0.687    r_delay_count[7]_i_1_n_0
    SLICE_X45Y44         FDRE                                         r  r_delay_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.448     3.472    w_mclk
    SLICE_X45Y44         FDRE                                         r  r_delay_count_reg[7]/C
                         clock pessimism              0.563     4.035    
                         clock uncertainty           -0.264     3.772    
    SLICE_X45Y44         FDRE (Setup_fdre_C_R)       -0.429     3.343    r_delay_count_reg[7]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 r_delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.730ns (34.319%)  route 1.397ns (65.681%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.567    -0.926    w_mclk
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  r_delay_count_reg[5]/Q
                         net (fo=6, routed)           0.718     0.248    r_delay_count_reg_n_0_[5]
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.124     0.372 r  FSM_sequential_s_resamp[1]_i_2/O
                         net (fo=8, routed)           0.680     1.051    p_0_in__0
    SLICE_X44Y43         LUT5 (Prop_lut5_I0_O)        0.150     1.201 r  r_delay_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.201    in4[3]
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.448     3.472    w_mclk
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[3]/C
                         clock pessimism              0.580     4.052    
                         clock uncertainty           -0.264     3.789    
    SLICE_X44Y43         FDRE (Setup_fdre_C_D)        0.075     3.864    r_delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.864    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.580ns (36.872%)  route 0.993ns (63.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.494     0.022    s_resamp[0]
    SLICE_X44Y42         LUT1 (Prop_lut1_I0_O)        0.124     0.146 r  r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.499     0.645    r_delay_count[7]_i_1_n_0
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.448     3.472    w_mclk
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[1]/C
                         clock pessimism              0.563     4.035    
                         clock uncertainty           -0.264     3.772    
    SLICE_X44Y43         FDRE (Setup_fdre_C_R)       -0.429     3.343    r_delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.580ns (36.872%)  route 0.993ns (63.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.494     0.022    s_resamp[0]
    SLICE_X44Y42         LUT1 (Prop_lut1_I0_O)        0.124     0.146 r  r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.499     0.645    r_delay_count[7]_i_1_n_0
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.448     3.472    w_mclk
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[2]/C
                         clock pessimism              0.563     4.035    
                         clock uncertainty           -0.264     3.772    
    SLICE_X44Y43         FDRE (Setup_fdre_C_R)       -0.429     3.343    r_delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.580ns (36.872%)  route 0.993ns (63.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.494     0.022    s_resamp[0]
    SLICE_X44Y42         LUT1 (Prop_lut1_I0_O)        0.124     0.146 r  r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.499     0.645    r_delay_count[7]_i_1_n_0
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.448     3.472    w_mclk
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[3]/C
                         clock pessimism              0.563     4.035    
                         clock uncertainty           -0.264     3.772    
    SLICE_X44Y43         FDRE (Setup_fdre_C_R)       -0.429     3.343    r_delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  2.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 r_delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.564    -0.600    w_mclk
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  r_delay_count_reg[0]/Q
                         net (fo=7, routed)           0.091    -0.367    r_delay_count_reg_n_0_[0]
    SLICE_X44Y43         LUT3 (Prop_lut3_I2_O)        0.045    -0.322 r  r_delay_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    in4[1]
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.834    -0.837    w_mclk
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[1]/C
                         clock pessimism              0.250    -0.587    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.092    -0.495    r_delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 r_delay_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.780%)  route 0.147ns (44.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.564    -0.600    w_mclk
    SLICE_X45Y44         FDRE                                         r  r_delay_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  r_delay_count_reg[7]/Q
                         net (fo=5, routed)           0.147    -0.311    r_delay_count_reg_n_0_[7]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  r_delay_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    r_delay_count[0]_i_1_n_0
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.834    -0.837    w_mclk
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[0]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X45Y43         FDRE (Hold_fdre_C_D)         0.092    -0.492    r_delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 r_delay_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.613%)  route 0.148ns (44.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.564    -0.600    w_mclk
    SLICE_X45Y44         FDRE                                         r  r_delay_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  r_delay_count_reg[7]/Q
                         net (fo=5, routed)           0.148    -0.310    r_delay_count_reg_n_0_[7]
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  r_delay_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    in4[5]
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.834    -0.837    w_mclk
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[5]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X45Y43         FDRE (Hold_fdre_C_D)         0.091    -0.493    r_delay_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 r_delay_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.239%)  route 0.170ns (47.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.564    -0.600    w_mclk
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  r_delay_count_reg[0]/Q
                         net (fo=7, routed)           0.170    -0.289    r_delay_count_reg_n_0_[0]
    SLICE_X44Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  r_delay_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    in4[4]
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.834    -0.837    w_mclk
    SLICE_X44Y43         FDRE                                         r  r_delay_count_reg[4]/C
                         clock pessimism              0.250    -0.587    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.092    -0.495    r_delay_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_resampler_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.063%)  route 0.139ns (37.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.562    -0.602    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.474 f  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=17, routed)          0.139    -0.335    s_resamp[1]
    SLICE_X43Y40         LUT2 (Prop_lut2_I1_O)        0.099    -0.236 r  o_resampler_busy_i_2/O
                         net (fo=1, routed)           0.000    -0.236    o_resampler_busy_i_2_n_0
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.832    -0.839    w_mclk
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/C
                         clock pessimism              0.253    -0.586    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.091    -0.495    o_resampler_busy_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 r_delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.992%)  route 0.194ns (51.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.564    -0.600    w_mclk
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  r_delay_count_reg[5]/Q
                         net (fo=6, routed)           0.194    -0.265    r_delay_count_reg_n_0_[5]
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.220 r  r_delay_count[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    in4[7]
    SLICE_X45Y44         FDRE                                         r  r_delay_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.834    -0.837    w_mclk
    SLICE_X45Y44         FDRE                                         r  r_delay_count_reg[7]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.092    -0.492    r_delay_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 r_delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_delay_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.121%)  route 0.193ns (50.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.564    -0.600    w_mclk
    SLICE_X45Y43         FDRE                                         r  r_delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  r_delay_count_reg[5]/Q
                         net (fo=6, routed)           0.193    -0.266    r_delay_count_reg_n_0_[5]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.221 r  r_delay_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    in4[6]
    SLICE_X45Y44         FDRE                                         r  r_delay_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.834    -0.837    w_mclk
    SLICE_X45Y44         FDRE                                         r  r_delay_count_reg[6]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.091    -0.493    r_delay_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.227ns (56.665%)  route 0.174ns (43.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.562    -0.602    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=17, routed)          0.174    -0.300    s_resamp[1]
    SLICE_X44Y42         LUT4 (Prop_lut4_I2_O)        0.099    -0.201 r  r_done_i_1/O
                         net (fo=1, routed)           0.000    -0.201    r_done_i_1_n_0
    SLICE_X44Y42         FDRE                                         r  r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.833    -0.838    w_mclk
    SLICE_X44Y42         FDRE                                         r  r_done_reg/C
                         clock pessimism              0.273    -0.565    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.091    -0.474    r_done_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_s_resamp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.580%)  route 0.202ns (52.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.562    -0.602    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.259    s_resamp[0]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.042    -0.217 r  FSM_sequential_s_resamp[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    FSM_sequential_s_resamp[1]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.832    -0.839    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.107    -0.495    FSM_sequential_s_resamp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_s_resamp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.986%)  route 0.202ns (52.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.562    -0.602    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.259    s_resamp[0]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.045    -0.214 r  FSM_sequential_s_resamp[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    FSM_sequential_s_resamp[0]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.832    -0.839    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.091    -0.511    FSM_sequential_s_resamp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    dds_50_MHz_clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X43Y41     FSM_sequential_s_resamp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X43Y41     FSM_sequential_s_resamp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X43Y40     o_resampler_busy_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X45Y43     r_delay_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X44Y43     r_delay_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X44Y43     r_delay_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X44Y43     r_delay_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X44Y43     r_delay_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y41     FSM_sequential_s_resamp_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y41     FSM_sequential_s_resamp_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y41     FSM_sequential_s_resamp_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y41     FSM_sequential_s_resamp_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y40     o_resampler_busy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y40     o_resampler_busy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X45Y43     r_delay_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X45Y43     r_delay_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X44Y43     r_delay_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X44Y43     r_delay_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y41     FSM_sequential_s_resamp_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y41     FSM_sequential_s_resamp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y41     FSM_sequential_s_resamp_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y41     FSM_sequential_s_resamp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y40     o_resampler_busy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y40     o_resampler_busy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X45Y43     r_delay_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X45Y43     r_delay_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X44Y43     r_delay_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X44Y43     r_delay_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    dds_50_MHz_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TEST_ACQ_START
                            (input port)
  Destination:            TEST_ACQ_START_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.471ns  (logic 5.090ns (44.376%)  route 6.381ns (55.624%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  TEST_ACQ_START (IN)
                         net (fo=0)                   0.000     0.000    TEST_ACQ_START
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  TEST_ACQ_START_IBUF_inst/O
                         net (fo=1, routed)           3.442     4.905    TEST_ACQ_START_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.001 r  TEST_ACQ_START_OUT_OBUF_BUFG_inst/O
                         net (fo=2, routed)           2.938     7.940    TEST_ACQ_START_OUT_OBUF_BUFG
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.471 r  TEST_ACQ_START_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.471    TEST_ACQ_START_OUT
    U7                                                                r  TEST_ACQ_START_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.187ns  (logic 0.842ns (26.422%)  route 2.345ns (73.578%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[8]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.824     1.243    r_dds_clk_count_reg[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.299     1.542 r  r_dds_clk_count[8]_i_4/O
                         net (fo=2, routed)           0.871     2.413    r_dds_clk_count[8]_i_4_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.537 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.650     3.187    r_dds_clk_count
    SLICE_X42Y39         FDRE                                         r  r_dds_clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.907ns  (logic 0.842ns (28.962%)  route 2.065ns (71.038%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[8]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.824     1.243    r_dds_clk_count_reg[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.299     1.542 r  r_dds_clk_count[8]_i_4/O
                         net (fo=2, routed)           0.871     2.413    r_dds_clk_count[8]_i_4_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.537 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.370     2.907    r_dds_clk_count
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.907ns  (logic 0.842ns (28.962%)  route 2.065ns (71.038%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[8]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.824     1.243    r_dds_clk_count_reg[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.299     1.542 r  r_dds_clk_count[8]_i_4/O
                         net (fo=2, routed)           0.871     2.413    r_dds_clk_count[8]_i_4_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.537 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.370     2.907    r_dds_clk_count
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.907ns  (logic 0.842ns (28.962%)  route 2.065ns (71.038%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[8]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.824     1.243    r_dds_clk_count_reg[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.299     1.542 r  r_dds_clk_count[8]_i_4/O
                         net (fo=2, routed)           0.871     2.413    r_dds_clk_count[8]_i_4_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.537 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.370     2.907    r_dds_clk_count
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.907ns  (logic 0.842ns (28.962%)  route 2.065ns (71.038%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[8]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.824     1.243    r_dds_clk_count_reg[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.299     1.542 r  r_dds_clk_count[8]_i_4/O
                         net (fo=2, routed)           0.871     2.413    r_dds_clk_count[8]_i_4_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.537 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.370     2.907    r_dds_clk_count
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.907ns  (logic 0.842ns (28.962%)  route 2.065ns (71.038%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[8]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.824     1.243    r_dds_clk_count_reg[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.299     1.542 r  r_dds_clk_count[8]_i_4/O
                         net (fo=2, routed)           0.871     2.413    r_dds_clk_count[8]_i_4_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.537 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.370     2.907    r_dds_clk_count
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.898ns  (logic 0.842ns (29.051%)  route 2.056ns (70.949%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[8]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.824     1.243    r_dds_clk_count_reg[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.299     1.542 r  r_dds_clk_count[8]_i_4/O
                         net (fo=2, routed)           0.871     2.413    r_dds_clk_count[8]_i_4_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.537 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.361     2.898    r_dds_clk_count
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.898ns  (logic 0.842ns (29.051%)  route 2.056ns (70.949%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[8]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.824     1.243    r_dds_clk_count_reg[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.299     1.542 r  r_dds_clk_count[8]_i_4/O
                         net (fo=2, routed)           0.871     2.413    r_dds_clk_count[8]_i_4_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.537 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.361     2.898    r_dds_clk_count
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.898ns  (logic 0.842ns (29.051%)  route 2.056ns (70.949%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[8]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.824     1.243    r_dds_clk_count_reg[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.299     1.542 r  r_dds_clk_count[8]_i_4/O
                         net (fo=2, routed)           0.871     2.413    r_dds_clk_count[8]_i_4_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.537 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.361     2.898    r_dds_clk_count
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_dds_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[0]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  r_dds_clk_count_reg[0]/Q
                         net (fo=7, routed)           0.175     0.339    r_dds_clk_count_reg_n_0_[0]
    SLICE_X42Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  r_dds_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    p_0_in[0]
    SLICE_X42Y39         FDRE                                         r  r_dds_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_mux_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.246ns (63.983%)  route 0.138ns (36.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[2]/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  r_dds_clk_count_reg[2]/Q
                         net (fo=7, routed)           0.138     0.286    r_dds_clk_count_reg[2]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.098     0.384 r  r_dds_mux_enable_i_1/O
                         net (fo=1, routed)           0.000     0.384    r_dds_mux_enable_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  r_dds_mux_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[4]/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  r_dds_clk_count_reg[4]/Q
                         net (fo=4, routed)           0.138     0.286    r_dds_clk_count_reg[4]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.099     0.385 r  r_dds_clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.385    p_0_in[5]
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.209ns (53.536%)  route 0.181ns (46.464%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[0]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r_dds_clk_count_reg[0]/Q
                         net (fo=7, routed)           0.181     0.345    r_dds_clk_count_reg_n_0_[0]
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.390 r  r_dds_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.390    p_0_in[1]
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[1]/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r_dds_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    r_dds_clk_count_reg_n_0_[1]
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.043     0.393 r  r_dds_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.393    p_0_in[2]
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[1]/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r_dds_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    r_dds_clk_count_reg_n_0_[1]
    SLICE_X42Y40         LUT5 (Prop_lut5_I2_O)        0.043     0.393 r  r_dds_clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.393    p_0_in[4]
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (52.993%)  route 0.185ns (47.007%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[0]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r_dds_clk_count_reg[0]/Q
                         net (fo=7, routed)           0.185     0.349    r_dds_clk_count_reg_n_0_[0]
    SLICE_X42Y40         LUT4 (Prop_lut4_I1_O)        0.045     0.394 r  r_dds_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.394    p_0_in[3]
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.230ns (57.030%)  route 0.173ns (42.970%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[8]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.173     0.301    r_dds_clk_count_reg[8]
    SLICE_X44Y41         LUT4 (Prop_lut4_I3_O)        0.102     0.403 r  r_dds_clk_count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.403    p_0_in[8]
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.570%)  route 0.222ns (54.430%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[7]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_dds_clk_count_reg[7]/Q
                         net (fo=3, routed)           0.222     0.363    r_dds_clk_count_reg[7]
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.408 r  r_dds_clk_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.408    p_0_in[7]
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[6]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_dds_clk_count_reg[6]/Q
                         net (fo=4, routed)           0.248     0.389    r_dds_clk_count_reg[6]
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.434 r  r_dds_clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.434    p_0_in[6]
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_acquire_start_adc_control
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.721ns  (logic 4.034ns (46.252%)  route 4.687ns (53.748%))
  Logic Levels:           2  (BUFGCTRL=1 OBUF=1)
  Clock Uncertainty:      0.937ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.660    -0.833    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X1Y16          DSP48E1                                      r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.434    -0.399 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=12, routed)          1.754     1.355    TEST_DDS_CLK_OBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.451 r  BUFGCE_inst/O
                         net (fo=1, routed)           2.933     4.384    o_acquire_start_adc_control_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.888 r  o_acquire_start_adc_control_OBUF_inst/O
                         net (fo=0)                   0.000     7.888    o_acquire_start_adc_control
    U3                                                                r  o_acquire_start_adc_control (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TEST_DDS_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 3.945ns (59.931%)  route 2.637ns (40.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.937ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.660    -0.833    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X1Y16          DSP48E1                                      r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.434    -0.399 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=12, routed)          2.637     2.238    TEST_DDS_CLK_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.749 r  TEST_DDS_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.749    TEST_DDS_CLK
    W7                                                                r  TEST_DDS_CLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TEST_DDS_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.338ns (62.336%)  route 0.808ns (37.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.937ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.654    -0.509    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X1Y16          DSP48E1                                      r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.126    -0.383 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=12, routed)          0.808     0.425    TEST_DDS_CLK_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.637 r  TEST_DDS_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.637    TEST_DDS_CLK
    W7                                                                r  TEST_DDS_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_acquire_start_adc_control
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.357ns (47.569%)  route 1.496ns (52.431%))
  Logic Levels:           2  (BUFGCTRL=1 OBUF=1)
  Clock Uncertainty:      0.937ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.654    -0.509    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X1Y16          DSP48E1                                      r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.126    -0.383 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=12, routed)          0.751     0.368    TEST_DDS_CLK_OBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.394 r  BUFGCE_inst/O
                         net (fo=1, routed)           0.744     1.138    o_acquire_start_adc_control_OBUF
    U3                   OBUF (Prop_obuf_I_O)         1.205     2.343 r  o_acquire_start_adc_control_OBUF_inst/O
                         net (fo=0)                   0.000     2.343    o_acquire_start_adc_control
    U3                                                                r  o_acquire_start_adc_control (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_resampler_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_resampler_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.003ns  (logic 3.985ns (56.903%)  route 3.018ns (43.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.564    -0.929    w_mclk
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  o_resampler_busy_reg/Q
                         net (fo=1, routed)           3.018     2.545    o_resampler_busy_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.075 r  o_resampler_busy_OBUF_inst/O
                         net (fo=0)                   0.000     6.075    o_resampler_busy
    W6                                                                r  o_resampler_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.214ns  (logic 0.744ns (33.607%)  route 1.470ns (66.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=17, routed)          0.778     0.269    s_resamp[1]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.325     0.594 r  r_dds_clk_count[8]_i_2/O
                         net (fo=9, routed)           0.692     1.286    r_dds_clk_count[8]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.214ns  (logic 0.744ns (33.607%)  route 1.470ns (66.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=17, routed)          0.778     0.269    s_resamp[1]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.325     0.594 r  r_dds_clk_count[8]_i_2/O
                         net (fo=9, routed)           0.692     1.286    r_dds_clk_count[8]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.214ns  (logic 0.744ns (33.607%)  route 1.470ns (66.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=17, routed)          0.778     0.269    s_resamp[1]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.325     0.594 r  r_dds_clk_count[8]_i_2/O
                         net (fo=9, routed)           0.692     1.286    r_dds_clk_count[8]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.214ns  (logic 0.744ns (33.607%)  route 1.470ns (66.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=17, routed)          0.778     0.269    s_resamp[1]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.325     0.594 r  r_dds_clk_count[8]_i_2/O
                         net (fo=9, routed)           0.692     1.286    r_dds_clk_count[8]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.214ns  (logic 0.744ns (33.607%)  route 1.470ns (66.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=17, routed)          0.778     0.269    s_resamp[1]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.325     0.594 r  r_dds_clk_count[8]_i_2/O
                         net (fo=9, routed)           0.692     1.286    r_dds_clk_count[8]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_done_count_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.192ns  (logic 0.746ns (34.036%)  route 1.446ns (65.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.509 f  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=17, routed)          0.914     0.405    s_resamp[1]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.327     0.732 f  r_dds_done_count_i_1/O
                         net (fo=1, routed)           0.532     1.264    r_dds_done_count_i_1_n_0
    SLICE_X43Y42         FDCE                                         f  r_dds_done_count_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.165ns  (logic 0.744ns (34.358%)  route 1.421ns (65.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=17, routed)          0.778     0.269    s_resamp[1]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.325     0.594 r  r_dds_clk_count[8]_i_2/O
                         net (fo=9, routed)           0.644     1.238    r_dds_clk_count[8]_i_2_n_0
    SLICE_X42Y39         FDRE                                         r  r_dds_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.145ns  (logic 0.718ns (33.467%)  route 1.427ns (66.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=17, routed)          0.778     0.269    s_resamp[1]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.299     0.568 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.650     1.218    r_dds_clk_count
    SLICE_X42Y39         FDRE                                         r  r_dds_clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.877ns  (logic 0.744ns (39.644%)  route 1.133ns (60.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.565    -0.928    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=17, routed)          0.778     0.269    s_resamp[1]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.325     0.594 r  r_dds_clk_count[8]_i_2/O
                         net (fo=9, routed)           0.355     0.949    r_dds_clk_count[8]_i_2_n_0
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_mux_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.740ns  (logic 0.467ns (63.141%)  route 0.273ns (36.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446    -1.530    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.163 r  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.273    -0.890    s_resamp[0]
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.100    -0.790 r  r_dds_mux_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.790    r_dds_mux_enable_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  r_dds_mux_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_run_sampler_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.863ns  (logic 0.367ns (42.523%)  route 0.496ns (57.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.447    -1.529    w_mclk
    SLICE_X44Y42         FDRE                                         r  r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.367    -1.162 f  r_done_reg/Q
                         net (fo=2, routed)           0.496    -0.666    r_done_reg_n_0
    SLICE_X45Y41         FDCE                                         f  r_run_sampler_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.046ns  (logic 0.461ns (44.087%)  route 0.585ns (55.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446    -1.530    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.163 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.282    -0.881    s_resamp[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.094    -0.787 r  r_dds_clk_count[8]_i_2/O
                         net (fo=9, routed)           0.303    -0.484    r_dds_clk_count[8]_i_2_n_0
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.046ns  (logic 0.461ns (44.087%)  route 0.585ns (55.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446    -1.530    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.163 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.282    -0.881    s_resamp[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.094    -0.787 r  r_dds_clk_count[8]_i_2/O
                         net (fo=9, routed)           0.303    -0.484    r_dds_clk_count[8]_i_2_n_0
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.046ns  (logic 0.461ns (44.087%)  route 0.585ns (55.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446    -1.530    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.163 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.282    -0.881    s_resamp[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.094    -0.787 r  r_dds_clk_count[8]_i_2/O
                         net (fo=9, routed)           0.303    -0.484    r_dds_clk_count[8]_i_2_n_0
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.056ns  (logic 0.467ns (44.228%)  route 0.589ns (55.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446    -1.530    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.163 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.282    -0.881    s_resamp[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.100    -0.781 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.307    -0.474    r_dds_clk_count
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.056ns  (logic 0.467ns (44.228%)  route 0.589ns (55.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446    -1.530    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.163 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.282    -0.881    s_resamp[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.100    -0.781 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.307    -0.474    r_dds_clk_count
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.056ns  (logic 0.467ns (44.228%)  route 0.589ns (55.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446    -1.530    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.163 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.282    -0.881    s_resamp[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.100    -0.781 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.307    -0.474    r_dds_clk_count
    SLICE_X44Y41         FDRE                                         r  r_dds_clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.062ns  (logic 0.467ns (43.978%)  route 0.595ns (56.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446    -1.530    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.163 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.282    -0.881    s_resamp[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.100    -0.781 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.313    -0.468    r_dds_clk_count
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.062ns  (logic 0.467ns (43.978%)  route 0.595ns (56.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446    -1.530    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.163 f  FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=9, routed)           0.282    -0.881    s_resamp[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.100    -0.781 r  r_dds_clk_count[8]_i_1/O
                         net (fo=9, routed)           0.313    -0.468    r_dds_clk_count
    SLICE_X42Y40         FDRE                                         r  r_dds_clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_master_clk (IN)
                         net (fo=0)                   0.000    41.667    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    dds_50_MHz_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    39.996 f  dds_50_MHz_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    dds_50_MHz_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    dds_50_MHz_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_dds_done_count_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_s_resamp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.579ns  (logic 0.583ns (36.911%)  route 0.996ns (63.089%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE                         0.000     0.000 r  r_dds_done_count_reg/C
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  r_dds_done_count_reg/Q
                         net (fo=1, routed)           0.996     1.455    r_dds_done_count
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.124     1.579 r  FSM_sequential_s_resamp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.579    FSM_sequential_s_resamp[0]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.446    -1.530    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C

Slack:                    inf
  Source:                 r_run_sampler_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_resampler_busy_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.514ns  (logic 0.580ns (38.321%)  route 0.934ns (61.679%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE                         0.000     0.000 r  r_run_sampler_reg/C
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  r_run_sampler_reg/Q
                         net (fo=3, routed)           0.603     1.059    r_run_sampler
    SLICE_X43Y41         LUT4 (Prop_lut4_I2_O)        0.124     1.183 r  o_resampler_busy_i_1/O
                         net (fo=1, routed)           0.331     1.514    o_resampler_busy_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.445    -1.531    w_mclk
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/C

Slack:                    inf
  Source:                 r_run_sampler_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_resampler_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.188ns  (logic 0.580ns (48.807%)  route 0.608ns (51.193%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE                         0.000     0.000 r  r_run_sampler_reg/C
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  r_run_sampler_reg/Q
                         net (fo=3, routed)           0.608     1.064    r_run_sampler
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.188 r  o_resampler_busy_i_2/O
                         net (fo=1, routed)           0.000     1.188    o_resampler_busy_i_2_n_0
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          1.445    -1.531    w_mclk
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_run_sampler_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_resampler_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.406%)  route 0.206ns (52.595%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE                         0.000     0.000 r  r_run_sampler_reg/C
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_run_sampler_reg/Q
                         net (fo=3, routed)           0.206     0.347    r_run_sampler
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  o_resampler_busy_i_2/O
                         net (fo=1, routed)           0.000     0.392    o_resampler_busy_i_2_n_0
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.832    -0.839    w_mclk
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/C

Slack:                    inf
  Source:                 r_run_sampler_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_s_resamp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.069%)  route 0.218ns (53.931%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE                         0.000     0.000 r  r_run_sampler_reg/C
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_run_sampler_reg/Q
                         net (fo=3, routed)           0.218     0.359    r_run_sampler
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.404 r  FSM_sequential_s_resamp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.404    FSM_sequential_s_resamp[0]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.832    -0.839    w_mclk
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_s_resamp_reg[0]/C

Slack:                    inf
  Source:                 r_run_sampler_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_resampler_busy_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.219%)  route 0.328ns (63.781%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE                         0.000     0.000 r  r_run_sampler_reg/C
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_run_sampler_reg/Q
                         net (fo=3, routed)           0.218     0.359    r_run_sampler
    SLICE_X43Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.404 r  o_resampler_busy_i_1/O
                         net (fo=1, routed)           0.110     0.514    o_resampler_busy_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_master_clk (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=12, routed)          0.832    -0.839    w_mclk
    SLICE_X43Y40         FDRE                                         r  o_resampler_busy_reg/C





