Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 12:09:40 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file div5_control_sets_placed.rpt
| Design       : div5
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1552 |          220 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             118 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal | Enable Signal |                                                   Set/Reset Signal                                                  | Slice Load Count | Bel Load Count |
+--------------+---------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      |               | div5_fdiv_32ns_32bkb_U1/div5_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/Q[0]            |                1 |              2 |
|  ap_clk      |               | div5_fdiv_32ns_32bkb_U1/div5_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[1] |                2 |             12 |
|  ap_clk      |               | div5_fdiv_32ns_32bkb_U1/div5_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[5] |                6 |             44 |
|  ap_clk      |               | ap_rst                                                                                                              |                6 |             60 |
|  ap_clk      |               |                                                                                                                     |              230 |           1622 |
+--------------+---------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+


