{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461032722439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461032722441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 19:25:21 2016 " "Processing started: Mon Apr 18 19:25:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461032722441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461032722441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram_demo -c sram_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram_demo -c sram_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461032722441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1461032724268 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_test_127_bit.v(32) " "Verilog HDL warning at sram_test_127_bit.v(32): extended using \"x\" or \"z\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461032724444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_test_127_bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sram_test_127_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_test_127_bit " "Found entity 1: sram_test_127_bit" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032724448 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032724448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032724448 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461032724454 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461032724455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461032724455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461032724455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab2/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab2/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032724457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032724457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram_test_127_bit " "Elaborating entity \"sram_test_127_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461032725657 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] sram_test_127_bit.v(15) " "Output port \"LEDR\[9\]\" at sram_test_127_bit.v(15) has no driver" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461032725665 "|sram_test_127_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "sram_test_127_bit.v" "clock_divider" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032725764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:memory " "Elaborating entity \"sram\" for hierarchy \"sram:memory\"" {  } { { "sram_test_127_bit.v" "memory" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032725804 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs sram.v(42) " "Verilog HDL Always Construct warning at sram.v(42): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461032725808 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461032725808 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461032725808 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bus sram.v(44) " "Verilog HDL Always Construct warning at sram.v(44): variable \"data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461032725808 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461032725808 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461032725808 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sram_data_bus sram.v(46) " "Verilog HDL Always Construct warning at sram.v(46): variable \"sram_data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461032725808 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr sram.v(41) " "Verilog HDL Always Construct warning at sram.v(41): inferring latch(es) for variable \"mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1461032725810 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[0\] sram.v(42) " "Inferred latch for \"mdr\[0\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725810 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[1\] sram.v(42) " "Inferred latch for \"mdr\[1\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725810 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[2\] sram.v(42) " "Inferred latch for \"mdr\[2\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725811 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[3\] sram.v(42) " "Inferred latch for \"mdr\[3\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725811 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[4\] sram.v(42) " "Inferred latch for \"mdr\[4\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725811 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[5\] sram.v(42) " "Inferred latch for \"mdr\[5\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725811 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[6\] sram.v(42) " "Inferred latch for \"mdr\[6\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725811 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[7\] sram.v(42) " "Inferred latch for \"mdr\[7\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725811 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[8\] sram.v(42) " "Inferred latch for \"mdr\[8\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725811 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[9\] sram.v(42) " "Inferred latch for \"mdr\[9\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725811 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[10\] sram.v(42) " "Inferred latch for \"mdr\[10\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725811 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[11\] sram.v(42) " "Inferred latch for \"mdr\[11\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725812 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[12\] sram.v(42) " "Inferred latch for \"mdr\[12\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725812 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[13\] sram.v(42) " "Inferred latch for \"mdr\[13\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725812 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[14\] sram.v(42) " "Inferred latch for \"mdr\[14\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725812 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[15\] sram.v(42) " "Inferred latch for \"mdr\[15\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461032725812 "|sram_test_127_bit|sram:memory"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8584.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8584.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8584 " "Found entity 1: altsyncram_8584" {  } { { "db/altsyncram_8584.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/altsyncram_8584.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032729185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032729185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032729497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032729497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032729665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032729665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cntr_89i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032729909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032729909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032730036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032730036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032730243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032730243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032730498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032730498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032730617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032730617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032730828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032730828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461032730992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461032730992 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461032731432 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sys_clk " "Found clock multiplexer sys_clk" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1461032733343 "|sram_test_127_bit|sys_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1461032733343 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sram:memory\|memory " "RAM logic \"sram:memory\|memory\" is uninferred due to asynchronous read logic" {  } { { "../sram/sram.v" "memory" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1461032733741 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1461032733741 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[15\]\" " "Converted tri-state node \"data_bus\[15\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[14\]\" " "Converted tri-state node \"data_bus\[14\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[13\]\" " "Converted tri-state node \"data_bus\[13\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[12\]\" " "Converted tri-state node \"data_bus\[12\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[11\]\" " "Converted tri-state node \"data_bus\[11\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[10\]\" " "Converted tri-state node \"data_bus\[10\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[9\]\" " "Converted tri-state node \"data_bus\[9\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[8\]\" " "Converted tri-state node \"data_bus\[8\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[7\]\" " "Converted tri-state node \"data_bus\[7\]\" into a selector" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[0\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[1\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[2\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[3\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[4\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[5\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[6\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[7\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[8\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[9\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_a\[10\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_a\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[0\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[1\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[2\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[3\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[4\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[5\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[6\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[7\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[8\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[9\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[10\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[11\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[11\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[12\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[12\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[13\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[13\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[14\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[14\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[15\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[15\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461032733746 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1461032733746 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1461032753519 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_0_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_0_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461032754390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_1_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_1_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461032754390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_2_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_2_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461032754390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_3_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_3_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461032754390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_4_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_4_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461032754390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_5_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_5_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461032754390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_6_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_6_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461032754390 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1461032754390 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[9\] GND node " "The node \"sram:memory\|mar\[9\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461032754390 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[10\] GND node " "The node \"sram:memory\|mar\[10\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461032754390 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[8\] GND node " "The node \"sram:memory\|mar\[8\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461032754390 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[7\] GND node " "The node \"sram:memory\|mar\[7\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461032754390 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1461032754390 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[0\] pre_syn.bp.address_wire_0_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[0\]\" to the node \"pre_syn.bp.address_wire_0_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032756448 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[1\] pre_syn.bp.address_wire_1_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[1\]\" to the node \"pre_syn.bp.address_wire_1_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032756448 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[2\] pre_syn.bp.address_wire_2_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[2\]\" to the node \"pre_syn.bp.address_wire_2_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032756448 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[3\] pre_syn.bp.address_wire_3_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[3\]\" to the node \"pre_syn.bp.address_wire_3_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032756448 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[4\] pre_syn.bp.address_wire_4_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[4\]\" to the node \"pre_syn.bp.address_wire_4_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032756448 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[5\] pre_syn.bp.address_wire_5_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[5\]\" to the node \"pre_syn.bp.address_wire_5_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032756448 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[6\] pre_syn.bp.address_wire_6_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[6\]\" to the node \"pre_syn.bp.address_wire_6_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032756448 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[9\] sram:memory\|mar\[9\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[9\]\" to the node \"sram:memory\|mar\[9\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032756448 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[10\] sram:memory\|mar\[10\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[10\]\" to the node \"sram:memory\|mar\[10\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032756448 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[8\] sram:memory\|mar\[8\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[8\]\" to the node \"sram:memory\|mar\[8\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032756448 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[7\] sram:memory\|mar\[7\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[7\]\" to the node \"sram:memory\|mar\[7\]\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032756448 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1461032756448 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[0\] pre_syn.bp.address_wire_0_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[0\]\" to the node \"pre_syn.bp.address_wire_0_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461032756449 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[1\] pre_syn.bp.address_wire_1_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[1\]\" to the node \"pre_syn.bp.address_wire_1_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461032756449 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[2\] pre_syn.bp.address_wire_2_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[2\]\" to the node \"pre_syn.bp.address_wire_2_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461032756449 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[3\] pre_syn.bp.address_wire_3_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[3\]\" to the node \"pre_syn.bp.address_wire_3_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461032756449 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[4\] pre_syn.bp.address_wire_4_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[4\]\" to the node \"pre_syn.bp.address_wire_4_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461032756449 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[5\] pre_syn.bp.address_wire_5_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[5\]\" to the node \"pre_syn.bp.address_wire_5_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461032756449 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[6\] pre_syn.bp.address_wire_6_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[6\]\" to the node \"pre_syn.bp.address_wire_6_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461032756449 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1461032756449 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[9\] sram:memory\|mar\[9\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[9\]\" to the node \"sram:memory\|mar\[9\]\" into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461032756450 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[10\] sram:memory\|mar\[10\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[10\]\" to the node \"sram:memory\|mar\[10\]\" into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461032756450 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[8\] sram:memory\|mar\[8\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[8\]\" to the node \"sram:memory\|mar\[8\]\" into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461032756450 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[7\] sram:memory\|mar\[7\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[7\]\" to the node \"sram:memory\|mar\[7\]\" into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461032756450 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1461032756450 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[0\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[0\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[1\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[1\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[2\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[2\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[3\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[3\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[4\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[4\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[5\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[5\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[6\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[6\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756450 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1461032756450 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[0\] sram:memory\|mdr\[0\] " "Converted the fan-out from the tri-state buffer \"data_bus\[0\]\" to the node \"sram:memory\|mdr\[0\]\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[1\] sram:memory\|mdr\[1\] " "Converted the fan-out from the tri-state buffer \"data_bus\[1\]\" to the node \"sram:memory\|mdr\[1\]\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[2\] sram:memory\|mdr\[2\] " "Converted the fan-out from the tri-state buffer \"data_bus\[2\]\" to the node \"sram:memory\|mdr\[2\]\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[3\] sram:memory\|mdr\[3\] " "Converted the fan-out from the tri-state buffer \"data_bus\[3\]\" to the node \"sram:memory\|mdr\[3\]\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[4\] sram:memory\|mdr\[4\] " "Converted the fan-out from the tri-state buffer \"data_bus\[4\]\" to the node \"sram:memory\|mdr\[4\]\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[5\] sram:memory\|mdr\[5\] " "Converted the fan-out from the tri-state buffer \"data_bus\[5\]\" to the node \"sram:memory\|mdr\[5\]\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756460 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[6\] sram:memory\|mdr\[6\] " "Converted the fan-out from the tri-state buffer \"data_bus\[6\]\" to the node \"sram:memory\|mdr\[6\]\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461032756460 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1461032756460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[0\] " "Latch sram:memory\|mdr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461032756465 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461032756465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[1\] " "Latch sram:memory\|mdr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461032756465 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461032756465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[2\] " "Latch sram:memory\|mdr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461032756466 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461032756466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[3\] " "Latch sram:memory\|mdr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461032756466 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461032756466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[4\] " "Latch sram:memory\|mdr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461032756466 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461032756466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[5\] " "Latch sram:memory\|mdr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461032756466 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461032756466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[6\] " "Latch sram:memory\|mdr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sys_clk " "Ports D and ENA on the latch are fed by the same signal sys_clk" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461032756467 ""}  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461032756467 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461032757210 "|sram_test_127_bit|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461032757210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461032757824 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30088 " "30088 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461032759295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/output_files/sram_demo.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/output_files/sram_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461032760967 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 97 147 0 0 50 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 97 of its 147 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 50 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1461032762210 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "7 " "Attempting to remove 7 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.data_bus_0_~output " "Failed to remove I/O cell \"pre_syn.bp.data_bus_0_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.data_bus_1_~output " "Failed to remove I/O cell \"pre_syn.bp.data_bus_1_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.data_bus_2_~output " "Failed to remove I/O cell \"pre_syn.bp.data_bus_2_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.data_bus_3_~output " "Failed to remove I/O cell \"pre_syn.bp.data_bus_3_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.data_bus_4_~output " "Failed to remove I/O cell \"pre_syn.bp.data_bus_4_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.data_bus_5_~output " "Failed to remove I/O cell \"pre_syn.bp.data_bus_5_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.data_bus_6_~output " "Failed to remove I/O cell \"pre_syn.bp.data_bus_6_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Quartus II" 0 -1 1461032762233 ""}
{ "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN_TOP" "" "Found I/O pins in lower-level partitions that are not connected in the top-level design" { { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.data_bus_0_~output Top " "I/O cell \"pre_syn.bp.data_bus_0_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.data_bus_1_~output Top " "I/O cell \"pre_syn.bp.data_bus_1_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.data_bus_2_~output Top " "I/O cell \"pre_syn.bp.data_bus_2_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.data_bus_3_~output Top " "I/O cell \"pre_syn.bp.data_bus_3_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.data_bus_4_~output Top " "I/O cell \"pre_syn.bp.data_bus_4_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032762233 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.data_bus_5_~output Top " "I/O cell \"pre_syn.bp.data_bus_5_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032762234 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.data_bus_6_~output Top " "I/O cell \"pre_syn.bp.data_bus_6_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461032762234 ""}  } {  } 1 35033 "Found I/O pins in lower-level partitions that are not connected in the top-level design" 0 0 "Quartus II" 0 -1 1461032762233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461032762375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461032762375 ""}
{ "Error" "EAMERGE_PARTITION_WITH_PIN_TOP" "Top " "Partition \"Top\" contains I/O cells that do not connect to top-level pins or have illegal connectivity" { { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.data_bus_0_ Top <nothing> " "Output port \"pre_syn.bp.data_bus_0_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461032764446 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.data_bus_1_ Top <nothing> " "Output port \"pre_syn.bp.data_bus_1_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461032764446 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.data_bus_2_ Top <nothing> " "Output port \"pre_syn.bp.data_bus_2_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461032764446 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.data_bus_3_ Top <nothing> " "Output port \"pre_syn.bp.data_bus_3_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461032764446 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.data_bus_4_ Top <nothing> " "Output port \"pre_syn.bp.data_bus_4_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461032764446 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.data_bus_5_ Top <nothing> " "Output port \"pre_syn.bp.data_bus_5_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461032764446 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.data_bus_6_ Top <nothing> " "Output port \"pre_syn.bp.data_bus_6_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461032764446 ""}  } {  } 0 35030 "Partition \"%1!s!\" contains I/O cells that do not connect to top-level pins or have illegal connectivity" 0 0 "Quartus II" 0 -1 1461032764446 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.data_bus_0_~output " "Output port O of I/O output buffer \"pre_syn.bp.data_bus_0_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Quartus II" 0 -1 1461032764480 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.data_bus_1_~output " "Output port O of I/O output buffer \"pre_syn.bp.data_bus_1_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Quartus II" 0 -1 1461032764480 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.data_bus_2_~output " "Output port O of I/O output buffer \"pre_syn.bp.data_bus_2_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Quartus II" 0 -1 1461032764481 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.data_bus_3_~output " "Output port O of I/O output buffer \"pre_syn.bp.data_bus_3_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Quartus II" 0 -1 1461032764481 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.data_bus_4_~output " "Output port O of I/O output buffer \"pre_syn.bp.data_bus_4_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Quartus II" 0 -1 1461032764481 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.data_bus_5_~output " "Output port O of I/O output buffer \"pre_syn.bp.data_bus_5_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Quartus II" 0 -1 1461032764481 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.data_bus_6_~output " "Output port O of I/O output buffer \"pre_syn.bp.data_bus_6_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Quartus II" 0 -1 1461032764481 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 128 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 15 errors, 128 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461032764726 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 18 19:26:04 2016 " "Processing ended: Mon Apr 18 19:26:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461032764726 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461032764726 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461032764726 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461032764726 ""}
