$date
  Sat Jul 11 19:53:51 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux_4x1_tb $end
$var reg 32 ! in0[31:0] $end
$var reg 32 " in1[31:0] $end
$var reg 32 # in2[31:0] $end
$var reg 32 $ in3[31:0] $end
$var reg 32 % res[31:0] $end
$var reg 2 & sel[1:0] $end
$scope module uut $end
$var reg 32 ' in0[31:0] $end
$var reg 32 ( in1[31:0] $end
$var reg 32 ) in2[31:0] $end
$var reg 32 * in3[31:0] $end
$var reg 2 + sel[1:0] $end
$var reg 32 , res[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000011111111 !
b00000000000000001111111100000000 "
b00000000111111110000000000000000 #
b11111111000000000000000000000000 $
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX %
b00 &
b00000000000000000000000011111111 '
b00000000000000001111111100000000 (
b00000000111111110000000000000000 )
b11111111000000000000000000000000 *
b00 +
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ,
#500000
b00000000000000000000000011111111 %
b00000000000000000000000011111111 ,
#1000000
b01 &
b01 +
#1500000
b00000000000000001111111100000000 %
b00000000000000001111111100000000 ,
#2000000
b10 &
b10 +
#2500000
b00000000111111110000000000000000 %
b00000000111111110000000000000000 ,
#3000000
b11 &
b11 +
#3500000
b11111111000000000000000000000000 %
b11111111000000000000000000000000 ,
#4000000
