Time resolution is 1 ps
Note: Test Passed - Correct Data Received
Time: 312504 ns  Iteration: 1  Process: /UART_TB/stimuli  File: /home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Testbenches/UART_TESTBENCH.vhd
Failure: Tests Complete
Time: 312504 ns  Iteration: 1  Process: /UART_TB/stimuli  File: /home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Testbenches/UART_TESTBENCH.vhd
$finish called at time : 312504 ns : File "/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Testbenches/UART_TESTBENCH.vhd" Line 163
