# Digital Signal Processing (DSP) Modules

[![Language](https://img.shields.io/badge/Language-Verilog-blue.svg)](https://www.verilog.com/) [![License](https://img.shields.io/badge/License-MIT-green.svg)](LICENSE)

---

## ğŸ“– Introduction

This repository contains a configurable **DSP slice** implemented in Verilog HDL. It supports pipelined arithmetic operations including:

* **Preâ€‘Adder**
* **Multiplier**
* **Postâ€‘Adder**

The design targets FPGA-based applications and can be easily integrated into larger systems for high-performance digital signal processing tasks.

---

## ğŸš€ Features

* **Fully Pipelined**: Configurable pipeline stages for high throughput.
* **Configurable Data Width**: Supports 18Ã—18 and 36Ã—36 multiplication modes.
* **Modular Design**: Separate modules for preâ€‘adder, multiplier, and postâ€‘adder.
* **Testbenches Included**: Comprehensive Verilog and SystemVerilog testbenches.
* **FPGA Support**: Constraints provided for Xilinx Vivado.

---

## ğŸ“‚ Directory Structure

```
â”œâ”€â”€ rtl/                  # RTL source files
â”‚   â”œâ”€â”€ pre_adder.v      # Preâ€‘adder module
â”‚   â”œâ”€â”€ multiplier.v     # Multiplier module
â”‚   â”œâ”€â”€ post_adder.v     # Postâ€‘adder module
â”‚   â””â”€â”€ dsp_slice.v      # Topâ€‘level DSP slice wrapper
â”œâ”€â”€ verification/        # Testbenches
â”‚   â”œâ”€â”€ dsp_tb.v         # Verilog testbench
â”‚   â””â”€â”€ dsp_tb.sv        # SystemVerilog testbench
â”œâ”€â”€ constraints/         # FPGA constraints (XDC for Vivado)
â”‚   â””â”€â”€ dsp_slice.xdc    # Pin assignments and timing constraints
â”œâ”€â”€ docs/                # Documentation and reports
â”‚   â””â”€â”€ coverage/        # Coverage reports (HTML/PDF)
â”œâ”€â”€ images/              # Simulation waveforms and block diagrams
â”‚   â””â”€â”€ waveform.png     # Example output waveform
â”œâ”€â”€ .gitattributes       # Force linguist to treat `.v` as Verilog
â”œâ”€â”€ LICENSE              # Project license (MIT)
â””â”€â”€ README.md            # Project overview and instructions
```

---

## ğŸ”§ Getting Started

### Prerequisites

* **Verilog Simulator**: Icarus Verilog, ModelSim, or QuestaSim
* **FPGA Toolchain**: Xilinx Vivado 2020.2 or later (for synthesis)
* **Make** (optional): For simplified build scripts

### Installation & Build

1. **Clone the repository**

   ```bash
   git clone https://github.com/Eng-AbdallahSabah/Digital-Signal-Processing-Modules.git
   cd Digital-Signal-Processing-Modules
   ```

2. **Run simulation**

   ```bash
   make sim
   ```

3. **Synthesize for FPGA** (Vivado)

   ```bash
   vivado -mode batch -source build_synth.tcl
   ```

---

## ğŸ§ª Simulation & Verification

1. **Verilog Testbench**

   ```bash
   iverilog -o dsp_tb rtl/*.v verification/dsp_tb.v
   vvp dsp_tb
   ```
2. **SystemVerilog Testbench**

   ```bash
   vcs -sverilog rtl/*.v verification/dsp_tb.sv -R
   ```

![Waveform Example](https://github.com/Eng-AbdallahSabah/Digital-Signal-Processing-Modules/blob/main/images/Wave%20form.png)

Coverage reports are available in `docs/coverage/`.

---

## ğŸ“ˆ Synthesis & Implementation

* Constraints file: `constraints/dsp_slice.xdc`
* Topâ€‘level entity: `dsp_slice`
* Clock frequency target: 200 MHz (pipelined)

---

## ğŸ¤ Contributing

Contributions are welcome! Please follow these steps:

1. Fork the repository.
2. Create a feature branch: `git checkout -b feature/YourFeature`.
3. Commit your changes: `git commit -m "Add YourFeature"`.
4. Push to the branch: `git push origin feature/YourFeature`.
5. Open a Pull Request.

Please read [CONTRIBUTING.md](CONTRIBUTING.md) for guidelines.

---

## ğŸ“œ License

This project is licensed under the **MIT License**. See the [LICENSE](LICENSE) file for details.
