-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Thu Nov  5 03:12:42 2026
-- Host        : juniper-ThinkPad-T14-Gen-5 running 64-bit Ubuntu 26.10
-- Command     : write_vhdl -force -mode funcsim
--               /home/juniper/Documents/lab7-juniper/lab72/lab7_1/lab7_1.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_4/mb_block_hdmi_text_controller_0_4_sim_netlist.vhdl
-- Design      : mb_block_hdmi_text_controller_0_4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s50csga324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_clk_wiz_0_clk_wiz is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_clk_wiz_0_clk_wiz : entity is "clk_wiz_0_clk_wiz";
end mb_block_hdmi_text_controller_0_4_clk_wiz_0_clk_wiz;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_clk_wiz_0_clk_wiz is
  signal clk_in1_clk_wiz_0 : STD_LOGIC;
  signal clk_out1_clk_wiz_0 : STD_LOGIC;
  signal clk_out2_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_buf_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_clk_wiz_0 : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute box_type : string;
  attribute box_type of clkf_buf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of clkin1_ibufg : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of clkin1_ibufg : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of clkin1_ibufg : label is "AUTO";
  attribute box_type of clkin1_ibufg : label is "PRIMITIVE";
  attribute box_type of clkout1_buf : label is "PRIMITIVE";
  attribute box_type of clkout2_buf : label is "PRIMITIVE";
  attribute box_type of mmcm_adv_inst : label is "PRIMITIVE";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_clk_wiz_0,
      O => clkfbout_buf_clk_wiz_0
    );
clkin1_ibufg: unisim.vcomponents.IBUF
    generic map(
      CCIO_EN => "TRUE",
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_in1,
      O => clk_in1_clk_wiz_0
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out1_clk_wiz_0,
      O => clk_out1
    );
clkout2_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out2_clk_wiz_0,
      O => clk_out2
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 10.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 40.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 8,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_clk_wiz_0,
      CLKFBOUT => clkfbout_clk_wiz_0,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in1_clk_wiz_0,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out1_clk_wiz_0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_out2_clk_wiz_0,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_encode is
  port (
    vde_reg : out STD_LOGIC;
    ade_reg : out STD_LOGIC;
    ade_reg_qq : out STD_LOGIC;
    ade_reg_qq_reg_0 : out STD_LOGIC;
    ade_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_reg_reg_0 : out STD_LOGIC;
    vde_reg_reg_0 : out STD_LOGIC;
    c0_reg_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[9]_0\ : in STD_LOGIC;
    \dout_reg[9]_1\ : in STD_LOGIC;
    \dout_reg[8]_0\ : in STD_LOGIC;
    c0_reg : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_encode : entity is "encode";
end mb_block_hdmi_text_controller_0_4_encode;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_encode is
  signal ade_q : STD_LOGIC;
  signal \^ade_reg\ : STD_LOGIC;
  signal ade_reg_q : STD_LOGIC;
  signal \^ade_reg_qq\ : STD_LOGIC;
  signal \^ade_reg_qq_reg_0\ : STD_LOGIC;
  signal \^ade_reg_reg_0\ : STD_LOGIC;
  signal adin_q : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q : STD_LOGIC;
  signal c0_reg_0 : STD_LOGIC;
  signal \^c0_reg_reg_0\ : STD_LOGIC;
  signal c1_q : STD_LOGIC;
  signal c1_reg : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_3_n_0\ : STD_LOGIC;
  signal \dout[0]_i_4_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_3_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_4_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_4_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3_n_0\ : STD_LOGIC;
  signal \dout[9]_i_4_n_0\ : STD_LOGIC;
  signal n0q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n0q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n0q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5_n_0\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n1d0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal n1q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n1q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n1q_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal q_m_7 : STD_LOGIC;
  signal \q_m_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal vde_q : STD_LOGIC;
  signal \^vde_reg\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cnt[3]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt[3]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cnt[3]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt[3]_i_7__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt[3]_i_8\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cnt[4]_i_11\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt[4]_i_13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cnt[4]_i_16\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt[4]_i_7\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cnt[4]_i_8\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dout[0]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dout[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout[4]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout[6]_i_3__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout[6]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout[7]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout[8]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout[9]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout[9]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout[9]_i_4__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1\ : label is "soft_lutpair2";
begin
  ade_reg <= \^ade_reg\;
  ade_reg_qq <= \^ade_reg_qq\;
  ade_reg_qq_reg_0 <= \^ade_reg_qq_reg_0\;
  ade_reg_reg_0 <= \^ade_reg_reg_0\;
  c0_reg_reg_0 <= \^c0_reg_reg_0\;
  vde_reg <= \^vde_reg\;
ade_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(0),
      Q => ade_q,
      R => '0'
    );
ade_reg_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \^ade_reg\,
      Q => ade_reg_q,
      R => '0'
    );
ade_reg_qq_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_reg_q,
      Q => \^ade_reg_qq\,
      R => '0'
    );
ade_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_q,
      Q => \^ade_reg\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => adin_q(2),
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => adin_q(3),
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(2),
      Q => p_1_in,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(3),
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => c0_q,
      R => '0'
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q,
      Q => c0_reg_0,
      R => '0'
    );
c1_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => c1_q,
      R => '0'
    );
c1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c1_q,
      Q => c1_reg,
      R => '0'
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_3_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[1]_i_3_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => n0q_m(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      O => \cnt[1]_i_2_n_0\
    );
\cnt[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => n1q_m(1),
      I1 => n0q_m(1),
      O => \cnt[1]_i_3_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[2]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[2]_i_3__1_n_0\,
      O => \cnt[2]_i_1_n_0\
    );
\cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_3_n_0\,
      I1 => \cnt[3]_i_8_n_0\,
      I2 => cnt(1),
      I3 => n0q_m(1),
      I4 => p_0_in,
      I5 => n1q_m(1),
      O => \cnt[2]_i_2_n_0\
    );
\cnt[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => cnt(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => n1q_m(1),
      O => \cnt[2]_i_3__1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2A202A20202A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[3]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[3]_i_3_n_0\,
      I4 => \cnt[3]_i_4_n_0\,
      I5 => \cnt[3]_i_5_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \cnt[4]_i_13_n_0\,
      I1 => \cnt[3]_i_6_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_7_n_0\,
      I4 => \cnt[3]_i_7__1_n_0\,
      I5 => \cnt[4]_i_8_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => n0q_m(3),
      I2 => n1q_m(3),
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      I3 => p_0_in,
      O => \cnt[3]_i_4_n_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n0q_m(1),
      I3 => n1q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => n1q_m(2),
      I5 => n0q_m(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => n1q_m(2),
      I4 => n0q_m(2),
      O => \cnt[3]_i_7__1_n_0\
    );
\cnt[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      O => \cnt[3]_i_8_n_0\
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_2_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_4_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[4]_i_6_n_0\,
      O => \cnt[4]_i_1_n_0\
    );
\cnt[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      O => \cnt[4]_i_10_n_0\
    );
\cnt[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      O => \cnt[4]_i_11_n_0\
    );
\cnt[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(2),
      I1 => n0q_m(2),
      O => \cnt[4]_i_12_n_0\
    );
\cnt[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF8E08"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[4]_i_13_n_0\
    );
\cnt[4]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      O => \cnt[4]_i_14__1_n_0\
    );
\cnt[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => n1q_m(3),
      I5 => n0q_m(3),
      O => \cnt[4]_i_15_n_0\
    );
\cnt[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => p_0_in,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      O => \cnt[4]_i_16_n_0\
    );
\cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288EBEE7D771411"
    )
        port map (
      I0 => \cnt[4]_i_7_n_0\,
      I1 => \cnt[3]_i_3_n_0\,
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      I4 => \cnt[4]_i_8_n_0\,
      I5 => \cnt[4]_i_9_n_0\,
      O => \cnt[4]_i_2_n_0\
    );
\cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565656564666564"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_10_n_0\,
      I2 => \cnt[4]_i_11_n_0\,
      I3 => n1q_m(1),
      I4 => n0q_m(1),
      I5 => \cnt[4]_i_12_n_0\,
      O => \cnt[4]_i_3_n_0\
    );
\cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A595965596565A6"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_13_n_0\,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      I5 => \cnt[4]_i_14__1_n_0\,
      O => \cnt[4]_i_4_n_0\
    );
\cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5_n_0\
    );
\cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_16_n_0\,
      I1 => n1q_m(3),
      I2 => n0q_m(3),
      I3 => cnt(3),
      I4 => \cnt[3]_i_5_n_0\,
      I5 => \cnt[3]_i_4_n_0\,
      O => \cnt[4]_i_6_n_0\
    );
\cnt[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => n1q_m(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => cnt(1),
      O => \cnt[4]_i_7_n_0\
    );
\cnt[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      I3 => n0q_m(1),
      I4 => p_0_in,
      O => \cnt[4]_i_8_n_0\
    );
\cnt[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7510EF758AEF108A"
    )
        port map (
      I0 => cnt(3),
      I1 => n1q_m(2),
      I2 => n0q_m(2),
      I3 => n0q_m(3),
      I4 => n1q_m(3),
      I5 => cnt(4),
      O => \cnt[4]_i_9_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \dout[0]_i_2__0_n_0\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^vde_reg\,
      O => \dout[0]_i_1_n_0\
    );
\dout[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000220AA008AA8"
    )
        port map (
      I0 => \dout[4]_i_4_n_0\,
      I1 => c1_reg,
      I2 => \dout[0]_i_3_n_0\,
      I3 => c0_reg_0,
      I4 => \^ade_reg_reg_0\,
      I5 => \dout[0]_i_4_n_0\,
      O => \dout[0]_i_2__0_n_0\
    );
\dout[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F10000"
    )
        port map (
      I0 => data_o(0),
      I1 => \^ade_reg_qq\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      O => \dout[0]_i_3_n_0\
    );
\dout[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5501FF03"
    )
        port map (
      I0 => p_1_in,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      I3 => \^ade_reg\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[0]_i_4_n_0\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87B4FFFF87B40000"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \cnt[4]_i_3_n_0\,
      I4 => \^vde_reg\,
      I5 => \dout[1]_i_2__0_n_0\,
      O => \dout[1]_i_1_n_0\
    );
\dout[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg_0,
      I4 => data_o(1),
      I5 => \dout[1]_i_3_n_0\,
      O => \dout[1]_i_2__0_n_0\
    );
\dout[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"623362001F001FFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => c1_reg,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[1]_i_3_n_0\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[2]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[2]_i_2__1_n_0\,
      O => \dout[2]_i_1_n_0\
    );
\dout[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0064FFEB"
    )
        port map (
      I0 => \dout[6]_i_4_n_0\,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => c1_reg,
      I3 => \^ade_reg_reg_0\,
      I4 => c0_reg_0,
      I5 => data_o(1),
      O => \dout[2]_i_2__1_n_0\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[3]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[3]_i_2_n_0\,
      O => \dout[3]_i_1_n_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100070"
    )
        port map (
      I0 => c1_reg,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => \^ade_reg\,
      I3 => p_1_in,
      I4 => c0_reg_0,
      I5 => \dout[3]_i_3_n_0\,
      O => \dout[3]_i_2_n_0\
    );
\dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBAAFAAAFAAB"
    )
        port map (
      I0 => data_o(1),
      I1 => \dout[6]_i_4_n_0\,
      I2 => \^ade_reg_reg_0\,
      I3 => c0_reg_0,
      I4 => c1_reg,
      I5 => \dout[6]_i_3__0_n_0\,
      O => \dout[3]_i_3_n_0\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[4]_i_2__0_n_0\,
      I1 => \dout[4]_i_3_n_0\,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[4]_i_1_n_0\
    );
\dout[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFB33333333"
    )
        port map (
      I0 => \^ade_reg_reg_0\,
      I1 => \dout[4]_i_4_n_0\,
      I2 => c1_reg,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[4]_i_2__0_n_0\
    );
\dout[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF190019FF"
    )
        port map (
      I0 => c1_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[4]_i_3_n_0\
    );
\dout[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      O => \dout[4]_i_4_n_0\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[5]_i_2__0_n_0\,
      I1 => \dout[5]_i_3__0_n_0\,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[5]_i_1_n_0\
    );
\dout[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85955A4F9085555"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => c1_reg,
      I5 => p_1_in,
      O => \dout[5]_i_2__0_n_0\
    );
\dout[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEE"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      I2 => \^ade_reg\,
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => c0_reg,
      O => vde_reg_reg_0
    );
\dout[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => data_o(1),
      I1 => \^vde_reg\,
      I2 => c0_reg_0,
      I3 => \^ade_reg\,
      I4 => data_o(0),
      I5 => \^ade_reg_qq\,
      O => \dout[5]_i_3__0_n_0\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[6]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[6]_i_2_n_0\,
      O => \dout[6]_i_1_n_0\
    );
\dout[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBEBABFBEBBBBBE"
    )
        port map (
      I0 => data_o(1),
      I1 => c0_reg_0,
      I2 => \^ade_reg_reg_0\,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => \dout[6]_i_4_n_0\,
      I5 => c1_reg,
      O => \dout[6]_i_2_n_0\
    );
\dout[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_3__0_n_0\
    );
\dout[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => p_1_in,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_4_n_0\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[7]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[7]_i_2__1_n_0\,
      I4 => \dout[7]_i_3__0_n_0\,
      O => \dout[7]_i_1_n_0\
    );
\dout[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A80854A4F4F4"
    )
        port map (
      I0 => c1_reg,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[7]_i_2__1_n_0\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => c0_reg,
      I1 => \^ade_reg_qq\,
      I2 => data_o(0),
      I3 => \^ade_reg\,
      O => c0_reg_reg_1
    );
\dout[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_reg_0\,
      I2 => p_1_in,
      I3 => c1_reg,
      I4 => \^ade_reg\,
      I5 => data_o(1),
      O => \dout[7]_i_3__0_n_0\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE00AEAE"
    )
        port map (
      I0 => \^c0_reg_reg_0\,
      I1 => \^ade_reg\,
      I2 => \dout_reg[9]_1\,
      I3 => \dout_reg[8]_0\,
      I4 => \^vde_reg\,
      O => D(0)
    );
\dout[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA03AA03AA03"
    )
        port map (
      I0 => p_0_in,
      I1 => \dout[8]_i_2__0_n_0\,
      I2 => data_o(1),
      I3 => \^vde_reg\,
      I4 => c0_reg_0,
      I5 => \^ade_reg_reg_0\,
      O => \dout[8]_i_1__1_n_0\
    );
\dout[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCFFFFFFFD"
    )
        port map (
      I0 => c0_reg,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => \^ade_reg\,
      O => \^c0_reg_reg_0\
    );
\dout[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E2EE2E0CEE"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => c1_reg,
      I4 => c0_reg_0,
      I5 => p_1_in,
      O => \dout[8]_i_2__0_n_0\
    );
\dout[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ade_reg\,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      O => \^ade_reg_reg_0\
    );
\dout[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => \dout[9]_i_2_n_0\,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => \dout[9]_i_3_n_0\,
      O => \dout[9]_i_1_n_0\
    );
\dout[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555500005555FFC0"
    )
        port map (
      I0 => \dout_reg[9]_0\,
      I1 => \dout_reg[9]_1\,
      I2 => \^ade_reg\,
      I3 => \dout[9]_i_4_n_0\,
      I4 => \^vde_reg\,
      I5 => data_o(1),
      O => D(1)
    );
\dout[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      O => \dout[9]_i_2_n_0\
    );
\dout[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F00DF0CDFC0130"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => c1_reg,
      I3 => c0_reg_0,
      I4 => p_1_in,
      I5 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3_n_0\
    );
\dout[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg,
      O => \dout[9]_i_4_n_0\
    );
\dout[9]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      O => \^ade_reg_qq_reg_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[8]_i_1__1_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[9]_i_1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => \n1q_m[2]_i_3_n_0\,
      I2 => \n0q_m[3]_i_3_n_0\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(1)
    );
\n0q_m[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2_n_0\,
      I3 => \n0q_m[3]_i_3_n_0\,
      I4 => \n1q_m[2]_i_3_n_0\,
      I5 => \n1q_m[2]_i_2_n_0\,
      O => n0q_m0(2)
    );
\n0q_m[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \n0q_m[3]_i_3_n_0\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(3)
    );
\n0q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5_n_0\,
      O => \n0q_m[3]_i_2_n_0\
    );
\n0q_m[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2_n_0\,
      I4 => p_0_in_1,
      O => \n0q_m[3]_i_3_n_0\
    );
\n0q_m[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4_n_0\
    );
\n0q_m[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(1),
      Q => n0q_m(1),
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(2),
      Q => n0q_m(2),
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(3),
      Q => n0q_m(3),
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => n1d0(0)
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => n1d0(1)
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => n1d0(2)
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => n1d0(3)
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(0),
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(1),
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(2),
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(3),
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[3]_i_3_n_0\,
      I3 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(1)
    );
\n1q_m[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[2]_i_3_n_0\,
      I3 => \n1q_m[3]_i_3_n_0\,
      O => \n1q_m[2]_i_1_n_0\
    );
\n1q_m[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2_n_0\
    );
\n1q_m[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3_n_0\
    );
\n1q_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2_n_0\,
      I1 => \n1q_m[3]_i_3_n_0\,
      I2 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(3)
    );
\n1q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2_n_0\,
      O => \n1q_m[3]_i_2_n_0\
    );
\n1q_m[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2_n_0\,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in_1,
      O => \n1q_m[3]_i_3_n_0\
    );
\n1q_m[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in_1,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(1),
      Q => n1q_m(1),
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1_n_0\,
      Q => n1q_m(2),
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(3),
      Q => n1q_m(3),
      R => '0'
    );
\q_m_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1_n_0\
    );
\q_m_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in_1,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in0_in,
      O => q_m_7
    );
\q_m_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2_n_0\
    );
\q_m_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3_n_0\
    );
\q_m_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_7,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
vde_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => vde_q,
      R => '0'
    );
vde_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => vde_q,
      Q => \^vde_reg\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in_1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mb_block_hdmi_text_controller_0_4_encode__parameterized0\ is
  port (
    c0_reg : out STD_LOGIC;
    \q_m_reg_reg[8]_0\ : out STD_LOGIC;
    \q_m_reg_reg[8]_1\ : out STD_LOGIC;
    \adin_reg_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    data_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_clk : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[4]_0\ : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[3]_0\ : in STD_LOGIC;
    ade_reg_qq : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mb_block_hdmi_text_controller_0_4_encode__parameterized0\ : entity is "encode";
end \mb_block_hdmi_text_controller_0_4_encode__parameterized0\;

architecture STRUCTURE of \mb_block_hdmi_text_controller_0_4_encode__parameterized0\ is
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q_reg_srl2_n_0 : STD_LOGIC;
  signal \^c0_reg\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_1\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of c0_q_reg_srl2 : label is "\inst/vga_to_hdmi /\inst/encg/c0_q_reg_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_3__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cnt[2]_i_2__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_12__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[4]_i_14\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cnt[4]_i_17\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt[4]_i_18__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dout[9]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__0\ : label is "soft_lutpair20";
begin
  c0_reg <= \^c0_reg\;
  \q_m_reg_reg[8]_0\ <= \^q_m_reg_reg[8]_0\;
  \q_m_reg_reg[8]_1\ <= \^q_m_reg_reg[8]_1\;
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => c0_q_reg_srl2_n_0
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q_reg_srl2_n_0,
      Q => \^c0_reg\,
      R => '0'
    );
\cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0280A280A28A028"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[1]_i_2__0_n_0\,
      I2 => cnt(1),
      I3 => \cnt[4]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[1]_i_3__0_n_0\,
      O => \cnt[1]_i_1__0_n_0\
    );
\cnt[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__0_n_0\
    );
\cnt[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__0_n_0\
    );
\cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[2]_i_3_n_0\,
      O => \cnt[2]_i_1__0_n_0\
    );
\cnt[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => cnt(1),
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__1_n_0\
    );
\cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_3_n_0\
    );
\cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[3]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[3]_i_4__0_n_0\,
      O => \cnt[3]_i_1__0_n_0\
    );
\cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5995A965A66A56"
    )
        port map (
      I0 => \cnt[4]_i_8__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \cnt[4]_i_13__0_n_0\,
      O => \cnt[3]_i_2__0_n_0\
    );
\cnt[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_12__0_n_0\,
      I1 => \cnt[3]_i_5__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[3]_i_3__0_n_0\
    );
\cnt[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13013713ECFEC8EC"
    )
        port map (
      I0 => cnt(1),
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      I5 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_4__0_n_0\
    );
\cnt[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__0_n_0\
    );
\cnt[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__1_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_7_n_0\
    );
\cnt[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_10__0_n_0\
    );
\cnt[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04FB4FB0FB04B0"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_11__0_n_0\
    );
\cnt[4]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_12__0_n_0\
    );
\cnt[4]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_13__0_n_0\
    );
\cnt[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_14_n_0\
    );
\cnt[4]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__0_n_0\
    );
\cnt[4]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[3]\,
      I5 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_16__0_n_0\
    );
\cnt[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBB220"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_17_n_0\
    );
\cnt[4]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      O => \cnt[4]_i_18__0_n_0\
    );
\cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[4]_i_4__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[4]_i_6__0_n_0\,
      O => \cnt[4]_i_1__0_n_0\
    );
\cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_7__0_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_8__0_n_0\,
      I5 => \cnt[4]_i_9__0_n_0\,
      O => \cnt[4]_i_2__0_n_0\
    );
\cnt[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \cnt[4]_i_10__0_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_3__0_n_0\
    );
\cnt[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995955A9AA9A99"
    )
        port map (
      I0 => \cnt[4]_i_11__0_n_0\,
      I1 => \cnt[4]_i_12__0_n_0\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \cnt[4]_i_13__0_n_0\,
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[4]_i_4__0_n_0\
    );
\cnt[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_15__0_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_16__0_n_0\,
      O => \cnt[4]_i_5__0_n_0\
    );
\cnt[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_17_n_0\,
      I1 => \cnt[4]_i_18__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_6__0_n_0\
    );
\cnt[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_7__0_n_0\
    );
\cnt[4]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_8__0_n_0\
    );
\cnt[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_9__0_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1__0_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1__0_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1__0_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1__0_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[0]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[0]_i_1__0_n_0\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAAABEAAAAAAAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => ade_reg,
      O => \dout[0]_i_2_n_0\
    );
\dout[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[1]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[1]_i_1__0_n_0\
    );
\dout[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAABEAABAAAEEAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => ade_reg,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => \adin_reg_reg_n_0_[1]\,
      O => \dout[1]_i_2_n_0\
    );
\dout[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[2]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[2]_i_1__0_n_0\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98B4FFFF98B40000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[2]_i_2_n_0\
    );
\dout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[3]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[3]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[3]_i_1__0_n_0\
    );
\dout[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFD7D775"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[0]\,
      I5 => \dout_reg[3]_0\,
      O => \dout[3]_i_2__0_n_0\
    );
\dout[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[4]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[4]_i_1__0_n_0\
    );
\dout[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEFAAAABEABAAAA"
    )
        port map (
      I0 => \dout_reg[4]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      I5 => \adin_reg_reg_n_0_[2]\,
      O => \dout[4]_i_2_n_0\
    );
\dout[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[5]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[5]_i_1__0_n_0\
    );
\dout[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF288222A0"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => \dout_reg[0]_0\,
      O => \dout[5]_i_2_n_0\
    );
\dout[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[6]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[6]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[6]_i_1__0_n_0\
    );
\dout[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4669FFFF46690000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[6]_i_2__0_n_0\
    );
\dout[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^c0_reg\,
      I1 => data_o(0),
      I2 => ade_reg_qq,
      O => \dout[6]_i_3_n_0\
    );
\dout[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[7]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[7]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[7]_i_1__0_n_0\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1445040455555555"
    )
        port map (
      I0 => \dout_reg[3]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => ade_reg,
      O => \dout[7]_i_2_n_0\
    );
\dout[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[4]_i_3__0_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      O => \^q_m_reg_reg[8]_1\
    );
\dout[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D09F"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      O => \adin_reg_reg[1]_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1__0_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1__0_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1__0_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1__0_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1__0_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1__0_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1__0_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1__0_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q(9)
    );
\n0q_m[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => \n1q_m[2]_i_3__0_n_0\,
      I2 => \n0q_m[3]_i_3__0_n_0\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[1]_i_1__0_n_0\
    );
\n0q_m[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__0_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__0_n_0\,
      I3 => \n0q_m[3]_i_3__0_n_0\,
      I4 => \n1q_m[2]_i_3__0_n_0\,
      I5 => \n1q_m[2]_i_2__0_n_0\,
      O => \n0q_m[2]_i_1__0_n_0\
    );
\n0q_m[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \n0q_m[3]_i_3__0_n_0\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[3]_i_1__0_n_0\
    );
\n0q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__0_n_0\,
      O => \n0q_m[3]_i_2__0_n_0\
    );
\n0q_m[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__0_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__0_n_0\
    );
\n0q_m[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__0_n_0\
    );
\n0q_m[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__0_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[3]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[1]_i_1__0_n_0\
    );
\n1q_m[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[2]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_3__0_n_0\,
      O => \n1q_m[2]_i_1__0_n_0\
    );
\n1q_m[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__0_n_0\
    );
\n1q_m[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__0_n_0\
    );
\n1q_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__0_n_0\,
      I1 => \n1q_m[3]_i_3__0_n_0\,
      I2 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[3]_i_1__0_n_0\
    );
\n1q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__0_n_0\,
      O => \n1q_m[3]_i_2__0_n_0\
    );
\n1q_m[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__0_n_0\,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__0_n_0\
    );
\n1q_m[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__0_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__0_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__0_n_0\
    );
\q_m_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__0_n_0\
    );
\q_m_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__0_n_0\
    );
\q_m_reg[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__0_n_0\
    );
\q_m_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__0_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__0_n_0\,
      Q => \^q_m_reg_reg[8]_0\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mb_block_hdmi_text_controller_0_4_encode__parameterized1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    \dout_reg[5]_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mb_block_hdmi_text_controller_0_4_encode__parameterized1\ : entity is "encode";
end \mb_block_hdmi_text_controller_0_4_encode__parameterized1\;

architecture STRUCTURE of \mb_block_hdmi_text_controller_0_4_encode__parameterized1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_16__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \cnt[4]_i_17__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt[4]_i_18\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dout[2]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout[3]_i_2__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dout[4]_i_2__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout[6]_i_2__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout[7]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout[9]_i_2__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dout[9]_i_3__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__1\ : label is "soft_lutpair33";
begin
  AR(0) <= \^ar\(0);
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
\cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_3__1_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[1]_i_3__1_n_0\,
      O => \cnt[1]_i_1__1_n_0\
    );
\cnt[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__1_n_0\
    );
\cnt[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__1_n_0\
    );
\cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__0_n_0\,
      I2 => \cnt[4]_i_5__1_n_0\,
      I3 => \cnt[2]_i_3__0_n_0\,
      O => \cnt[2]_i_1__1_n_0\
    );
\cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936336399C93C636"
    )
        port map (
      I0 => \cnt[4]_i_3__1_n_0\,
      I1 => \cnt[3]_i_6__0_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__0_n_0\
    );
\cnt[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56955965"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[2]_i_3__0_n_0\
    );
\cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[3]_i_3__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[3]_i_4__1_n_0\,
      O => \cnt[3]_i_1__1_n_0\
    );
\cnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[3]_i_5__1_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_8__1_n_0\,
      O => \cnt[3]_i_2__1_n_0\
    );
\cnt[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71F700108E08FFEF"
    )
        port map (
      I0 => cnt(1),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      I5 => \cnt[3]_i_7__0_n_0\,
      O => \cnt[3]_i_3__1_n_0\
    );
\cnt[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A66A569A5995A9"
    )
        port map (
      I0 => \cnt[4]_i_17__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \cnt[4]_i_9__1_n_0\,
      O => \cnt[3]_i_4__1_n_0\
    );
\cnt[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__1_n_0\
    );
\cnt[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__0_n_0\
    );
\cnt[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => cnt(2),
      O => \cnt[3]_i_7__0_n_0\
    );
\cnt[4]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB04B04F04FB4F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_10__1_n_0\
    );
\cnt[4]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_11__1_n_0\
    );
\cnt[4]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD00F0FFFFDDFD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_12__1_n_0\
    );
\cnt[4]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B220FFFB"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_13__1_n_0\
    );
\cnt[4]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_14__0_n_0\
    );
\cnt[4]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__1_n_0\
    );
\cnt[4]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_16__1_n_0\
    );
\cnt[4]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF0024"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => cnt(1),
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_17__0_n_0\
    );
\cnt[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      O => \cnt[4]_i_18_n_0\
    );
\cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[4]_i_4__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[4]_i_6__1_n_0\,
      O => \cnt[4]_i_1__1_n_0\
    );
\cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BB22BD4D44DD4"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[4]_i_8__1_n_0\,
      I2 => \cnt[4]_i_9__1_n_0\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \cnt[4]_i_10__1_n_0\,
      O => \cnt[4]_i_2__1_n_0\
    );
\cnt[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_11__1_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_12__1_n_0\,
      O => \cnt[4]_i_3__1_n_0\
    );
\cnt[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_13__1_n_0\,
      I1 => \cnt[4]_i_14__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_4__1_n_0\
    );
\cnt[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15__1_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5__1_n_0\
    );
\cnt[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96695555AAAA9669"
    )
        port map (
      I0 => \cnt[4]_i_16__1_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_17__0_n_0\,
      I5 => \cnt[4]_i_18_n_0\,
      O => \cnt[4]_i_6__1_n_0\
    );
\cnt[4]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D595918"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_7__1_n_0\
    );
\cnt[4]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41D74141"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[4]_i_8__1_n_0\
    );
\cnt[4]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_9__1_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[1]_i_1__1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[2]_i_1__1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[3]_i_1__1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[4]_i_1__1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF01010101"
    )
        port map (
      I0 => \dout[0]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout_reg[0]_0\,
      I3 => \q_m_reg_reg_n_0_[0]\,
      I4 => \dout[9]_i_2__1_n_0\,
      I5 => vde_reg,
      O => \dout[0]_i_1__1_n_0\
    );
\dout[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A208A"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[0]_i_2__1_n_0\
    );
\dout[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[1]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[1]_i_1__1_n_0\
    );
\dout[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC58FFFFBC580000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[1]_i_2__1_n_0\
    );
\dout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[2]_i_2__0_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[2]\,
      I5 => vde_reg,
      O => \dout[2]_i_1__1_n_0\
    );
\dout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"674B0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      O => \dout[2]_i_2__0_n_0\
    );
\dout[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[3]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[3]\,
      I4 => vde_reg,
      O => \dout[3]_i_1__1_n_0\
    );
\dout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81EFFFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[0]\,
      I1 => \adin_reg_reg_n_0_[1]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      O => \dout[3]_i_2__1_n_0\
    );
\dout[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[4]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[4]_i_1__1_n_0\
    );
\dout[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28220A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[4]_i_2__1_n_0\
    );
\dout[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[5]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[5]_i_1__1_n_0\
    );
\dout[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"695CFFFF695C0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[5]_i_2__1_n_0\
    );
\dout[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[6]_i_2__1_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[6]\,
      I5 => vde_reg,
      O => \dout[6]_i_1__1_n_0\
    );
\dout[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A88202A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[6]_i_2__1_n_0\
    );
\dout[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[7]_i_2__0_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[7]\,
      I4 => vde_reg,
      O => \dout[7]_i_1__1_n_0\
    );
\dout[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75D5FF75"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[7]_i_2__0_n_0\
    );
\dout[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A3"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => vde_reg,
      I3 => data_o(0),
      O => \dout[8]_i_1__0_n_0\
    );
\dout[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55FC"
    )
        port map (
      I0 => \dout[9]_i_2__1_n_0\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => data_o(0),
      I3 => vde_reg,
      I4 => \dout_reg[0]_0\,
      O => \dout[9]_i_1__1_n_0\
    );
\dout[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \cnt[4]_i_5__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      O => \dout[9]_i_2__1_n_0\
    );
\dout[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D09000F0"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => ade_reg,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3__1_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[0]_i_1__1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[1]_i_1__1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[2]_i_1__1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[3]_i_1__1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[4]_i_1__1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[5]_i_1__1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[6]_i_1__1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[7]_i_1__1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[8]_i_1__0_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[9]_i_1__1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => \n1q_m[2]_i_3__1_n_0\,
      I2 => \n0q_m[3]_i_3__1_n_0\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[1]_i_1__1_n_0\
    );
\n0q_m[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__1_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__1_n_0\,
      I3 => \n0q_m[3]_i_3__1_n_0\,
      I4 => \n1q_m[2]_i_3__1_n_0\,
      I5 => \n1q_m[2]_i_2__1_n_0\,
      O => \n0q_m[2]_i_1__1_n_0\
    );
\n0q_m[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \n0q_m[3]_i_3__1_n_0\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[3]_i_1__1_n_0\
    );
\n0q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__1_n_0\,
      O => \n0q_m[3]_i_2__1_n_0\
    );
\n0q_m[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__1_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__1_n_0\
    );
\n0q_m[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__1_n_0\
    );
\n0q_m[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__1_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(5),
      I1 => data_o(12),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => data_o(8),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(11),
      I1 => data_o(9),
      I2 => data_o(10),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(6),
      I3 => data_o(11),
      I4 => data_o(10),
      I5 => data_o(9),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(9),
      I4 => data_o(10),
      I5 => data_o(11),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(7),
      I2 => data_o(8),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(8),
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(6),
      I2 => data_o(8),
      I3 => data_o(5),
      I4 => data_o(12),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(5),
      I2 => data_o(10),
      I3 => data_o(9),
      I4 => data_o(11),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[3]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[1]_i_1__1_n_0\
    );
\n1q_m[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[2]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_3__1_n_0\,
      O => \n1q_m[2]_i_1__1_n_0\
    );
\n1q_m[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__1_n_0\
    );
\n1q_m[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__1_n_0\
    );
\n1q_m[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__1_n_0\,
      I1 => \n1q_m[3]_i_3__1_n_0\,
      I2 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[3]_i_1__1_n_0\
    );
\n1q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__1_n_0\,
      O => \n1q_m[3]_i_2__1_n_0\
    );
\n1q_m[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__1_n_0\,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__1_n_0\
    );
\n1q_m[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__1_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
oserdes_m_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => pix_clk_locked,
      O => \^ar\(0)
    );
\q_m_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__1_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__1_n_0\
    );
\q_m_reg[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__1_n_0\
    );
\q_m_reg[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__1_n_0\
    );
\q_m_reg[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__1_n_0\
    );
\q_m_reg[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[8]\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_serdes_10_to_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_serdes_10_to_1 : entity is "serdes_10_to_1";
end mb_block_hdmi_text_controller_0_4_serdes_10_to_1;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_serdes_10_to_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_serdes_10_to_1_0 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_serdes_10_to_1_0 : entity is "serdes_10_to_1";
end mb_block_hdmi_text_controller_0_4_serdes_10_to_1_0;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_serdes_10_to_1_0 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '1',
      D7 => '1',
      D8 => '1',
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '1',
      D4 => '1',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_serdes_10_to_1_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_serdes_10_to_1_1 : entity is "serdes_10_to_1";
end mb_block_hdmi_text_controller_0_4_serdes_10_to_1_1;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_serdes_10_to_1_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_serdes_10_to_1_2 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_serdes_10_to_1_2 : entity is "serdes_10_to_1";
end mb_block_hdmi_text_controller_0_4_serdes_10_to_1_2;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_serdes_10_to_1_2 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_srldelay is
  port (
    data_o : out STD_LOGIC_VECTOR ( 37 downto 0 );
    pix_clk : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_srldelay : entity is "srldelay";
end mb_block_hdmi_text_controller_0_4_srldelay;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_srldelay is
  attribute box_type : string;
  attribute box_type of \srl[0].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl[0].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name : string;
  attribute srl_name of \srl[0].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[0].srl16_i ";
  attribute box_type of \srl[10].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[10].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[10].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[10].srl16_i ";
  attribute box_type of \srl[11].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[11].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[11].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[11].srl16_i ";
  attribute box_type of \srl[14].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[14].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[14].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[14].srl16_i ";
  attribute box_type of \srl[15].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[15].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[15].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[15].srl16_i ";
  attribute box_type of \srl[16].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[16].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[16].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[16].srl16_i ";
  attribute box_type of \srl[17].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[17].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[17].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[17].srl16_i ";
  attribute box_type of \srl[18].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[18].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[18].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[18].srl16_i ";
  attribute box_type of \srl[19].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[19].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[19].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[19].srl16_i ";
  attribute box_type of \srl[1].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[1].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[1].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[1].srl16_i ";
  attribute box_type of \srl[20].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[20].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[20].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[20].srl16_i ";
  attribute box_type of \srl[21].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[21].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[21].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[21].srl16_i ";
  attribute box_type of \srl[22].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[22].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[22].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[22].srl16_i ";
  attribute box_type of \srl[23].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[23].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[23].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[23].srl16_i ";
  attribute box_type of \srl[24].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[24].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[24].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[24].srl16_i ";
  attribute box_type of \srl[25].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[25].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[25].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[25].srl16_i ";
  attribute box_type of \srl[26].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[26].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[26].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[26].srl16_i ";
  attribute box_type of \srl[27].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[27].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[27].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[27].srl16_i ";
  attribute box_type of \srl[28].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[28].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[28].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[28].srl16_i ";
  attribute box_type of \srl[29].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[29].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[29].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[29].srl16_i ";
  attribute box_type of \srl[2].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[2].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[2].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[2].srl16_i ";
  attribute box_type of \srl[30].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[30].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[30].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[30].srl16_i ";
  attribute box_type of \srl[31].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[31].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[31].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[31].srl16_i ";
  attribute box_type of \srl[32].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[32].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[32].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[32].srl16_i ";
  attribute box_type of \srl[33].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[33].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[33].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[33].srl16_i ";
  attribute box_type of \srl[34].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[34].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[34].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[34].srl16_i ";
  attribute box_type of \srl[35].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[35].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[35].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[35].srl16_i ";
  attribute box_type of \srl[36].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[36].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[36].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[36].srl16_i ";
  attribute box_type of \srl[37].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[37].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[37].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[37].srl16_i ";
  attribute box_type of \srl[38].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[38].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[38].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[38].srl16_i ";
  attribute box_type of \srl[39].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[39].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[39].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[39].srl16_i ";
  attribute box_type of \srl[3].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[3].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[3].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[3].srl16_i ";
  attribute box_type of \srl[4].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[4].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[4].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[4].srl16_i ";
  attribute box_type of \srl[5].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[5].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[5].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[5].srl16_i ";
  attribute box_type of \srl[6].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[6].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[6].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[6].srl16_i ";
  attribute box_type of \srl[7].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[7].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[7].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[7].srl16_i ";
  attribute box_type of \srl[8].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[8].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[8].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[8].srl16_i ";
  attribute box_type of \srl[9].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[9].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[9].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[9].srl16_i ";
begin
\srl[0].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(0)
    );
\srl[10].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(10)
    );
\srl[11].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(11)
    );
\srl[14].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(12)
    );
\srl[15].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(13)
    );
\srl[16].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(14)
    );
\srl[17].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(15)
    );
\srl[18].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(16)
    );
\srl[19].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(17)
    );
\srl[1].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => data_o(1)
    );
\srl[20].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(18)
    );
\srl[21].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(19)
    );
\srl[22].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(20)
    );
\srl[23].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(21)
    );
\srl[24].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(22)
    );
\srl[25].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(23)
    );
\srl[26].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(24)
    );
\srl[27].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(25)
    );
\srl[28].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(26)
    );
\srl[29].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(27)
    );
\srl[2].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(1),
      Q => data_o(2)
    );
\srl[30].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(28)
    );
\srl[31].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(29)
    );
\srl[32].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(30)
    );
\srl[33].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(31)
    );
\srl[34].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(32)
    );
\srl[35].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(33)
    );
\srl[36].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(34)
    );
\srl[37].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(35)
    );
\srl[38].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(36)
    );
\srl[39].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(37)
    );
\srl[3].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(2),
      Q => data_o(3)
    );
\srl[4].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(4)
    );
\srl[5].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(5)
    );
\srl[6].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(6)
    );
\srl[7].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(7)
    );
\srl[8].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(8)
    );
\srl[9].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_vga_controller is
  port (
    vsync : out STD_LOGIC;
    hsync : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \vc_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \vc_reg[0]_0\ : out STD_LOGIC;
    \vc_reg[0]_1\ : out STD_LOGIC;
    \vc_reg[0]_2\ : out STD_LOGIC;
    \vc_reg[1]_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    red : out STD_LOGIC_VECTOR ( 0 to 0 );
    vde : out STD_LOGIC;
    clk_out1 : in STD_LOGIC;
    \hc_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 6 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \srl[28].srl16_i\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_vga_controller : entity is "vga_controller";
end mb_block_hdmi_text_controller_0_4_vga_controller;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_vga_controller is
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal bram_addrb0 : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal bram_graphics_i_17_n_1 : STD_LOGIC;
  signal bram_graphics_i_17_n_2 : STD_LOGIC;
  signal bram_graphics_i_17_n_3 : STD_LOGIC;
  signal bram_graphics_i_18_n_0 : STD_LOGIC;
  signal bram_graphics_i_18_n_1 : STD_LOGIC;
  signal bram_graphics_i_18_n_2 : STD_LOGIC;
  signal bram_graphics_i_18_n_3 : STD_LOGIC;
  signal bram_graphics_i_21_n_2 : STD_LOGIC;
  signal bram_graphics_i_21_n_3 : STD_LOGIC;
  signal bram_graphics_i_22_n_0 : STD_LOGIC;
  signal bram_graphics_i_22_n_1 : STD_LOGIC;
  signal bram_graphics_i_22_n_2 : STD_LOGIC;
  signal bram_graphics_i_22_n_3 : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal g10_b1_n_0 : STD_LOGIC;
  signal g10_b2_n_0 : STD_LOGIC;
  signal g10_b3_n_0 : STD_LOGIC;
  signal g10_b4_n_0 : STD_LOGIC;
  signal g10_b5_n_0 : STD_LOGIC;
  signal g11_b1_n_0 : STD_LOGIC;
  signal g11_b2_n_0 : STD_LOGIC;
  signal g11_b3_n_0 : STD_LOGIC;
  signal g11_b4_n_0 : STD_LOGIC;
  signal g11_b5_n_0 : STD_LOGIC;
  signal g11_b6_n_0 : STD_LOGIC;
  signal g11_b7_n_0 : STD_LOGIC;
  signal g12_b1_n_0 : STD_LOGIC;
  signal g12_b2_n_0 : STD_LOGIC;
  signal g12_b3_n_0 : STD_LOGIC;
  signal g12_b4_n_0 : STD_LOGIC;
  signal g12_b5_n_0 : STD_LOGIC;
  signal g12_b6_n_0 : STD_LOGIC;
  signal g12_b7_n_0 : STD_LOGIC;
  signal g13_b1_n_0 : STD_LOGIC;
  signal g13_b2_n_0 : STD_LOGIC;
  signal g13_b3_n_0 : STD_LOGIC;
  signal g13_b4_n_0 : STD_LOGIC;
  signal g13_b5_n_0 : STD_LOGIC;
  signal g13_b6_n_0 : STD_LOGIC;
  signal g13_b7_n_0 : STD_LOGIC;
  signal g14_b1_n_0 : STD_LOGIC;
  signal g14_b2_n_0 : STD_LOGIC;
  signal g14_b3_n_0 : STD_LOGIC;
  signal g14_b4_n_0 : STD_LOGIC;
  signal g14_b5_n_0 : STD_LOGIC;
  signal g14_b6_n_0 : STD_LOGIC;
  signal g14_b7_n_0 : STD_LOGIC;
  signal g15_b1_n_0 : STD_LOGIC;
  signal g15_b2_n_0 : STD_LOGIC;
  signal g15_b3_n_0 : STD_LOGIC;
  signal g15_b4_n_0 : STD_LOGIC;
  signal g15_b5_n_0 : STD_LOGIC;
  signal g15_b6_n_0 : STD_LOGIC;
  signal g15_b7_n_0 : STD_LOGIC;
  signal g16_b1_n_0 : STD_LOGIC;
  signal g16_b2_n_0 : STD_LOGIC;
  signal g16_b3_n_0 : STD_LOGIC;
  signal g16_b4_n_0 : STD_LOGIC;
  signal g16_b5_n_0 : STD_LOGIC;
  signal g16_b6_n_0 : STD_LOGIC;
  signal g16_b7_n_0 : STD_LOGIC;
  signal g17_b1_n_0 : STD_LOGIC;
  signal g17_b2_n_0 : STD_LOGIC;
  signal g17_b3_n_0 : STD_LOGIC;
  signal g17_b4_n_0 : STD_LOGIC;
  signal g17_b5_n_0 : STD_LOGIC;
  signal g17_b6_n_0 : STD_LOGIC;
  signal g17_b7_n_0 : STD_LOGIC;
  signal g18_b1_n_0 : STD_LOGIC;
  signal g18_b2_n_0 : STD_LOGIC;
  signal g18_b3_n_0 : STD_LOGIC;
  signal g18_b4_n_0 : STD_LOGIC;
  signal g18_b5_n_0 : STD_LOGIC;
  signal g18_b6_n_0 : STD_LOGIC;
  signal g18_b7_n_0 : STD_LOGIC;
  signal g19_b0_n_0 : STD_LOGIC;
  signal g19_b1_n_0 : STD_LOGIC;
  signal g19_b2_n_0 : STD_LOGIC;
  signal g19_b3_n_0 : STD_LOGIC;
  signal g19_b4_n_0 : STD_LOGIC;
  signal g19_b5_n_0 : STD_LOGIC;
  signal g19_b6_n_0 : STD_LOGIC;
  signal g19_b7_n_0 : STD_LOGIC;
  signal g1_b0_n_0 : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal g1_b2_n_0 : STD_LOGIC;
  signal g1_b3_n_0 : STD_LOGIC;
  signal g1_b4_n_0 : STD_LOGIC;
  signal g1_b5_n_0 : STD_LOGIC;
  signal g1_b6_n_0 : STD_LOGIC;
  signal g1_b7_n_0 : STD_LOGIC;
  signal g20_b1_n_0 : STD_LOGIC;
  signal g20_b2_n_0 : STD_LOGIC;
  signal g20_b3_n_0 : STD_LOGIC;
  signal g20_b4_n_0 : STD_LOGIC;
  signal g20_b5_n_0 : STD_LOGIC;
  signal g20_b6_n_0 : STD_LOGIC;
  signal g20_b7_n_0 : STD_LOGIC;
  signal g21_b0_n_0 : STD_LOGIC;
  signal g21_b1_n_0 : STD_LOGIC;
  signal g21_b2_n_0 : STD_LOGIC;
  signal g21_b3_n_0 : STD_LOGIC;
  signal g21_b5_n_0 : STD_LOGIC;
  signal g21_b6_n_0 : STD_LOGIC;
  signal g21_b7_n_0 : STD_LOGIC;
  signal g22_b0_n_0 : STD_LOGIC;
  signal g22_b1_n_0 : STD_LOGIC;
  signal g22_b2_n_0 : STD_LOGIC;
  signal g22_b3_n_0 : STD_LOGIC;
  signal g22_b4_n_0 : STD_LOGIC;
  signal g22_b5_n_0 : STD_LOGIC;
  signal g22_b6_n_0 : STD_LOGIC;
  signal g22_b7_n_0 : STD_LOGIC;
  signal g23_b0_n_0 : STD_LOGIC;
  signal g23_b1_n_0 : STD_LOGIC;
  signal g23_b2_n_0 : STD_LOGIC;
  signal g23_b3_n_0 : STD_LOGIC;
  signal g23_b4_n_0 : STD_LOGIC;
  signal g23_b5_n_0 : STD_LOGIC;
  signal g23_b6_n_0 : STD_LOGIC;
  signal g23_b7_n_0 : STD_LOGIC;
  signal g24_b1_n_0 : STD_LOGIC;
  signal g24_b2_n_0 : STD_LOGIC;
  signal g24_b3_n_0 : STD_LOGIC;
  signal g24_b4_n_0 : STD_LOGIC;
  signal g24_b5_n_0 : STD_LOGIC;
  signal g24_b6_n_0 : STD_LOGIC;
  signal g24_b7_n_0 : STD_LOGIC;
  signal g25_b1_n_0 : STD_LOGIC;
  signal g25_b2_n_0 : STD_LOGIC;
  signal g25_b3_n_0 : STD_LOGIC;
  signal g25_b4_n_0 : STD_LOGIC;
  signal g25_b5_n_0 : STD_LOGIC;
  signal g25_b6_n_0 : STD_LOGIC;
  signal g25_b7_n_0 : STD_LOGIC;
  signal g26_b1_n_0 : STD_LOGIC;
  signal g26_b2_n_0 : STD_LOGIC;
  signal g26_b3_n_0 : STD_LOGIC;
  signal g26_b4_n_0 : STD_LOGIC;
  signal g26_b5_n_0 : STD_LOGIC;
  signal g26_b6_n_0 : STD_LOGIC;
  signal g26_b7_n_0 : STD_LOGIC;
  signal g27_b0_n_0 : STD_LOGIC;
  signal g27_b1_n_0 : STD_LOGIC;
  signal g27_b2_n_0 : STD_LOGIC;
  signal g27_b3_n_0 : STD_LOGIC;
  signal g27_b5_n_0 : STD_LOGIC;
  signal g27_b6_n_0 : STD_LOGIC;
  signal g27_b7_n_0 : STD_LOGIC;
  signal g28_b1_n_0 : STD_LOGIC;
  signal g28_b2_n_0 : STD_LOGIC;
  signal g28_b3_n_0 : STD_LOGIC;
  signal g28_b4_n_0 : STD_LOGIC;
  signal g28_b5_n_0 : STD_LOGIC;
  signal g28_b6_n_0 : STD_LOGIC;
  signal g28_b7_n_0 : STD_LOGIC;
  signal g29_b0_n_0 : STD_LOGIC;
  signal g29_b1_n_0 : STD_LOGIC;
  signal g29_b2_n_0 : STD_LOGIC;
  signal g29_b3_n_0 : STD_LOGIC;
  signal g29_b4_n_0 : STD_LOGIC;
  signal g29_b5_n_0 : STD_LOGIC;
  signal g29_b6_n_0 : STD_LOGIC;
  signal g29_b7_n_0 : STD_LOGIC;
  signal g2_b1_n_0 : STD_LOGIC;
  signal g2_b2_n_0 : STD_LOGIC;
  signal g2_b3_n_0 : STD_LOGIC;
  signal g2_b4_n_0 : STD_LOGIC;
  signal g2_b5_n_0 : STD_LOGIC;
  signal g2_b6_n_0 : STD_LOGIC;
  signal g2_b7_n_0 : STD_LOGIC;
  signal g30_b0_n_0 : STD_LOGIC;
  signal g30_b1_n_0 : STD_LOGIC;
  signal g30_b2_n_0 : STD_LOGIC;
  signal g30_b3_n_0 : STD_LOGIC;
  signal g30_b4_n_0 : STD_LOGIC;
  signal g30_b5_n_0 : STD_LOGIC;
  signal g30_b6_n_0 : STD_LOGIC;
  signal g30_b7_n_0 : STD_LOGIC;
  signal g31_b1_n_0 : STD_LOGIC;
  signal g31_b2_n_0 : STD_LOGIC;
  signal g31_b3_n_0 : STD_LOGIC;
  signal g31_b4_n_0 : STD_LOGIC;
  signal g31_b5_n_0 : STD_LOGIC;
  signal g31_b6_n_0 : STD_LOGIC;
  signal g31_b7_n_0 : STD_LOGIC;
  signal g3_b1_n_0 : STD_LOGIC;
  signal g3_b2_n_0 : STD_LOGIC;
  signal g3_b3_n_0 : STD_LOGIC;
  signal g3_b4_n_0 : STD_LOGIC;
  signal g3_b5_n_0 : STD_LOGIC;
  signal g3_b6_n_0 : STD_LOGIC;
  signal g3_b7_n_0 : STD_LOGIC;
  signal g4_b1_n_0 : STD_LOGIC;
  signal g4_b2_n_0 : STD_LOGIC;
  signal g4_b3_n_0 : STD_LOGIC;
  signal g4_b4_n_0 : STD_LOGIC;
  signal g4_b5_n_0 : STD_LOGIC;
  signal g4_b6_n_0 : STD_LOGIC;
  signal g4_b7_n_0 : STD_LOGIC;
  signal g5_b1_n_0 : STD_LOGIC;
  signal g5_b2_n_0 : STD_LOGIC;
  signal g5_b3_n_0 : STD_LOGIC;
  signal g5_b4_n_0 : STD_LOGIC;
  signal g5_b5_n_0 : STD_LOGIC;
  signal g5_b6_n_0 : STD_LOGIC;
  signal g5_b7_n_0 : STD_LOGIC;
  signal g6_b1_n_0 : STD_LOGIC;
  signal g6_b2_n_0 : STD_LOGIC;
  signal g6_b3_n_0 : STD_LOGIC;
  signal g6_b4_n_0 : STD_LOGIC;
  signal g6_b5_n_0 : STD_LOGIC;
  signal g6_b6_n_0 : STD_LOGIC;
  signal g6_b7_n_0 : STD_LOGIC;
  signal g7_b1_n_0 : STD_LOGIC;
  signal g7_b2_n_0 : STD_LOGIC;
  signal g7_b3_n_0 : STD_LOGIC;
  signal g7_b4_n_0 : STD_LOGIC;
  signal g7_b5_n_0 : STD_LOGIC;
  signal g7_b6_n_0 : STD_LOGIC;
  signal g7_b7_n_0 : STD_LOGIC;
  signal g8_b1_n_0 : STD_LOGIC;
  signal g8_b2_n_0 : STD_LOGIC;
  signal g8_b3_n_0 : STD_LOGIC;
  signal g8_b4_n_0 : STD_LOGIC;
  signal g8_b6_n_0 : STD_LOGIC;
  signal g8_b7_n_0 : STD_LOGIC;
  signal g9_b1_n_0 : STD_LOGIC;
  signal g9_b2_n_0 : STD_LOGIC;
  signal g9_b3_n_0 : STD_LOGIC;
  signal g9_b4_n_0 : STD_LOGIC;
  signal g9_b5_n_0 : STD_LOGIC;
  signal g9_b6_n_0 : STD_LOGIC;
  signal g9_b7_n_0 : STD_LOGIC;
  signal hc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \hc[2]_i_1_n_0\ : STD_LOGIC;
  signal \hc[3]_i_1_n_0\ : STD_LOGIC;
  signal \hc[9]_i_2_n_0\ : STD_LOGIC;
  signal hs_i_1_n_0 : STD_LOGIC;
  signal hs_i_2_n_0 : STD_LOGIC;
  signal hs_i_3_n_0 : STD_LOGIC;
  signal vc : STD_LOGIC;
  signal \vc[0]_i_1_n_0\ : STD_LOGIC;
  signal \vc[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \vc[1]_i_1_n_0\ : STD_LOGIC;
  signal \vc[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \vc[2]_i_1_n_0\ : STD_LOGIC;
  signal \vc[2]_i_2_n_0\ : STD_LOGIC;
  signal \vc[2]_i_3_n_0\ : STD_LOGIC;
  signal \vc[3]_i_1_n_0\ : STD_LOGIC;
  signal \vc[3]_i_2_n_0\ : STD_LOGIC;
  signal \vc[4]_i_1_n_0\ : STD_LOGIC;
  signal \vc[5]_i_1_n_0\ : STD_LOGIC;
  signal \vc[6]_i_1_n_0\ : STD_LOGIC;
  signal \vc[7]_i_1_n_0\ : STD_LOGIC;
  signal \vc[8]_i_1_n_0\ : STD_LOGIC;
  signal \vc[9]_i_2_n_0\ : STD_LOGIC;
  signal \vc[9]_i_3_n_0\ : STD_LOGIC;
  signal \vc[9]_i_4_n_0\ : STD_LOGIC;
  signal \^vc_reg[0]_2\ : STD_LOGIC;
  signal \vc_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \vc_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \^vc_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal vga_to_hdmi_i_104_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_105_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_106_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_107_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_108_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_109_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_110_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_111_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_112_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_113_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_114_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_115_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_116_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_117_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_118_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_119_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_120_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_121_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_122_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_123_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_124_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_125_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_126_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_127_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_128_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_129_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_130_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_131_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_132_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_133_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_134_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_135_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_136_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_137_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_138_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_139_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_140_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_141_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_142_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_143_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_144_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_145_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_146_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_147_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_148_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_149_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_150_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_151_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_152_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_153_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_154_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_155_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_156_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_157_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_158_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_159_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_160_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_161_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_162_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_163_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_164_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_165_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_166_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_167_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_168_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_169_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_170_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_171_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_172_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_173_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_174_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_175_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_176_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_177_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_178_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_179_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_17_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_180_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_181_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_182_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_183_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_184_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_18_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_19_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_20_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_23_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_24_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_25_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_26_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_27_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_28_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_29_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_30_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_31_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_32_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_34_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_35_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_36_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_37_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_38_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_39_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_40_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_41_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_44_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_45_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_46_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_47_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_48_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_49_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_4_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_50_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_51_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_52_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_53_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_54_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_55_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_56_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_57_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_58_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_59_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_5_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_60_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_61_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_62_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_63_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_64_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_65_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_66_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_67_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_69_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_6_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_71_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_72_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_73_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_74_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_75_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_76_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_77_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_78_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_79_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_7_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_80_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_81_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_82_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_83_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_84_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_85_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_86_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_87_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_88_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_89_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_90_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_91_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_92_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_93_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_94_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_95_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_96_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_97_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_98_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_99_n_0 : STD_LOGIC;
  signal vs_i_1_n_0 : STD_LOGIC;
  signal vs_i_2_n_0 : STD_LOGIC;
  signal NLW_bram_graphics_i_17_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_bram_graphics_i_21_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_bram_graphics_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of bram_graphics_i_17 : label is 35;
  attribute ADDER_THRESHOLD of bram_graphics_i_18 : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g11_b7 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of g17_b5 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of g18_b6 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of g19_b0 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of g19_b6 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of g21_b6 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of g26_b6 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of g27_b0 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of g2_b1 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of g2_b6 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of g5_b0 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of g6_b4 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of g6_b7 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \hc[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \hc[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \hc[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \hc[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \hc[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \hc[9]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of hs_i_2 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of hs_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \vc[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \vc[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \vc[2]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \vc[3]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \vc[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \vc[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \vc[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \vc[8]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \vc[9]_i_4\ : label is "soft_lutpair97";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \vc_reg[0]\ : label is "vc_reg[0]";
  attribute ORIG_CELL_NAME of \vc_reg[0]_rep\ : label is "vc_reg[0]";
  attribute ORIG_CELL_NAME of \vc_reg[1]\ : label is "vc_reg[1]";
  attribute ORIG_CELL_NAME of \vc_reg[1]_rep\ : label is "vc_reg[1]";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_7 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of vs_i_2 : label is "soft_lutpair93";
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  \vc_reg[0]_2\ <= \^vc_reg[0]_2\;
  \vc_reg[9]_0\(9 downto 0) <= \^vc_reg[9]_0\(9 downto 0);
bram_graphics_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => bram_graphics_i_18_n_0,
      CO(3) => NLW_bram_graphics_i_17_CO_UNCONNECTED(3),
      CO(2) => bram_graphics_i_17_n_1,
      CO(1) => bram_graphics_i_17_n_2,
      CO(0) => bram_graphics_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => addrb(7 downto 4),
      S(3 downto 0) => bram_addrb0(10 downto 7)
    );
bram_graphics_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bram_graphics_i_18_n_0,
      CO(2) => bram_graphics_i_18_n_1,
      CO(1) => bram_graphics_i_18_n_2,
      CO(0) => bram_graphics_i_18_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^o\(1 downto 0),
      DI(0) => \^vc_reg[9]_0\(4),
      O(3 downto 0) => addrb(3 downto 0),
      S(3) => bram_addrb0(6),
      S(2 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(2 downto 0)
    );
bram_graphics_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => bram_graphics_i_22_n_0,
      CO(3 downto 2) => NLW_bram_graphics_i_21_CO_UNCONNECTED(3 downto 2),
      CO(1) => bram_graphics_i_21_n_2,
      CO(0) => bram_graphics_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^vc_reg[9]_0\(9),
      O(3) => NLW_bram_graphics_i_21_O_UNCONNECTED(3),
      O(2 downto 0) => bram_addrb0(10 downto 8),
      S(3) => '0',
      S(2 downto 1) => \^vc_reg[9]_0\(9 downto 8),
      S(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0)
    );
bram_graphics_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bram_graphics_i_22_n_0,
      CO(2) => bram_graphics_i_22_n_1,
      CO(1) => bram_graphics_i_22_n_2,
      CO(0) => bram_graphics_i_22_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \^vc_reg[9]_0\(8 downto 6),
      DI(0) => '0',
      O(3 downto 2) => bram_addrb0(7 downto 6),
      O(1 downto 0) => \^o\(1 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \^vc_reg[9]_0\(5)
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F807F80000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g0_b0_n_0
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC08040000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g0_b1_n_0
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00F6C08940000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g0_b2_n_0
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00E7C09840000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00E7C09840000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00F6C08940000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00FFC08040000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E007F807F80000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g0_b7_n_0
    );
g10_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008002A000000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g10_b1_n_0
    );
g10_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E003F00804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g10_b2_n_0
    );
g10_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C007F80C0C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g10_b3_n_0
    );
g10_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C00C0C07F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g10_b4_n_0
    );
g10_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E0080403F0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g10_b5_n_0
    );
g10_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => \^vc_reg[0]_2\
    );
g11_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000800000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g11_b1_n_0
    );
g11_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000800000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g11_b2_n_0
    );
g11_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00C0000800E00"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g11_b3_n_0
    );
g11_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01800C0000801E00"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g11_b4_n_0
    );
g11_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000000801000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g11_b5_n_0
    );
g11_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000800000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g11_b6_n_0
    );
g11_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(3),
      I3 => sel(0),
      I4 => sel(1),
      O => g11_b7_n_0
    );
g12_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07B80C18080007F8"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g12_b1_n_0
    );
g12_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0C3C08000FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g12_b2_n_0
    );
g12_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408640FFC0864"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g12_b3_n_0
    );
g12_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408C40FFC08C4"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g12_b4_n_0
    );
g12_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0844098408180984"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g12_b5_n_0
    );
g12_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0F0C08100FFC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g12_b6_n_0
    );
g12_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04080E08000007F8"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g12_b7_n_0
    );
g13_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C078007840880"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g13_b1_n_0
    );
g13_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007C0FC00FC40FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g13_b2_n_0
    );
g13_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C4084408440FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g13_b3_n_0
    );
g13_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F84084408440898"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g13_b4_n_0
    );
g13_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F04084C084400B0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g13_b5_n_0
    );
g13_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0FF80C7C00E0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g13_b6_n_0
    );
g13_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C07F0047C00C0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g13_b7_n_0
    );
g14_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003F807B8"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g14_b1_n_0
    );
g14_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007FC0FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g14_b2_n_0
    );
g14_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"063006300C440844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g14_b3_n_0
    );
g14_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E30063008440844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g14_b4_n_0
    );
g14_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008440844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g14_b5_n_0
    );
g14_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000087C0FFC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g14_b6_n_0
    );
g14_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000003807B8"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g14_b7_n_0
    );
g15_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018008001200808"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g15_b1_n_0
    );
g15_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C01C001200C18"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g15_b2_n_0
    );
g15_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DE4036001200630"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g15_b3_n_0
    );
g15_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DC4063001200360"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g15_b4_n_0
    );
g15_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040C18012001C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g15_b5_n_0
    );
g15_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001C080801200080"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g15_b6_n_0
    );
g15_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018000000000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g15_b7_n_0
    );
g16_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"061807B80FE001F8"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g16_b1_n_0
    );
g16_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC0FF00BFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g16_b2_n_0
    );
g16_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804084400980BC4"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g16_b3_n_0
    );
g16_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040844008C0BC4"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g16_b4_n_0
    );
g16_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC00980804"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g16_b5_n_0
    );
g16_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FF00FFC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g16_b6_n_0
    );
g16_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F008040FE007F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g16_b7_n_0
    );
g17_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F98001C0E1C03F0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g17_b1_n_0
    );
g17_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078C000C0C0C07F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g17_b2_n_0
    );
g17_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088400E408E40C0C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g17_b3_n_0
    );
g17_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0884084408440804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g17_b4_n_0
    );
g17_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"223E3E3E"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(3),
      I3 => sel(0),
      I4 => sel(1),
      O => g17_b5_n_0
    );
g17_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0FFC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g17_b6_n_0
    );
g17_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F0080408040804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g17_b7_n_0
    );
g18_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E1C000400000FFC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g18_b1_n_0
    );
g18_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3C07FC08040FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g18_b2_n_0
    );
g18_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC0FFC0040"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g18_b3_n_0
    );
g18_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C008040FFC0040"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g18_b4_n_0
    );
g18_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC080008040040"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g18_b5_n_0
    );
g18_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E30003E"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(3),
      I3 => sel(0),
      I4 => sel(1),
      O => g18_b6_n_0
    );
g18_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804070000000FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g18_b7_n_0
    );
g19_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003E00"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(3),
      I3 => sel(0),
      I4 => sel(1),
      O => g19_b0_n_0
    );
g19_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0E00"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g19_b1_n_0
    );
g19_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0FFC00380C00"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g19_b2_n_0
    );
g19_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080400E000700800"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g19_b3_n_0
    );
g19_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804007000700804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g19_b4_n_0
    );
g19_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804003800380FFC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g19_b5_n_0
    );
g19_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(3),
      O => g19_b6_n_0
    );
g19_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g19_b7_n_0
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g1_b0_n_0
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C00080"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g1_b1_n_0
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F001C0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g1_b2_n_0
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3803E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g1_b3_n_0
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3807F0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g1_b4_n_0
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F003E0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g1_b5_n_0
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C001C0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g1_b6_n_0
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00080"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g1_b7_n_0
    );
g20_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07180F3827F80038"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g20_b1_n_0
    );
g20_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F9C0FFC3FFC007C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g20_b2_n_0
    );
g20_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C400C43C040044"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g20_b3_n_0
    );
g20_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084400440E040844"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g20_b4_n_0
    );
g20_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08640FFC08040FFC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g20_b5_n_0
    );
g20_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E3C0FFC0FFC0FFC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g20_b6_n_0
    );
g20_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0618080407F80804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g20_b7_n_0
    );
g21_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC01FC0000001C"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g21_b0_n_0
    );
g21_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC03FC07FC000C"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g21_b1_n_0
    );
g21_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0006000FFC0804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g21_b2_n_0
    );
g21_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03800C0008000FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g21_b3_n_0
    );
g21_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00060008000804"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g21_b5_n_0
    );
g21_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E1E3E02"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(3),
      I3 => sel(0),
      I4 => sel(1),
      O => g21_b6_n_0
    );
g21_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC01FC07FC001C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g21_b7_n_0
    );
g22_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0C001C0C0C"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g22_b0_n_0
    );
g22_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C1C003C0E1C"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g22_b1_n_0
    );
g22_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804083408600330"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g22_b2_n_0
    );
g22_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080408640FC001E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g22_b3_n_0
    );
g22_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC08C40FC001E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g22_b4_n_0
    );
g22_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC098408600330"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g22_b5_n_0
    );
g22_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0C003C0E1C"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g22_b6_n_0
    );
g22_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E1C001C0C0C"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g22_b7_n_0
    );
g23_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g23_b0_n_0
    );
g23_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000E00"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g23_b1_n_0
    );
g23_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C0FFC0700"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g23_b2_n_0
    );
g23_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200000060FFC0380"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g23_b3_n_0
    );
g23_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000003080401C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g23_b4_n_0
    );
g23_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000006080400E0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g23_b5_n_0
    );
g23_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C00000070"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g23_b6_n_0
    );
g23_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000038"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g23_b7_n_0
    );
g24_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440078008000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g24_b1_n_0
    );
g24_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C600FC00FC00000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g24_b2_n_0
    );
g24_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820086007E00004"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g24_b3_n_0
    );
g24_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820082008A00007"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g24_b4_n_0
    );
g24_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FFC08A00003"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g24_b5_n_0
    );
g24_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FFC0FA00000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g24_b6_n_0
    );
g24_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000407000000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g24_b7_n_0
    );
g25_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000004C00800"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g25_b1_n_0
    );
g25_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FE000180CE00FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g25_b2_n_0
    );
g25_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FC0000C08A007FC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g25_b3_n_0
    );
g25_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4820084408A00824"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g25_b4_n_0
    );
g25_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48200FFC08A00860"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g25_b5_n_0
    );
g25_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FE00FF80FE00FC0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g25_b6_n_0
    );
g25_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27C0084007C00780"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g25_b7_n_0
    );
g26_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C203FEC00000FC0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g26_b1_n_0
    );
g26_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E607FEC08000FE0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g26_b2_n_0
    );
g26_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C040200FEC0020"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g26_b3_n_0
    );
g26_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018040000FEC0040"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g26_b4_n_0
    );
g26_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC700008200FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g26_b5_n_0
    );
g26_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E40003E"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(3),
      I3 => sel(0),
      I4 => sel(1),
      O => g26_b6_n_0
    );
g26_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804000000000804"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g26_b7_n_0
    );
g27_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003800"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(3),
      I3 => sel(0),
      I4 => sel(1),
      O => g27_b0_n_0
    );
g27_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C00FC00FE00000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g27_b1_n_0
    );
g27_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE000600800"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g27_b2_n_0
    );
g27_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082000200FC00FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g27_b3_n_0
    );
g27_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FC000600804"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g27_b5_n_0
    );
g27_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE00FE00000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g27_b6_n_0
    );
g27_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C000200FE00000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g27_b7_n_0
    );
g28_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044000C0402007C0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g28_b1_n_0
    );
g28_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E6000E07FE00FE0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g28_b2_n_0
    );
g28_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B2000207FC00820"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g28_b3_n_0
    );
g28_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0920086048204820"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g28_b4_n_0
    );
g28_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09A00FC008207FC0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g28_b5_n_0
    );
g28_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CE00FE00FE07FE0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g28_b6_n_0
    );
g28_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440082007C04020"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g28_b7_n_0
    );
g29_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E001E000000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g29_b0_n_0
    );
g29_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE003E008000400"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g29_b1_n_0
    );
g29_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0006000FE00C20"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g29_b2_n_0
    );
g29_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000C0007E00820"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g29_b3_n_0
    );
g29_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000C0008000FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g29_b4_n_0
    );
g29_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000600080007F8"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g29_b5_n_0
    );
g29_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE003E00FE00020"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g29_b6_n_0
    );
g29_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E001E007E00020"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g29_b7_n_0
    );
g2_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06E718FF"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(3),
      I3 => sel(0),
      I4 => sel(1),
      O => g2_b1_n_0
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078CF99F0660FE7F"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g2_b2_n_0
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FDCFBDF0420FC3F"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g2_b3_n_0
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0874FBDF0420FC3F"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g2_b4_n_0
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0860F99F0660FE7F"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g2_b5_n_0
    );
g2_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38E718FF"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(3),
      I3 => sel(0),
      I4 => sel(1),
      O => g2_b6_n_0
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780FFFF0000FFFF"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g2_b7_n_0
    );
g30_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000820"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g30_b0_n_0
    );
g30_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C201FE00C60"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g30_b1_n_0
    );
g30_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C603FE006C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g30_b2_n_0
    );
g30_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FBC08E068000380"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g30_b3_n_0
    );
g30_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F809A048000380"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g30_b4_n_0
    );
g30_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400B20480006C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g30_b5_n_0
    );
g30_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400E604FE00C60"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g30_b6_n_0
    );
g30_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C6047E00820"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g30_b7_n_0
    );
g31_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000400400000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g31_b1_n_0
    );
g31_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C00400000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g31_b2_n_0
    );
g31_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000807F80FBC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g31_b3_n_0
    );
g31_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0430000C0FBC0FBC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g31_b4_n_0
    );
g31_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000408040000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g31_b5_n_0
    );
g31_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C08040000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g31_b6_n_0
    );
g31_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000800000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g31_b7_n_0
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A007FC001C0000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => \vc_reg[0]_0\
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A00FFC001C0278"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g3_b1_n_0
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00E14001402FC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g3_b2_n_0
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001400140F84"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g3_b3_n_0
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001407FC0F84"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g3_b4_n_0
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00FFC0FFC02FC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g3_b5_n_0
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01FFC0E000278"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g3_b6_n_0
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01C000C000000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g3_b7_n_0
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC01100FFE0040"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g4_b1_n_0
    );
g4_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031807FC0040"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g4_b2_n_0
    );
g4_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC03F800E0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g4_b3_n_0
    );
g4_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC01F001F0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g4_b4_n_0
    );
g4_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031800E003F8"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g4_b5_n_0
    );
g4_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC0110004007FC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g4_b6_n_0
    );
g4_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400FFE"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g4_b7_n_0
    );
g5_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000003E"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(3),
      I3 => sel(0),
      I4 => sel(1),
      O => \vc_reg[1]_0\
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0008C40FFC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g5_b1_n_0
    );
g5_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B180F001DE60004"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g5_b2_n_0
    );
g5_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0F0017320FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g5_b3_n_0
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFC0F0012120FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g5_b4_n_0
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B180F00133A0044"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g5_b5_n_0
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0019EE007C"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g5_b6_n_0
    );
g5_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0008C40038"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g5_b7_n_0
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008002000010"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g6_b1_n_0
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008001C006000018"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g6_b2_n_0
    );
g6_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E00FFC0FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g6_b3_n_0
    );
g6_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A00FFC"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(1),
      O => g6_b4_n_0
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E0008006000018"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g6_b5_n_0
    );
g6_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C0008002000010"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g6_b6_n_0
    );
g6_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(1),
      O => g6_b7_n_0
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => \vc_reg[0]_1\
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030060001C00200"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g7_b1_n_0
    );
g7_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078003E00200"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g7_b2_n_0
    );
g7_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F007E000800200"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g7_b3_n_0
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F007F000800200"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g7_b4_n_0
    );
g7_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F007E003E00200"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g7_b5_n_0
    );
g7_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078001C003C0"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g7_b6_n_0
    );
g7_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300600008003C0"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g7_b7_n_0
    );
g8_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000E00000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g8_b1_n_0
    );
g8_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8001E00380000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g8_b2_n_0
    );
g8_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF800000DFC0000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g8_b3_n_0
    );
g8_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022000000DFC0000"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g8_b4_n_0
    );
g8_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8000E00000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g8_b6_n_0
    );
g8_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000000000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g8_b7_n_0
    );
g9_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008400C300798"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g9_b1_n_0
    );
g9_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FD80C600FCC"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g9_b2_n_0
    );
g9_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007BC00C03847"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g9_b3_n_0
    );
g9_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E08E401803847"
    )
        port map (
      I0 => \vc_reg[0]_rep_n_0\,
      I1 => \vc_reg[1]_rep_n_0\,
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g9_b4_n_0
    );
g9_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E087C03000844"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g9_b5_n_0
    );
g9_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100FD806300C7C"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g9_b6_n_0
    );
g9_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007800C300638"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(3),
      I4 => sel(0),
      I5 => sel(1),
      O => g9_b7_n_0
    );
\hc[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => hc(0)
    );
\hc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => hc(1)
    );
\hc[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \hc[2]_i_1_n_0\
    );
\hc[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \hc[3]_i_1_n_0\
    );
\hc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => hc(4)
    );
\hc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9998999999999999"
    )
        port map (
      I0 => \^q\(5),
      I1 => \hc[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => hc(5)
    );
\hc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(6),
      I1 => \hc[9]_i_2_n_0\,
      I2 => \^q\(5),
      O => hc(6)
    );
\hc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      I2 => \hc[9]_i_2_n_0\,
      I3 => \^q\(7),
      O => hc(7)
    );
\hc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCCCCCCCCCCCC4"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \hc[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => hc(8)
    );
\hc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCC8C"
    )
        port map (
      I0 => \hc[9]_i_2_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => hc(9)
    );
\hc[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \hc[9]_i_2_n_0\
    );
\hc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => hc(0),
      Q => \^q\(0)
    );
\hc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => hc(1),
      Q => \^q\(1)
    );
\hc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => \hc[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\hc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => \hc[3]_i_1_n_0\,
      Q => \^q\(3)
    );
\hc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => hc(4),
      Q => \^q\(4)
    );
\hc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => hc(5),
      Q => \^q\(5)
    );
\hc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => hc(6),
      Q => \^q\(6)
    );
\hc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => hc(7),
      Q => \^q\(7)
    );
\hc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => hc(8),
      Q => \^q\(8)
    );
\hc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => hc(9),
      Q => \^q\(9)
    );
hs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAABFFFF"
    )
        port map (
      I0 => hs_i_2_n_0,
      I1 => hs_i_3_n_0,
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => hs_i_1_n_0
    );
hs_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^q\(7),
      I1 => \hc[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(5),
      O => hs_i_2_n_0
    );
hs_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => hs_i_3_n_0
    );
hs_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => hs_i_1_n_0,
      Q => hsync
    );
\vc[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(9),
      I2 => \vc[3]_i_2_n_0\,
      I3 => \^vc_reg[9]_0\(0),
      O => \vc[0]_i_1_n_0\
    );
\vc[0]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(9),
      I2 => \vc[3]_i_2_n_0\,
      I3 => \^vc_reg[9]_0\(0),
      O => \vc[0]_rep_i_1_n_0\
    );
\vc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(0),
      O => \vc[1]_i_1_n_0\
    );
\vc[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vc_reg[9]_0\(1),
      I1 => \^vc_reg[9]_0\(0),
      O => \vc[1]_rep_i_1_n_0\
    );
\vc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFEFFF000000"
    )
        port map (
      I0 => \vc[2]_i_2_n_0\,
      I1 => \vc[2]_i_3_n_0\,
      I2 => \^vc_reg[9]_0\(9),
      I3 => \^vc_reg[9]_0\(1),
      I4 => \^vc_reg[9]_0\(0),
      I5 => \^vc_reg[9]_0\(2),
      O => \vc[2]_i_1_n_0\
    );
\vc[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^vc_reg[9]_0\(5),
      I1 => \^vc_reg[9]_0\(3),
      I2 => \^vc_reg[9]_0\(4),
      O => \vc[2]_i_2_n_0\
    );
\vc[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^vc_reg[9]_0\(7),
      I1 => \^vc_reg[9]_0\(6),
      I2 => \^vc_reg[9]_0\(8),
      O => \vc[2]_i_3_n_0\
    );
\vc[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFDFFFDF0000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(9),
      I1 => \vc[3]_i_2_n_0\,
      I2 => \^vc_reg[9]_0\(0),
      I3 => \^vc_reg[9]_0\(1),
      I4 => \^vc_reg[9]_0\(2),
      I5 => \^vc_reg[9]_0\(3),
      O => \vc[3]_i_1_n_0\
    );
\vc[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^vc_reg[9]_0\(8),
      I1 => \^vc_reg[9]_0\(6),
      I2 => \^vc_reg[9]_0\(7),
      I3 => \^vc_reg[9]_0\(2),
      I4 => \vc[2]_i_2_n_0\,
      O => \vc[3]_i_2_n_0\
    );
\vc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^vc_reg[9]_0\(4),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(1),
      I3 => \^vc_reg[9]_0\(0),
      I4 => \^vc_reg[9]_0\(3),
      O => \vc[4]_i_1_n_0\
    );
\vc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^vc_reg[9]_0\(5),
      I1 => \^vc_reg[9]_0\(4),
      I2 => \^vc_reg[9]_0\(2),
      I3 => \^vc_reg[9]_0\(1),
      I4 => \^vc_reg[9]_0\(0),
      I5 => \^vc_reg[9]_0\(3),
      O => \vc[5]_i_1_n_0\
    );
\vc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vc_reg[9]_0\(6),
      I1 => \vc[9]_i_3_n_0\,
      O => \vc[6]_i_1_n_0\
    );
\vc[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^vc_reg[9]_0\(7),
      I1 => \vc[9]_i_3_n_0\,
      I2 => \^vc_reg[9]_0\(6),
      O => \vc[7]_i_1_n_0\
    );
\vc[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^vc_reg[9]_0\(8),
      I1 => \^vc_reg[9]_0\(6),
      I2 => \vc[9]_i_3_n_0\,
      I3 => \^vc_reg[9]_0\(7),
      O => \vc[8]_i_1_n_0\
    );
\vc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => \hc[9]_i_2_n_0\,
      O => vc
    );
\vc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800080"
    )
        port map (
      I0 => \^vc_reg[9]_0\(6),
      I1 => \^vc_reg[9]_0\(8),
      I2 => \^vc_reg[9]_0\(7),
      I3 => \vc[9]_i_3_n_0\,
      I4 => \vc[9]_i_4_n_0\,
      I5 => \^vc_reg[9]_0\(9),
      O => \vc[9]_i_2_n_0\
    );
\vc[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^vc_reg[9]_0\(4),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \^vc_reg[9]_0\(1),
      I3 => \^vc_reg[9]_0\(0),
      I4 => \^vc_reg[9]_0\(3),
      I5 => \^vc_reg[9]_0\(5),
      O => \vc[9]_i_3_n_0\
    );
\vc[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \vc[3]_i_2_n_0\,
      I1 => \^vc_reg[9]_0\(0),
      I2 => \^vc_reg[9]_0\(1),
      O => \vc[9]_i_4_n_0\
    );
\vc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[0]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(0)
    );
\vc_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[0]_rep_i_1_n_0\,
      Q => \vc_reg[0]_rep_n_0\
    );
\vc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[1]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(1)
    );
\vc_reg[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[1]_rep_i_1_n_0\,
      Q => \vc_reg[1]_rep_n_0\
    );
\vc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[2]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(2)
    );
\vc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[3]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(3)
    );
\vc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[4]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(4)
    );
\vc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[5]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(5)
    );
\vc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[6]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(6)
    );
\vc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[7]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(7)
    );
\vc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[8]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(8)
    );
\vc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => vc,
      CLR => \hc_reg[0]_0\,
      D => \vc[9]_i_2_n_0\,
      Q => \^vc_reg[9]_0\(9)
    );
vga_to_hdmi_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b0_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g0_b0_n_0,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\
    );
vga_to_hdmi_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b0_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g22_b0_n_0,
      O => vga_to_hdmi_i_104_n_0
    );
vga_to_hdmi_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g6_b7_n_0,
      O => vga_to_hdmi_i_105_n_0
    );
vga_to_hdmi_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g4_b7_n_0,
      O => vga_to_hdmi_i_106_n_0
    );
vga_to_hdmi_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g2_b7_n_0,
      O => vga_to_hdmi_i_107_n_0
    );
vga_to_hdmi_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g0_b7_n_0,
      O => vga_to_hdmi_i_108_n_0
    );
vga_to_hdmi_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g14_b7_n_0,
      O => vga_to_hdmi_i_109_n_0
    );
vga_to_hdmi_i_11: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_23_n_0,
      I1 => vga_to_hdmi_i_24_n_0,
      O => data0,
      S => sel(6)
    );
vga_to_hdmi_i_110: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g12_b7_n_0,
      O => vga_to_hdmi_i_110_n_0
    );
vga_to_hdmi_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => \^vc_reg[0]_2\,
      O => vga_to_hdmi_i_111_n_0
    );
vga_to_hdmi_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g8_b7_n_0,
      O => vga_to_hdmi_i_112_n_0
    );
vga_to_hdmi_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g22_b7_n_0,
      O => vga_to_hdmi_i_113_n_0
    );
vga_to_hdmi_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g20_b7_n_0,
      O => vga_to_hdmi_i_114_n_0
    );
vga_to_hdmi_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g18_b7_n_0,
      O => vga_to_hdmi_i_115_n_0
    );
vga_to_hdmi_i_116: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g16_b7_n_0,
      O => vga_to_hdmi_i_116_n_0
    );
vga_to_hdmi_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g30_b7_n_0,
      O => vga_to_hdmi_i_117_n_0
    );
vga_to_hdmi_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g28_b7_n_0,
      O => vga_to_hdmi_i_118_n_0
    );
vga_to_hdmi_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g26_b7_n_0,
      O => vga_to_hdmi_i_119_n_0
    );
vga_to_hdmi_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_25_n_0,
      I1 => vga_to_hdmi_i_26_n_0,
      O => data7,
      S => sel(6)
    );
vga_to_hdmi_i_120: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g24_b7_n_0,
      O => vga_to_hdmi_i_120_n_0
    );
vga_to_hdmi_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g6_b6_n_0,
      O => vga_to_hdmi_i_121_n_0
    );
vga_to_hdmi_i_122: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g4_b6_n_0,
      O => vga_to_hdmi_i_122_n_0
    );
vga_to_hdmi_i_123: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g2_b6_n_0,
      O => vga_to_hdmi_i_123_n_0
    );
vga_to_hdmi_i_124: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g0_b6_n_0,
      O => vga_to_hdmi_i_124_n_0
    );
vga_to_hdmi_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g14_b6_n_0,
      O => vga_to_hdmi_i_125_n_0
    );
vga_to_hdmi_i_126: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g12_b6_n_0,
      O => vga_to_hdmi_i_126_n_0
    );
vga_to_hdmi_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g10_b1_n_0,
      O => vga_to_hdmi_i_127_n_0
    );
vga_to_hdmi_i_128: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g8_b6_n_0,
      O => vga_to_hdmi_i_128_n_0
    );
vga_to_hdmi_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g22_b6_n_0,
      O => vga_to_hdmi_i_129_n_0
    );
vga_to_hdmi_i_13: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_27_n_0,
      I1 => vga_to_hdmi_i_28_n_0,
      O => data6,
      S => sel(6)
    );
vga_to_hdmi_i_130: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g20_b6_n_0,
      O => vga_to_hdmi_i_130_n_0
    );
vga_to_hdmi_i_131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g18_b6_n_0,
      O => vga_to_hdmi_i_131_n_0
    );
vga_to_hdmi_i_132: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g16_b6_n_0,
      O => vga_to_hdmi_i_132_n_0
    );
vga_to_hdmi_i_133: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g30_b6_n_0,
      O => vga_to_hdmi_i_133_n_0
    );
vga_to_hdmi_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g28_b6_n_0,
      O => vga_to_hdmi_i_134_n_0
    );
vga_to_hdmi_i_135: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g26_b6_n_0,
      O => vga_to_hdmi_i_135_n_0
    );
vga_to_hdmi_i_136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g24_b6_n_0,
      O => vga_to_hdmi_i_136_n_0
    );
vga_to_hdmi_i_137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g6_b5_n_0,
      O => vga_to_hdmi_i_137_n_0
    );
vga_to_hdmi_i_138: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g4_b5_n_0,
      O => vga_to_hdmi_i_138_n_0
    );
vga_to_hdmi_i_139: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g2_b5_n_0,
      O => vga_to_hdmi_i_139_n_0
    );
vga_to_hdmi_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_29_n_0,
      I1 => vga_to_hdmi_i_30_n_0,
      O => data5,
      S => sel(6)
    );
vga_to_hdmi_i_140: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g0_b5_n_0,
      O => vga_to_hdmi_i_140_n_0
    );
vga_to_hdmi_i_141: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g14_b5_n_0,
      O => vga_to_hdmi_i_141_n_0
    );
vga_to_hdmi_i_142: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g12_b5_n_0,
      O => vga_to_hdmi_i_142_n_0
    );
vga_to_hdmi_i_143: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g10_b5_n_0,
      O => vga_to_hdmi_i_143_n_0
    );
vga_to_hdmi_i_144: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g8_b2_n_0,
      O => vga_to_hdmi_i_144_n_0
    );
vga_to_hdmi_i_145: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g22_b5_n_0,
      O => vga_to_hdmi_i_145_n_0
    );
vga_to_hdmi_i_146: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g20_b5_n_0,
      O => vga_to_hdmi_i_146_n_0
    );
vga_to_hdmi_i_147: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g18_b5_n_0,
      O => vga_to_hdmi_i_147_n_0
    );
vga_to_hdmi_i_148: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g16_b5_n_0,
      O => vga_to_hdmi_i_148_n_0
    );
vga_to_hdmi_i_149: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g30_b5_n_0,
      O => vga_to_hdmi_i_149_n_0
    );
vga_to_hdmi_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_31_n_0,
      I1 => vga_to_hdmi_i_32_n_0,
      O => data4,
      S => sel(6)
    );
vga_to_hdmi_i_150: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g28_b5_n_0,
      O => vga_to_hdmi_i_150_n_0
    );
vga_to_hdmi_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g26_b5_n_0,
      O => vga_to_hdmi_i_151_n_0
    );
vga_to_hdmi_i_152: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g24_b5_n_0,
      O => vga_to_hdmi_i_152_n_0
    );
vga_to_hdmi_i_153: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g6_b4_n_0,
      O => vga_to_hdmi_i_153_n_0
    );
vga_to_hdmi_i_154: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g4_b4_n_0,
      O => vga_to_hdmi_i_154_n_0
    );
vga_to_hdmi_i_155: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g2_b4_n_0,
      O => vga_to_hdmi_i_155_n_0
    );
vga_to_hdmi_i_156: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g0_b4_n_0,
      O => vga_to_hdmi_i_156_n_0
    );
vga_to_hdmi_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g14_b4_n_0,
      O => vga_to_hdmi_i_157_n_0
    );
vga_to_hdmi_i_158: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g12_b4_n_0,
      O => vga_to_hdmi_i_158_n_0
    );
vga_to_hdmi_i_159: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g10_b4_n_0,
      O => vga_to_hdmi_i_159_n_0
    );
vga_to_hdmi_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g8_b4_n_0,
      O => vga_to_hdmi_i_160_n_0
    );
vga_to_hdmi_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g22_b4_n_0,
      O => vga_to_hdmi_i_161_n_0
    );
vga_to_hdmi_i_162: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g20_b4_n_0,
      O => vga_to_hdmi_i_162_n_0
    );
vga_to_hdmi_i_163: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g18_b4_n_0,
      O => vga_to_hdmi_i_163_n_0
    );
vga_to_hdmi_i_164: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g16_b4_n_0,
      O => vga_to_hdmi_i_164_n_0
    );
vga_to_hdmi_i_165: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g30_b4_n_0,
      O => vga_to_hdmi_i_165_n_0
    );
vga_to_hdmi_i_166: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g28_b4_n_0,
      O => vga_to_hdmi_i_166_n_0
    );
vga_to_hdmi_i_167: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g26_b4_n_0,
      O => vga_to_hdmi_i_167_n_0
    );
vga_to_hdmi_i_168: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g24_b4_n_0,
      O => vga_to_hdmi_i_168_n_0
    );
vga_to_hdmi_i_169: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g6_b3_n_0,
      O => vga_to_hdmi_i_169_n_0
    );
vga_to_hdmi_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_34_n_0,
      I1 => vga_to_hdmi_i_35_n_0,
      O => vga_to_hdmi_i_17_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_170: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g4_b3_n_0,
      O => vga_to_hdmi_i_170_n_0
    );
vga_to_hdmi_i_171: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g2_b3_n_0,
      O => vga_to_hdmi_i_171_n_0
    );
vga_to_hdmi_i_172: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g0_b3_n_0,
      O => vga_to_hdmi_i_172_n_0
    );
vga_to_hdmi_i_173: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g14_b3_n_0,
      O => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_174: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g12_b3_n_0,
      O => vga_to_hdmi_i_174_n_0
    );
vga_to_hdmi_i_175: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g10_b3_n_0,
      O => vga_to_hdmi_i_175_n_0
    );
vga_to_hdmi_i_176: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g8_b3_n_0,
      O => vga_to_hdmi_i_176_n_0
    );
vga_to_hdmi_i_177: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g22_b3_n_0,
      O => vga_to_hdmi_i_177_n_0
    );
vga_to_hdmi_i_178: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g20_b3_n_0,
      O => vga_to_hdmi_i_178_n_0
    );
vga_to_hdmi_i_179: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g18_b3_n_0,
      O => vga_to_hdmi_i_179_n_0
    );
vga_to_hdmi_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_36_n_0,
      I1 => vga_to_hdmi_i_37_n_0,
      O => vga_to_hdmi_i_18_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_180: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g16_b3_n_0,
      O => vga_to_hdmi_i_180_n_0
    );
vga_to_hdmi_i_181: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g30_b3_n_0,
      O => vga_to_hdmi_i_181_n_0
    );
vga_to_hdmi_i_182: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g28_b3_n_0,
      O => vga_to_hdmi_i_182_n_0
    );
vga_to_hdmi_i_183: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g26_b3_n_0,
      O => vga_to_hdmi_i_183_n_0
    );
vga_to_hdmi_i_184: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g24_b3_n_0,
      O => vga_to_hdmi_i_184_n_0
    );
vga_to_hdmi_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_38_n_0,
      I1 => vga_to_hdmi_i_39_n_0,
      O => vga_to_hdmi_i_19_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_5_n_0,
      I1 => vga_to_hdmi_i_6_n_0,
      O => red(0),
      S => vga_to_hdmi_i_4_n_0
    );
vga_to_hdmi_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_40_n_0,
      I1 => vga_to_hdmi_i_41_n_0,
      O => vga_to_hdmi_i_20_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_44_n_0,
      I1 => vga_to_hdmi_i_45_n_0,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\,
      S => sel(5)
    );
vga_to_hdmi_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_46_n_0,
      I1 => vga_to_hdmi_i_47_n_0,
      O => vga_to_hdmi_i_23_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_48_n_0,
      I1 => vga_to_hdmi_i_49_n_0,
      O => vga_to_hdmi_i_24_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_50_n_0,
      I1 => vga_to_hdmi_i_51_n_0,
      O => vga_to_hdmi_i_25_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_52_n_0,
      I1 => vga_to_hdmi_i_53_n_0,
      O => vga_to_hdmi_i_26_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_54_n_0,
      I1 => vga_to_hdmi_i_55_n_0,
      O => vga_to_hdmi_i_27_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_56_n_0,
      I1 => vga_to_hdmi_i_57_n_0,
      O => vga_to_hdmi_i_28_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_58_n_0,
      I1 => vga_to_hdmi_i_59_n_0,
      O => vga_to_hdmi_i_29_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001115"
    )
        port map (
      I0 => \^vc_reg[9]_0\(9),
      I1 => \^q\(9),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => vga_to_hdmi_i_7_n_0,
      O => vde
    );
vga_to_hdmi_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_60_n_0,
      I1 => vga_to_hdmi_i_61_n_0,
      O => vga_to_hdmi_i_30_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_62_n_0,
      I1 => vga_to_hdmi_i_63_n_0,
      O => vga_to_hdmi_i_31_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_64_n_0,
      I1 => vga_to_hdmi_i_65_n_0,
      O => vga_to_hdmi_i_32_n_0,
      S => sel(5)
    );
vga_to_hdmi_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_66_n_0,
      I1 => vga_to_hdmi_i_67_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_69_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_71_n_0,
      O => vga_to_hdmi_i_34_n_0
    );
vga_to_hdmi_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_72_n_0,
      I1 => vga_to_hdmi_i_73_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_74_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_75_n_0,
      O => vga_to_hdmi_i_35_n_0
    );
vga_to_hdmi_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_76_n_0,
      I1 => vga_to_hdmi_i_77_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_78_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_79_n_0,
      O => vga_to_hdmi_i_36_n_0
    );
vga_to_hdmi_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_80_n_0,
      I1 => vga_to_hdmi_i_81_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_82_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_83_n_0,
      O => vga_to_hdmi_i_37_n_0
    );
vga_to_hdmi_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_84_n_0,
      I1 => vga_to_hdmi_i_85_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_86_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_87_n_0,
      O => vga_to_hdmi_i_38_n_0
    );
vga_to_hdmi_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_88_n_0,
      I1 => vga_to_hdmi_i_89_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_90_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_91_n_0,
      O => vga_to_hdmi_i_39_n_0
    );
vga_to_hdmi_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => vga_to_hdmi_i_4_n_0
    );
vga_to_hdmi_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_92_n_0,
      I1 => vga_to_hdmi_i_93_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_94_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_95_n_0,
      O => vga_to_hdmi_i_40_n_0
    );
vga_to_hdmi_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_96_n_0,
      I1 => vga_to_hdmi_i_97_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_98_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_99_n_0,
      O => vga_to_hdmi_i_41_n_0
    );
vga_to_hdmi_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C0A000A000"
    )
        port map (
      I0 => vga_to_hdmi_i_104_n_0,
      I1 => g21_b0_n_0,
      I2 => sel(4),
      I3 => sel(3),
      I4 => g19_b0_n_0,
      I5 => sel(2),
      O => vga_to_hdmi_i_44_n_0
    );
vga_to_hdmi_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC000C0A000A000"
    )
        port map (
      I0 => g30_b0_n_0,
      I1 => g29_b0_n_0,
      I2 => sel(4),
      I3 => sel(3),
      I4 => g27_b0_n_0,
      I5 => sel(2),
      O => vga_to_hdmi_i_45_n_0
    );
vga_to_hdmi_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_105_n_0,
      I1 => vga_to_hdmi_i_106_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_107_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_108_n_0,
      O => vga_to_hdmi_i_46_n_0
    );
vga_to_hdmi_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_109_n_0,
      I1 => vga_to_hdmi_i_110_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_111_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_112_n_0,
      O => vga_to_hdmi_i_47_n_0
    );
vga_to_hdmi_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_113_n_0,
      I1 => vga_to_hdmi_i_114_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_115_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_116_n_0,
      O => vga_to_hdmi_i_48_n_0
    );
vga_to_hdmi_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_117_n_0,
      I1 => vga_to_hdmi_i_118_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_119_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_120_n_0,
      O => vga_to_hdmi_i_49_n_0
    );
vga_to_hdmi_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data3,
      I1 => data2,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \srl[28].srl16_i\,
      I5 => data0,
      O => vga_to_hdmi_i_5_n_0
    );
vga_to_hdmi_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_121_n_0,
      I1 => vga_to_hdmi_i_122_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_123_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_124_n_0,
      O => vga_to_hdmi_i_50_n_0
    );
vga_to_hdmi_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_125_n_0,
      I1 => vga_to_hdmi_i_126_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_127_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_128_n_0,
      O => vga_to_hdmi_i_51_n_0
    );
vga_to_hdmi_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_129_n_0,
      I1 => vga_to_hdmi_i_130_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_131_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_132_n_0,
      O => vga_to_hdmi_i_52_n_0
    );
vga_to_hdmi_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_133_n_0,
      I1 => vga_to_hdmi_i_134_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_135_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_136_n_0,
      O => vga_to_hdmi_i_53_n_0
    );
vga_to_hdmi_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_137_n_0,
      I1 => vga_to_hdmi_i_138_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_139_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_140_n_0,
      O => vga_to_hdmi_i_54_n_0
    );
vga_to_hdmi_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_141_n_0,
      I1 => vga_to_hdmi_i_142_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_143_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_144_n_0,
      O => vga_to_hdmi_i_55_n_0
    );
vga_to_hdmi_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_145_n_0,
      I1 => vga_to_hdmi_i_146_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_147_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_148_n_0,
      O => vga_to_hdmi_i_56_n_0
    );
vga_to_hdmi_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_149_n_0,
      I1 => vga_to_hdmi_i_150_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_151_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_152_n_0,
      O => vga_to_hdmi_i_57_n_0
    );
vga_to_hdmi_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_153_n_0,
      I1 => vga_to_hdmi_i_154_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_155_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_156_n_0,
      O => vga_to_hdmi_i_58_n_0
    );
vga_to_hdmi_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_157_n_0,
      I1 => vga_to_hdmi_i_158_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_159_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_160_n_0,
      O => vga_to_hdmi_i_59_n_0
    );
vga_to_hdmi_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data7,
      I1 => data6,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => data5,
      I5 => data4,
      O => vga_to_hdmi_i_6_n_0
    );
vga_to_hdmi_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_161_n_0,
      I1 => vga_to_hdmi_i_162_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_163_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_164_n_0,
      O => vga_to_hdmi_i_60_n_0
    );
vga_to_hdmi_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_165_n_0,
      I1 => vga_to_hdmi_i_166_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_167_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_168_n_0,
      O => vga_to_hdmi_i_61_n_0
    );
vga_to_hdmi_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_169_n_0,
      I1 => vga_to_hdmi_i_170_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_171_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_172_n_0,
      O => vga_to_hdmi_i_62_n_0
    );
vga_to_hdmi_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_173_n_0,
      I1 => vga_to_hdmi_i_174_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_175_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_176_n_0,
      O => vga_to_hdmi_i_63_n_0
    );
vga_to_hdmi_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_177_n_0,
      I1 => vga_to_hdmi_i_178_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_179_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_180_n_0,
      O => vga_to_hdmi_i_64_n_0
    );
vga_to_hdmi_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_181_n_0,
      I1 => vga_to_hdmi_i_182_n_0,
      I2 => sel(4),
      I3 => vga_to_hdmi_i_183_n_0,
      I4 => sel(3),
      I5 => vga_to_hdmi_i_184_n_0,
      O => vga_to_hdmi_i_65_n_0
    );
vga_to_hdmi_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g6_b2_n_0,
      O => vga_to_hdmi_i_66_n_0
    );
vga_to_hdmi_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g4_b2_n_0,
      O => vga_to_hdmi_i_67_n_0
    );
vga_to_hdmi_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g2_b2_n_0,
      O => vga_to_hdmi_i_69_n_0
    );
vga_to_hdmi_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(5),
      I1 => \^vc_reg[9]_0\(6),
      I2 => \^vc_reg[9]_0\(8),
      I3 => \^vc_reg[9]_0\(7),
      O => vga_to_hdmi_i_7_n_0
    );
vga_to_hdmi_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g0_b2_n_0,
      O => vga_to_hdmi_i_71_n_0
    );
vga_to_hdmi_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g14_b2_n_0,
      O => vga_to_hdmi_i_72_n_0
    );
vga_to_hdmi_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g12_b2_n_0,
      O => vga_to_hdmi_i_73_n_0
    );
vga_to_hdmi_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g10_b2_n_0,
      O => vga_to_hdmi_i_74_n_0
    );
vga_to_hdmi_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g8_b2_n_0,
      O => vga_to_hdmi_i_75_n_0
    );
vga_to_hdmi_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g22_b2_n_0,
      O => vga_to_hdmi_i_76_n_0
    );
vga_to_hdmi_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g20_b2_n_0,
      O => vga_to_hdmi_i_77_n_0
    );
vga_to_hdmi_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g18_b2_n_0,
      O => vga_to_hdmi_i_78_n_0
    );
vga_to_hdmi_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g16_b2_n_0,
      O => vga_to_hdmi_i_79_n_0
    );
vga_to_hdmi_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_17_n_0,
      I1 => vga_to_hdmi_i_18_n_0,
      O => data3,
      S => sel(6)
    );
vga_to_hdmi_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g30_b2_n_0,
      O => vga_to_hdmi_i_80_n_0
    );
vga_to_hdmi_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g28_b2_n_0,
      O => vga_to_hdmi_i_81_n_0
    );
vga_to_hdmi_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g26_b2_n_0,
      O => vga_to_hdmi_i_82_n_0
    );
vga_to_hdmi_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g24_b2_n_0,
      O => vga_to_hdmi_i_83_n_0
    );
vga_to_hdmi_i_84: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g6_b1_n_0,
      O => vga_to_hdmi_i_84_n_0
    );
vga_to_hdmi_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g4_b1_n_0,
      O => vga_to_hdmi_i_85_n_0
    );
vga_to_hdmi_i_86: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g2_b1_n_0,
      O => vga_to_hdmi_i_86_n_0
    );
vga_to_hdmi_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g0_b1_n_0,
      O => vga_to_hdmi_i_87_n_0
    );
vga_to_hdmi_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g14_b1_n_0,
      O => vga_to_hdmi_i_88_n_0
    );
vga_to_hdmi_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g12_b1_n_0,
      O => vga_to_hdmi_i_89_n_0
    );
vga_to_hdmi_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_19_n_0,
      I1 => vga_to_hdmi_i_20_n_0,
      O => data2,
      S => sel(6)
    );
vga_to_hdmi_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g10_b1_n_0,
      O => vga_to_hdmi_i_90_n_0
    );
vga_to_hdmi_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g8_b1_n_0,
      O => vga_to_hdmi_i_91_n_0
    );
vga_to_hdmi_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g22_b1_n_0,
      O => vga_to_hdmi_i_92_n_0
    );
vga_to_hdmi_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g20_b1_n_0,
      O => vga_to_hdmi_i_93_n_0
    );
vga_to_hdmi_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g18_b1_n_0,
      O => vga_to_hdmi_i_94_n_0
    );
vga_to_hdmi_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g16_b1_n_0,
      O => vga_to_hdmi_i_95_n_0
    );
vga_to_hdmi_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g30_b1_n_0,
      O => vga_to_hdmi_i_96_n_0
    );
vga_to_hdmi_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g28_b1_n_0,
      O => vga_to_hdmi_i_97_n_0
    );
vga_to_hdmi_i_98: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g26_b1_n_0,
      O => vga_to_hdmi_i_98_n_0
    );
vga_to_hdmi_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(3),
      I3 => doutb(0),
      I4 => g24_b1_n_0,
      O => vga_to_hdmi_i_99_n_0
    );
vs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^vc_reg[9]_0\(5),
      I1 => \^vc_reg[9]_0\(6),
      I2 => \^vc_reg[9]_0\(8),
      I3 => \^vc_reg[9]_0\(7),
      I4 => \^vc_reg[9]_0\(9),
      I5 => vs_i_2_n_0,
      O => vs_i_1_n_0
    );
vs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF9FF"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \^vc_reg[9]_0\(4),
      I3 => \^vc_reg[9]_0\(3),
      I4 => \^vc_reg[9]_0\(2),
      O => vs_i_2_n_0
    );
vs_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_out1,
      CE => '1',
      CLR => \hc_reg[0]_0\,
      D => vs_i_1_n_0,
      Q => vsync
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 40320)
`protect data_block
DYkhDuZOuckP9UPU2MbN9tiE47VPnWrdwX2NVlsrYjw6jssDxlmkHBqwM0/Cb4WNODSr46fJRJJy
kNvMqoGchJ6fxMKG6Lf1IywlNZX8CuxVpeXCMNbTTiSUvLHTCa9Z5Cv8tWD5WyKQnpE3vbkcdxuk
bdkpJjWHCkwoLOtsBSeQ2fjnOvPqcvQJ/AuWhy632jwoug9Uxappo9wn1qpES5JZGAUpVKzJack7
2omAONs4Ew95/8OQToxGSHiAuUYrbwWXkrpQcQmsEuhxYzSRhqxSE9qu1QwUkgA+IcTO9aISUe9S
yIlgXG5VXcVA3mXM+/QviMcqmIMzwombVwUXZfW+qya8icz7IooDMgkoYqxI66Kxf9mL+JCKJcAJ
mKYr/plY6BAz72c4cmnwo4/zgVJ6ranvB22UJwWYEyo4crqS04U+iqTEDZ4C2dJ7AOq9xiw7Xnqj
qh7YFLR0WhnqlH6/a/cBUCONzsgp8UknVcT2U3+H/upcWsMnZmss9AMcTv06anvrnwmYhEOW9ZiN
/2gf4ks6plgsrIB/pxwMncCKYeO041mLAEogrAC1JKLxfJ3yoaaYRBjNbHehsX/pDeOHYs2jow4w
iYwwhAvl/bDK8bYDjZlfWuMm020pBugrW02Xz03Lg/dqvLJk311mcdeciyMn+Z/i/2A3umzkTvUN
7bnlNkUMv94Cqp3EnC555YFiDT+EPCgRvHZbTL5BGwJJ0FnUSN8SH+L0aex2gZfw/senpdlFuqfW
VhewwJcAs1NofPXpE9HRV07PcOc1tJbw3zB6xNJ/IVwch6gKRVUY/Cm146UddcDlSep8eT8hcloS
w5mOcU0Zob533OIQ545gLxnLTC6N5Bnr60rdCul+DTJjh1DCTrpPtUuesl37I9Cyue1hs1AanPak
UesqzqTpFiTBrm2ldUw/Rqqdh0gJRL4NzvDLO5iM2wBXfcY3XzH7+CuqQk4MEkbheoqufrgAYqdI
/G86ek6E9wqANE7NpP/nQMJx8OxM3geX/ddtwAYx6fWLr5lkql9gtPib1e230K4mL0cb0nbVJ/sz
PrcLsVqyllB27yZxhegZUvX+hWjlxrDddyUtLXlufOvmfhz4xK+Q2SBhadFA9/knewMSiXzvtaTI
OKkdP2c9yMgbc5KHYLyDa0y6lebgcuVSPSqXM2yCvT5ToqYvENrJpLx75N0iewb2qdn8q3e6JV78
TFqSFPD6e+NdFlntiBjI8I1TrmQNJUGxXe8s+JcQsisGh/9H3JyXbWaYIEEdp4l4jYkpWxVxBh+1
NKjLz1YwJR6s20nhJAjB40jWWqav8tgmd1OIiKsRXu0aCDeMIY0PYWRXGNNoUVkBJ4XnApUClVg/
NgnrJ2jMaYjTih4CcknqW6WcRznEmCbfXqMn38l/KAZltOrODTvwuIwErDXChKakm/puSENhSb9t
8NyFI67LhIlASqTYAD6Lav1E2LMHtZn64aazx/ZJX/mvzBX1aVhJRv10soQccqdPw0YRvEs6OiBs
GAOANXrGAJ690hZ29u+h5ER4LNOCb9yQWvcIiOdrH5IBYOXFK2SEPodC5d2FH8Vtm6bdVaH871GS
TQsiujKuqpYOnZn9CHvXrFNaeqBzUJRH4U21Xf62wE0x2BjhOH0WACW38JYhN61/K7gicswzVgTA
ct7rmOAzn/eD98RwitSR5rxmJZ9bmf3Me2bgsaC0VP2cyfOG6+iG5ZDfhPQyTsfTiaZl+IygVzEV
nMeCohtuAhqaO/qPtHmVTAxKM30vrG+HiS9aGouoNbCPeEWEGyV757v++8PDkMYrsy+/DE5HK6Mk
s037dWAECxoLV68Hwz0BE7jX5nQouC4lBMulpEYzCApm1GLqL5bQkGeG8gNcnfaoYix4bxF134r+
LnPrWn1eQkfbSQf3hEVJ8XeKaNSTrpeX+CFnUjLdjxoZQs6C5XW43t+oC4iGkMZDaw/S3z8ETu0j
0Xk7mqf3w26Sfuw9rzflGqD2pUf88tnOX2EMBGux28FSdZtE+zglsH322Et5/SqH8XHbAuSHq1cb
Vu5571yeMltAYcCWpxtG5jlXBmPwoHHfftYlyLuRsQNoO9rrbhaH8jamuqFMo+UXTsjQnCq3wMkV
aPksH4Wn3bEMp/+sOGzj161odJLE0JMQc0eW/wgVhGpSZZwbuF5ccFH9pgOL4P6nqT2824lkGAaj
vWnAZ6m9Vnce91sqE8t5qI7AW8JnrD7fQFlZhd+AI7Sz1W+nWqnWzCU7/hOdoOloFdbvIJT42UL9
DSCvD9fxkvPgBQkCHwNk3U70RsAoPt8WUMi/Cdozh51G3tpRY8lSoQKtFjMCI9RoZYYKPFyaI49F
wyE/5CCoprZexQD5tOPWwdJ4eDviaPiHgxhJ0xkThGafKts036IPssQtuXO5EFW7SlpPaLnBGVDJ
Hl7dPjp3/Kie64VOlxcX5YcGHfpNXfRcmyVyOo3DCGolJSLYEG4HwLR4Fv4J7cBVq+1+VOjSlyTQ
yemdVW4QtlnUsD74CH6tIAk2A41jSSvXnNGtgOsIZi9z+Egk4iL4XrZdzX6IHAEOVaxFDDcZM4EI
lAqk7JRyFBm1bDpbcPGoRYJe9Z7vx6425Wqumg+OJV1Oz15BrTxifG0YrusEkQfbggCoaWgZISkn
genuZ8LGKY9GirKyeUuz0JB+idlJnnrCo7sfuZllGh704uH8kWS2YKv7g4XGars9wiputicvdW6k
8kbMWXQ+NnoMEpSNxePHE7jgSYz/vNJuRQpo2NXp8cn5YIczt989Oy0V8OsN2U+7MxAC1IsVVbm4
0S/qsKiMxPnah2FBNeWPMd5sUqjORIgwElWgiqMVc7yKUeMWYEs1Cbyo/m7wweLUzGOzwXT8sFlv
Ug/a7yc/i8rGkTXhUkiyPhaLB9ehZV2gPjzMSy5mB/hOQf2FbyPnDiTcWBq7mqyZ9s58uW+UMIfz
vguiwnw/J3tCA2CPNEnzOBcb3U9JixS9Kw7E60aEAHGAihSbbN2YfsEZCKkLWBAwIT7pskeVWPkC
QBnjWMTZXP/Ez0GsBi92ifoy9OiOvZtvy97SIO1H6DGBPQSJ9yalvzDkXtKETkWhHZm+6KCVK2AG
RCO5vDyt8JRLKVLjFDeiQ/aclCUDANR6NQ71nnipqeYxdiNZi+9LAQXtF+lC4m8Y3DAIqHDjX/Vr
kl3adVEgQBqLgCWecpbdsRURkxPDSlKp1mDSVVsgQeNKpHcnfZERhUZ4xPTgiRlN8z/HS3APwlTG
yiFRzHxRv+mFKlxJ9lMKflM3FoWkggIlAXhYGBNOKCPuoj3MRtvTqLq2/jKzkz1irbNJ06n/9e+7
pYDXs9qR3PEIM6oPp1ECrT2XnaCBjjhcdB0TlTKfIYOZqn41OeH0XNd8MpDTtERTam/B55e3IQa2
ymF/ZxblkKxwsYC744oa7v4rogx5m7jAYeTNYAG3turtCYwnIT+QFdgaJAGta0SxNZpJfkBXu4tY
bMxclWYcaY0x6NRnHz1+YROsRfICR7jC+VotEgInPP7F50O1/l81huGWIVRxmjG05+TQ+knpETa/
wqX4PCtDlpMvmHErYcOFYPb1KC6QcC+ceES3N/txJu8t71VVMxtIl5qzqqkVMY3hRz9YvD74EUb6
3QmstOWS/2rxZoHnoRq1uSH7Knz7yvtMbaeughuQQpIsv+Zxv86bjhL0C1XuAzQY7mT1LlpWSjgb
wm2d87Z8VG7Sfr26hM1C/v3RJhmmR8N8sJcDkcMsSGrx02BLWHRF04PU5Kvn+CjSA77i7hYugMXb
tVENlkstYcmlRvxZiKqWNspabNf5C7a2cc9IQmulhMe5QQHwm8twar35mcZIS4+rtovt75lxGyVT
RWHjdXxpwXvcN+ag1C1scnQWrISULT2VxN4uHbpTlngLiXDY2WZYyJedpOT7XhGyvWtxPogZmjr7
lCdOOAfJuKWVIQRDtwM1g1KlHHAi0oTaXoJ7+6WOLLFBQ5ztNttxxt3Zb22VF2TGxU/105VuG44F
o5ls1rwihD8GMIVfaVAMg+InFih+THIczdqqgdDF9AsHK5XIw4w14ZWmyTElKb2qbfhHDZsjUTm6
9OEtCtnS1wObnN1QWnSZ4+ytNNcBdWmldSU8IttGh84y82e4Ueo6P1GbmuWo6KoKk9xQFrf+qtkj
9jO/Ow18Pt/VyA1rB4y6zltFdvy8gYptSkOYXVQ9UPTFq4LKKuA21XWEzxkgesNvy3GIKCjCwg7u
UAY6NZZrAVi3OuKXWjyetpiwE4KxDmYwbDVzgc3EIJq9zzT0KlQuC/XVrcoCzv7hjFqFTcNksk16
pG4s2VN+81h+3//PFYXdVaIuRbEl3SNtGfN2yB6AUEQ1mVmywP/fx/tSkexO1dLoaKiqjkFfWs20
ATiAjNW5Ew3jfss367f15uLG3ddWvcMoDhiXN8CnoFUBcozod6DiZTMKElgXR6mR1j+Llqqng0+x
3O9Y7m4WmFszRX1dZt3itxgajd8uqaKnngWS85IUrWpw12M0Tb6JtGsgPN/zyIG4SQ3nOoR28yRF
QTmbTLx1G8Qw1dhsURXhY0AS62j30zDFCXOoKVozeRqu5wvQK0m8N1Kg4CrbhzzW8l9Q/qy6w3ks
5JHUdlhtlBoA3iR56haQwExMvsk/4HqX+Hm4JSfOGdOCw61gz1E5XTPH4A8x7u2ZHQMq78E2caoB
pDx7nDWPEOL+h2ZNhEe9NQPjd0LyRkPUHbjdVi9eTq/o8S8o7bOxrRQnN4uHXrizy9er/+frFKl8
mA9bDZk8Ls917NQQ7oX87fTI4lVtNkI/6F++8tvAGwKAnqvA3y9gLMVichiysZ54sTYI6+2VF+r6
BZeq40BJnLQ9DYayuXYJLR6cP0jfIWmPw4Ud8r3/U2ZfzMr64CR3Xa2cIBkaXITlVwIyMsAypeHt
NaOjcir5Iilu1uhJ50DG9JEyxcFoaGpTDSW3DeILGD3Ap2DLC26yLba6cScAoOJzH3p3AcbiYbTU
FRQ06Jv0LIG41s/ACswetSlfJ0HgnvMm79luQQWwd3/APtXT61WTdYtdIm84L8QMb8Ryngc7gHih
FzSlOO3RZTuTgwPRftLg7bmkoL4dkURF0G6+2JnjwlkNiUm48lg26F+QjNUz6Wq1n3fQq3zVYugW
sBJdMqoqXJ+H3Q+47wiQaLF2YmDOKRFKxmxrclHW/NlNSXtkIMjFjTHgjOotE9xUYQ3SLiea+xQQ
s3UL97PRxUu0FIjdGp4Dg+JTsMY+QHROcpapVXTHDxonM6Vx0vyABpUGNDdCbLtj1pDiVoorxKJZ
AAxZfX1sIO29NlPpkiRMLS8byeTG5p/SqriYuau8llwhZoSFFJr2XDzamp+Gk+X6q20gUTCUQrAy
PC3FEhEl3we60xfjQTyn4grYTBEmT6m8V1xhcD+If8SSw81rJ2Lq8+40/xVyfUhtNMognYWiK8UU
U+kytCyXxeAXKXKVRvYXSRvR9qSqj2Oe0Ql1SIiqarePOqUlkYJCg2G+JbSQo0e84lks52tdGXnM
FxgXhFMYGjIgpdL7kLYJT5fGDx9EpXVbyzsg1laKxNh/Ipu2gOLkRIT1bCU7Clhuc3tqKlBv3oFR
eGlT6IR96/orJi4FS+bqJVDllKTJcUOMSnUH6RpDfxZmrXak4MzMmbvLAu6nYMyk7+mIXG9qqS06
FVbaBVKFKMdC3RWA7AgGWfmPL2Swi3mOOLvYHfno0X9oVECiYx68vWCyuR+xnclYH8AcRmUpEw4Z
ftpWzTU4c6QXfnoktUSQ7F3sGG/u2r4wrYCrpMxziXwoGMVV2u+gVWgLXvkyWSUJJRW+w4wmjjf+
9m2BeacTghZmBV4cnHgFhcorREuhvwpqQ+kWFAh3HEn7jjgQrEKHUJu/v27lbfkM1XK7ySpOY25X
qQ/zgZsUKAfZ3TGRbagNTl5NphdewArZ34D2EXNYXtfGGNWQdBzl2d009n38Psjy4788PO//KBP6
tHybYHI50UlL/XWrEkproFBxRcynXZcQ2+m3ceTfirpdTX7ZvLq/pfCrVyrfkiozSBV2ypQ8PlJJ
Wa0atP7bCplQWexaoCIJVJCZl4wwH0LFp/bGfLN5ZtoanZWDdSJEJwjA7tNgpnkl9c0WxwxL/HRS
qdz96j3R+V4AUog6ZDfOMVgaEapzInNQYIkztMBWoPESZrY6/NKLsNBYjsbjAgcmynk5Wp6q5Qja
OJtuHuk/7fiBzLzWmCIwmXnUhRldrJf8fah9h0rXCTBij0I36YpedzbwD5VJJtik72P5Zavt3cBw
7+T41TmtkVUe7lTJHvqAcrAzKo2uidSL3eGhqzveV4W84aBQq5WPP6aGKilWYmYlKi++A0kMLmnr
+Sh1ruXtWDAYN1X80o67I1VZXjoM8iOsI6s7QdtFkdo/s9iUCjgtCfbQ+Wvizc2c8usfnAyA/8q1
hWrAGwSu0Ixvx/9y5AHzRF8atqWGW3az+MQQwvlHoJVn+JA3gQIPbzJYcQzwHjoLbWYs3cN/LLZP
n5xhHRvWS17LivsAhRGchREwXmqHh02PkCIQB9gsZnsDpCS95g35/mm6i3M+Q+ovEFNB/Io8KnY/
OnRMZRUdRPjQI8WTM3y5gNthqYrwSWALVKCPl2aTSsSOmdL7ILtnsW1VhjwEu6N/RXlkTvRcBrdy
IvzOv12YRJpD0h5/C/T/C3F/FKQ+GM7DOJURLhCdngopoW3q+LIiGI/ULS3YbKTi65ByZjMb77YR
f0awEzZroPYprugo2THtmAOIgmglz8RwSp4tGSdCCQsYVLi6S35Hi0Z7B6+t28BJLcQywowKU/Yl
akvWXSit6ZxnBkBis/Sr0/h9a6nyooe5MJcTGczmUeKnQTNKb1OFz+MvHuaqgj02gGwD7gKQXk2Q
5hW82grntq5h8M4avChrebwu7K2sUaOVTyarn1G5HB2ukpi2BSgGdAmXlyLJI/gkuWYvKrPFr3AG
zJ10t7dgscTP85/Ed2ssJdE+VEKGCRw/p/qQ7xVVZNGgDRw8d+uEA7KWpqs4yCEt2sgR24TqB4eI
Lg4jrvq5zIoL/wAqfCyHu5J19BrO5UTAxAm3LfQtA/lrIecmN/xrZ9DyAGt9xPRlRWiQhZ13V6Fi
k/Mp5PlWq4Op1XzYCGXCD7qJ9CZh3QQArPKypgw5FvDrmAO9V0RImQww1ad5O0+2eZiPuFiJi3Lm
6HSbwWIn61N05Q9TOzhHjwkENhsNCz8M3SLhzqhrd/m+ZDEg6JQzl6iTMYNnt7YVu2InbjO7JKCj
Eg2rhCPyq6LLsRaFMuldMFGypJEW7zGDXDTMyIFjAKmdaivNjBnvKOJCYZlBssH53wPLhYsT/0nr
FLmUciX5zdOesbr0s91F189aSgIAN4kVXnDfvgtvmjeZy+3tFuawd2BHhNkGQC0lP5SWdj2y7cWq
w4CrECE228ZTGo2RPykQUC3hjJtJkUoSwLzZXKabbljGV2KOPW2poe/BX60sbPau5rts4XIu6W7d
yUNQXAmCOHF1ZbCH3kLcZXrtELszEYb7x309Ud3hMo160YoAh+FfV8Mg3t763JEAJBTmgnWG7Jna
8OP85bZ3oJqYJEFlqY3KrvHPq0yVsyO+DawwsaZO8NLF9ugkESP6JSust/LwpDBbNovfGkL8kJyy
uWVg9KyxJXncZLLkcwMPBMzWKxbU8B/GeYsibikT/2z1jQbYjjMHTXPEEkfJoR5SycOPutQWo5mm
Mg9xe1BNqbbOxuCFI5h688uWFaReZaogUHRP4rx/pigedpkU8qGFSRaHkiREVRdjLhPJIzxUmUOE
epKztL3XcQtcUaTiOTOopUThTfmL2O6LFTO+cb7t9NZfdwAE6IFgOr/FbJyhj0YSsfxMml8urzwH
R+9VHWjg9KJElDnlO5COg8Jj1MfME+4mUNZ56O7H7DGjTAlWkPyxayn2wxPFlb44nxWyA20ZfPIx
VlM1mJOxA1JHZrn/Ugny8WDnREB/l9wfiMeFJtymwuk5M86RN73Pvl577dzT+Anud72TUbAbvbf7
hP24ENPYtdsKP44cPDe2zXs71uAkH+Rlhg6cLAVbhlmN+icT0Iix8MTIAmJ8h3xJHYAf7Vt3xGWP
vzWyDxrf58erb/arqyZq7nmcYqo23QVnd32w+rl3uUa/BZl+U+3BxQU6l7im1d4LCARKJfMQ/gVZ
3sUQAKcA6cbeRAMxn5ZXL47Au3gZlK0cAHyyUVsQnZ7I4qtRh8AUrPx5jsr0Bdk7QEvVSz7TZg55
vT3uzmAH04DF0rA8pT9JL/TXzadHqAJ6ECrLX6GoXRED6w/5j9A9UdbC5+D2bbZ5jIfOYRYohIp9
6aHbO4zOWHRToqKws7969GsxDW5t/AKFqZYBb8XXwpbM9UZ9KfyOOGJXRboOPxZxrc7eMftbVTP9
uqRtqcM3V2mG+Oh/z52aweJrI+eUL8xqBcZbNFZIYtAH25khEKU/lK35eTk9a9WIw/89QQkDcffA
q3dMJnV99VUlsewQTA3m1e0DegOqfO+YmkQy4PvqG/KV3ay+Yqd1JB32cYzBgLcarEFujNFHM1EZ
PnHopghMgjrPYCocQFgDglbCmtr/vOos4DWW4Kc4PNVO77L0Kx14z9Oq2WTXusPL/Qckmm/8UzBq
HrWphhdP1+08Clc8uatUtPGeNo7kD5eoIua9ElcRjdfogxy/DMgWoPWqIc5yL24NoO3zfGrTnba6
QMQU5cpHMqmACBApg3FRlZXeuEyxauA4XSJQztr80AiZcsebagD/Pfx5xRbm2sz71wZxQ5cJveqF
PpokopDXARCY5Bn2R3Rm7M5kSCIxkn3aetsU7GImfkKExQmnGQwtjT9fD97t+6r45sDfR95evMxk
hgQVthZ8pVUZ8dGo3SKR9HtetYoRuFiiAn2ychDwfukQmcQVeb767sPuCCF4xPLIDvEU/7eoPS9i
2Zf97dTGK7Egw3ZI8ljslMMEsCkOO6h6V8IJ9jgB8DzePdFPnvim+lmDmfYXQrxhxsqC1rzvOUpK
FUCTjjBwG7kyaEXXv+94zs8hakGwDr6z68efveL94JcRlsceIjGcwvlkKoX7pkyweiNKEjd23GbT
ONb8fxaiwNRHXWDJBoW0fxQW1oYjn7qmTw+Uiw92EDS19NfWsunzVJviy5lJKX1j10dIza56QGH3
yhliX9LiWcr2YpbJSzemOHqtW9MOW6n+1HPcdxd85+atbZQfvqHVeMd9lhZ4p1iONnsfn8WTipmW
ADjeZWi4ZG72FTLKK1OQrFSGstiMWrqffFmKO/OllbIaNhVaYuJkrooEFtbWlN/nd8zLvO8zgVNu
NDtBe1V9WtofLyAGHcIGjAFZvVoaiXHA3D90Plb+oPHgsxsBoHdm8+S0cPYH/JkqlnZS48/0ouGt
7J4209YNMaII53R4q739f3IH5ZgQey+mVYbIOID3mTY57tCdrUFz4eDUXyjkK0uELps6eEQnfFMC
FmYtrHGSrgn2WJ3COFPnryB6J5bhIF4u/xoaHnv0Uj9rdFuNVjC3iIev/avbkGPSQ+0IiJ/ecg+C
hVbRBBmy5esETVOSw4hspxdYgPj51T8bqcaWOhK6tJi3jfgts4oL6AQFuuFH4EmioP3Y3XhA6iIn
tPN44g5FoslBCnMGqliE20pQSpQmRn4XYbo29SNnUBTMOT16hP6z0RWguGPgUkTqd+jZRGGRBB0C
1wHi8gaKVoUnqAwXEqmqkhFEJR5+If7fpT4eZl4awEo9uoWMX2PhsbdQ91EGilg6hN2j3kHyEgBx
UmPb+JiEq041rmtJf/qKHIyNUIPZSd7d5GFa47QohzCClGwf2lbWLQIsMbbnEM/ofu7eflfX0/kc
4EDX2vP32bAlXbkghkL9kahFLDKwBKrJrcF1e+SgZbpDiKbrnRp3oJK3FAQN44PoG9RQ1ZoDbtjp
y5e4eAwrcwNgl3Qiowa/2WSnPy13A4QzsTmfh+RGCj9y73VhFXlXuiSWwBqEYpusrrfj5IG82R6I
Ij1rI6jIe2LkdIWra3Oeo0m+LGpnOqvwgUO2Qo9HbkkxKZCh4/fK8LB5z00fSu7AqtpF+oze8fgc
afyXhP1G/6lubOUs74GsR0ZAeh+Q4UaKIT9cBVrZJ/Di2nLwyVjjRBeR3rkIqSSHGJkzlEXmyBfD
riK5c+9L//m7lH0DPVSjsC7GFUsVOCDjbuBO2ek0jRonnKJqqzCEZjIP+mjivQNj9QilK/2oGWu1
E6N1G2hdDZHLBlTBmRNYrSPmN9POAFta2B1KdAnvB13YC8ySVPnZ0+QVU7CXd3dhv+2WeJmnb9R/
5jnQyw4SJSLvVNAilYZbeB2ujtWlQTT7FY6GhnUCjovu5kYKdnzYnJBZj2Z9SLPHxkC7stpoygWv
Vfw+IfW82/puDKKnoKspDZV/ZHeKYcyptzjoYoN4+yP/aB8BvMDZFq0g9+u2dvgWYX+yDFrdajj9
eD0AoOB63VqAwOGVYh37uK3TVc1AQVWvMpLclhs/WGxs8zz/AXn8wKbUDUoTbbOhYslxAnl1DaE0
mQ+QFDLLGjmTzIWFvzi9xHvAIXV1BBegV2HmM3iMFhyF29mZDSBoObH1wosMsa3DiEj56yXJvbeX
lID3LgepLDEtq4ilfNqd+9GCniWhI1igqVg1e183EYbpEfUMRh7YFjiSTrr9f4bP4JS0w5z/R27g
bSm27En96aHtiYhlFirouuembrIhTCXRnpnOcfjr0kGPGkuFLMJZVkuQGZEW2lsuISY6R27cVE0f
P6YVE9yNnGSBfUnq4Bkw3TgJLzWRqk/VLM3BTqn38GgJCRDvPUZ4d8Rv4w7HubMrArqHAiXFPd1D
hzzTLLtpN75laNaMyh8d5x18qps7YdM1IbhsHNSGcrVcgVvEZpel2ERCn0Q8EUZOy3LaD9NrIIg2
4SkzyfQ+PdzoNnSYk7L1IPg5gET7onlLDFhAfXec5TWNnpes/Y6iLlkqZLqmRY0pWSTM3G8hyDA1
qo1TnRX76cezKmHpec6DuK0C6hinAM+kCmhUl+DnmXltSTtOmghIgGVMEfQc7KuRcHDswUYQoCdK
JPP8Kgnfw9Z0dwrQLh0ZaMNVa+eidw1nC2DOM7RqyTTU0F8xr3MD7rZEqtj95h9AZDfeXUqFTmQD
c+hhttBdC+/AKGQesJJgNljnXQ8nQ53DrCdMYkHHSSPBEIr87Vqk1q2acBpJ84lhOfu7CUoRZfc2
s9VKHZPICG9yOJgM0KH8O2glQrVFjkF+w6BLcesOi56SITZzcN9dcbsmdSuuCxVcoIJlYDSC4s0H
jLoI4PLwHNH4/n+HtsXr2qBxTxfpdieZjR31mhyu8AaG5JEARfKLH3H3JA5qPO78IsdvbNp70+cU
4JyzZas9K3CyPH9gtuXC81/feNHQfLarR+kI9sc7hpj083hg8CTxrcf5PCZ3tcbNQNgVXsTNolJQ
TC6zw+J0iL6esAV2DdcENQ7lq6YSOseI0cTiTiBAlX2OTHJaUnR/mjaAcyEs589PHP31007Ntku0
CrVwRExRA+7d813ngViAhnjddAlrn0xRbEUsUgyaJz+EdUtv3asSxURZwZvfvxVx7bBqfSMdjdWi
6OnJU9bZ8Rt/KxNQwQRcf9dt2tdCdrWbjI+exW+ghx5sO9vXGl8hUy6rf7tog4sx49u7y7hNrold
DmxQ2XwhEKKasOvIS/r6JD04T41x5WkuOz+Zxz2NjZ8CUaGKdxZEIOTxirwoG2r8dPoAlWqVx2YM
xgJOpi8CjMbN49ai02MlQ9DdbKs+l5+L1h/zkpNOx12AfxrnY1G2CD6By9yzpj3cBRZmjP0Av1i9
Fr4h4dQSxbtQVCg88n4G6zhQnzUkjlbo17/09rOjGJ22WZHepm1mW8uTsSeCUMvyS5dfz1YrGML2
XriywJm/cR6yFVw3o2r23esaWPC68OeBkCgeiSFplb4ZMKoDRFDtR9nYAtUBATsBrAzKZvFMSGHB
oTSEqFVvMP4epU7AS0r8dCx6B2qAmLfl7xb2+HLCDUP5f/d2S7ic/vGSXl2EDcP2wzhKo6189nId
+jWaIXoKUiPNGC3SKHRRuX9qPSCrewvJKqw1ugGoTMAXsc/kvCEX872lee3IW/uURILOi/7c/WYL
pzKlzhh2vcjJeumgULs7qtvgFJRQSyIdPM4B6q9oaXdq2XDey+wt5fNAilpKnHp+GHml+JIzQ4se
DA6Ca7sTzIB3RaJstNBiEFsf+OsGvcVvIDgWmfwEr3QfJ4R16zRYXR3YL0YGJ2gl+BEO0bHpq+uk
EclY6TIesj6Pb2VjSJCeXFPn1YkDWSrYEpnBi0StbgTrXh+gHNdml6FRQEP/TmQU05p1PwNG3U/y
pdpHLdvW2kAGY/ytl/N3EY3diaBtvj4HhPrgHn6rw/YRnGjj/L0aaflndlFsOiTDeDDpN4aEhyHo
M5eslqP7AGIKLNT7pMKZGtKE4slXqQTk/0kzjqa40QbiHB4vEdIW8Tsvkzx1DqpoF5jp9MNpgRb+
gc6j3YBhFCnCVUUousrLUWNnlFhqmUPAiCVFgE0rI7XLI0x2INoA8FgfyYXNAB6gxjTH66OfXJjk
7yytMOR/NxDfRxGgD/y2ZoMkXblj/FMyszQwBk9VxUwyGS+WiufTNhA2APcCBht6wyBjMCkabLA8
nmD9VTUzpkRzOH0z5Uud9G7jnb0wP8e0b8DQrkDc0PORp41zNK3/q5mDVXePMmYz70hpvWJhzKsc
dlTu5RZqNgII3AdzL1a//+M42gydI9rggLUQK/pZPqoKws2yCYJ40Hdlylx158sPV8wjAvGteAMt
xmTu7F8arsBAJISdPqlpd9JgiWCAhM6sV+zSPklesTDXIn/0VhG/6bInSf/pDV/mWcSXsouNI5B+
pyf7DdwMQHx2QE/CRWG2O1Q7zETXL/IqYAZy1MorYyijuXNoe26El98GNY6J7fbqcsmOi+MdQVfX
pW4YMcnN52JNPlJhx6VIojfvMUTI8fEyjLGX1dHlce/bWx17zH1mvQlBuRImNGhByc5l845yKSc+
/gb7k+cqv9RHNGvQrdYW1r2xhZEBR+zoYT99EL+cw7z4KCSeCVtnPjz+T4Jh90/UPog36NmgTulB
vF3iSxG12xz5grFmhwk4+ydai1TTZHEmnMD0i6TPSHNrYhxBZUY7F4leEfK853TtOI6Dyvk31XeG
QiGp9r9CrCXQ/DBFDtx+tnHF6YQe0WMiU/QSy6EhvV+HwRfzPPzQ7T9Hvc8Xf3z4O5LDgPsecPPm
6mtcvIMkGEoSFjQM043qNxxvchI6Lofiho7/HH0nY8RMt4ISmqPjupiYFJ46cedUaBwP+lyIyY2q
wt4Jn/cK+lrOTwQbcTeO4JZjK04OjrTchxMPoB99HnAwhaq+qQd3yEfCyr8sgvuRFepwQLCEKpM/
IHDbGZQGBe+n10kEDc2lYM2PjMxzR9OAegDhMDH9OB/G4caL4nr3e/54pp2nJoqcDyh/4cq4sTUM
nKy2Df/2dT9/leH7UGvoBVyKJc6CLd5y2e5YA3b4PMX1x3gS0M+dq0vj/gd+nA48ylcLQ4ESw4K3
iJztjQ5L+GKOwXN7TTAohw/VOG3It6TYHhhvkQKjYQrlIUcT72Hmi7d96TBm+I3XY0KKbKye947V
kQ9CHf5oZhxba7T+XDeh0txFPJtoKEGm5nZU3Ul2boDSN2IWIcCfSDU4TURe6Y3JTf+oOTr4mIqy
QbzoxtRlsC1aepZ5Emgs++Rsj/LPqtGikgIaPc3TNP0oSU99z0XOjdIclVXi946dB1/lQzE+kFnX
aXputCChs6rWs52PDAo/KNF/PxPIxYCsPVnDRjmWHlga8u5wzeGMFSPVWXxL6oh7Syqmds3kKr86
HF/jgZ4GuFVEk4gHZgEWuLko+VlSBcYPvfVsXbT/Xr4Gw2VkVaqLxmDSBdgNYzooJcFjlsKhrtOA
gYeSLZ6765ecHPfnK0tr/5b6ZWPIF5pOQiNPXLXyyZtJ5j2Jk0hRwIj3AtiHDfTgXhn/d+YlIwZ9
/PcHR6C/yAkza2C3V53Hrh259ogP6WjeEoY06mGAuvca8TUeA9c/j8VYNPllIC4rIQqubuYIpaGt
OuyFWodWG/wfwiPHftqnAaSJUfCiezUEPQgbOj3ioZysdi604w3yf8wKNcYzYbxqbJqj2TkdXmrm
+SE1JvqgmCF/OCE23//OnLG0RD023LgfeP2/jG2RGIC2f6KkzXiBN4SeVFhlX2fIocxbTPMT5d+A
0ICiYHjlDP0Uj7feriLwjDV2Gm9Vsyd2peF9a9MV4KrjsGE2E6pfPx+cQCPzfAZbA4H27X02gqlx
sP10ZP87Y2ssKVcDMuLCwWwPUIxsY3FfElUrS7Vx9tST/x7/uo4jUViVXfEd0B1U36a9Dz7AMyaj
1btMRJTfHNW/tlNizZsPCzJ8JZh23AxfrzvVU+5p3aU3J+1Gy2WlVuVqpUBkMshmdqxcBoaehp2b
0QPxj+xogSwfBfDKuc0KELyTsN8o4OSuEvNobc9OQexuljoTv4HkMNiFa3UjCgW0OlGd5dQINfje
X/1Ntq+qi2dJ/lZHnPQyLxmdrEFb9DkotHSjd83HrTqLmgqatrKFPQbCToVi7WAtuiPC3pLqjxjY
cI1OFXd+xaGosJ0+vixR6pN+QDOOvRYSAGVOCrbH27M22u7oqDFO/WOW7b6I/xvRkH7IaDKYuLTY
4GZ8XOHQpHc+sR51xdMn+cfUTwTvA8nQ3FwHODXzSzTOZRyaqjOs0LtaEHRA/tbW0yQFABqWq4ZB
uqGWPxgKBGsK6x2rhM46WATpW8pLAUJFkWyX3ZaN/Saztuu8hdOkSX/UGgNwJB8WKV9INNVvpgOg
q32P+1rl3rYuo42ATRse8ZE1rwLjqia95Ww/EshG+OoChOsSjfvnW0hetahMHu40bCpZG/AX45Wj
MuLYmgd60ScC9wcIABkzqA7QKzJ7IfbkBb2KACkHNBs4DcEjuTJQ/FCOBiDwlWXDqW0dBFN7dlm1
TJjSpM7HVtZHSYM0B7csoTMbvMH3mZ97Axme2kyP8c56IcmdeqXE8KgQqBL3X2S2n4asxJHYjEzZ
6mupBv0MkXi2N5fJiUHDnzPW9kUhibxMFJAy0TZAcCDDucZ+Qbwg+ONzVxz9JKw3hd11gCY+/3gk
nIkzJKviXg2RryVck3IfNLDJ3V+ZJas8jbr0qot+KwJD++bMsIvQIOwSbRAvAOhd+RupEjDxBwrS
YMRmvl7pOUEVBNofAVs2SyF6TaIvLfDonfWLCbwoVR3Q5F1ArgrJl/QonM6v1v7CfPpAjfBxngff
5ujf9WBtFwjXa7BYbQX/ZRf2yqbwqKVd0PSJdqNS62kw1NJfyZCwMF/4JP8ziYqXFUQmkZsOK7Jx
zgwG2kOuEmT7Z2KPyf0xdFzy+zDS1e7RxW7yHL7TXXunMW0rEWvJRVP1Fz/PiodXZtoax9MHBgMj
73cV5oCN88TwX2quSp+28OBmeynMGgQez2SqyIVFHC3rFsRvOtbeLKgdU6yqHKzB97cBOFxyIDRm
t1e95lYoOB2m+ezCYsxda0QL2jswOCG7qvvCnzHMsZbYusuPJZyp6UbiJ/14IZKIrhiIKo7ZaUxJ
ipgOLQOtCEuWXCzKXzvOrTO3aU1sPW/iraF25Q5VbkJn6EJBYWO6Yye186doe876+QAYrre89xd7
sdg2QXBp+vhBUo2AxB75c4MmM+lob8uGL9OISgZixpfy5/Kput31oeXc65Vf4qVOpJ2C0sqF3LtH
oTLP87Rj+0iOuWLpwIpPRxrUGvWt2kPjXI6pulnfZaFa6ahxr/OYKIu4bs4H9TS8RvodUygE17WP
PjoAvHw9aZvx024OxStDgDpEaLXEJ8PrHI5bDeMeRqQCflyOpbgO1+0xf4pFm8HLj8eSEEIP2WbE
KawWybQj5BpsNe42NMqcw4aq1kCdGVpLdBWoI4Yufcuqh3/it2a4zndPWCr1AHjlE0hGn+i38w6S
AGsn6jjnj1NnGZ9kHo2sMIIP/NHudOl6L38SiTC7Yjn3E774jm5VKpyq+Wwhu0xuCI/GVAGfCXkc
wAxLId6UMcn9om0vh/RSTESXFbray9F/wHRGzpO4X20OSsTG7r5BzxH+f3nQdjZzPiZJAM/VsJDy
YT1ZSdlwLSWLhQJM5Gf4+PmOsVhVtTOJwg4ZT21+p9e0k6mmuXiRuWphjTxS7BclCFBR/e+pr60H
dSwZHdHy+ZXeVgfB9e1cJm4E9qM97Pv31HtBWGMpbs3r1X2UpDP9LMeGp9P8WKAN76NdUpaezJwS
gIkzycp49x4uCVvx+4YaUVZxkI1dImyznNX73n44oaAo7HgDiY6cyCgF1B+5U4ZOAjzSHrPWhAXl
V+88xv5+hODeYZImmncVXTSNRWM9rMArTAtVBq/awvxORinQemoOWh5W6esjJzzuca6GLP6etMQT
Xv69J+90/sFLNz8jPbn4EmzWi3RYpZTWW+40wJhCzTedULsAqje5boSS52Rtv5EgX+mPW6i35el9
U+d9SxOnCY0fzFfZOsrBv0tZrnv6eTXnMji7nJ2IPvJJmUV69crWyBAgb9M6cJwwhb9NrG5anU9R
Dbo3GRwn+/DqJMewxs3+buJTFXpVOux7SD+lUobf4ImSk526MFoAQw0P6BOhI27dKwX1jxfpNZl9
MuVS3N0ImSKBMbsXGnefJGSgRpC7lkTjRsRltAGmZnGKgSqP0fimGzCISUcffxtnjdMyCPUpKrL9
gcA1XixTnV6Vhbsfj59oZmqI+PQ3aM7L+/Fs/0jzIEY4ofAiaQTW891he98uJYgqTYO5KAOMSzAN
PDLqWNKMV3Jv+jD+N8C6RcmwPCl57d7w9x7yP5r37dWujB2Y3E0LgkKuSrvBGEDjinyug7FWIF3V
jJdjSAvHLupYe2ldhWmFux8PJ5qf66TjqMdnXxKdS3EAU0mWhfnow55x8QbSFJyvx/seFjo/yffP
SsU6cQU9auyQA0RSkyYAcmWseNocOhtrURQo8KbVoiptakqJXAgtfXmcRZmO/fgyWPOWTeOcY/1/
RY2JoYy3ExpqAtjr7XO1j1uaniRXNZErbq2Fw9f99YmgawpUaVG1KyRXttO1oPb1uUg6KEmevDfG
Szk4a0BczBkx1G6S3XARn7Gm6Hg8CUPJv+dGTaqIqsEI40Bi8GdR3rACCdYMTvvpxUwuVjwIFX+l
s3wUj7sKfyQAtkEpAGoEDROX+qNv0NrNE+Qm0RKKoUsCT+My3UQl6m6wSSrm3YlwEFVqeSw72I6Z
t+DJAVhHxShQu2VR1V5Ix4IQL+eiBuEfnmHkAb8cEK3F1kJdudBskBroxC4EEUBp1a4Yquc0i3G1
oj7hE1Z0pctBVNgFqcLmBVYRj9+qYp5iexaDuNYnk60nBMWtPjy0IPWUFlM0CTZ9ORsxrslMVvR6
8cqKqolOeGweTca40SPDrKKh0H7079kv42rjbd0HXG7iMeag+3cEXVLrEamTybRuC5Q7Z+h1APAO
eW+nFcFeHjVUMURLWvyf7V/E2aHTMoPm/SckoM8klriTImYH636cPd/7MQPP7JjW0se3lQHlg0tI
IUhnSuFlT2n9sAqOufU+AwV8REINalAPza8MFslrWk5WDlyT+d4B5dLBvdXOhZ8CedmJyykzHJsj
wjuvh2Iq9O+TTxz7qC0g/vUI8/Q3sd+NHW/GRhozG4IlbolDo3LWLtI8eIqGzN3zKc0b9hNaeEmE
hAcbkMi5BusQcYSw3DD5qvDXE+lMX4xTLwt3AN5DLSmY/YqzmiPOYwQ6/k5tKBW1S7ZeYM8at/nu
jM6pKzQHxu9WmMu45ukr9aTufIsdCh+7bxfWZrGFqOMnI6kZVeiE6VC7Di1YCOXWS52LpOiTihhk
+d4eyJile/5bZQzu3m2XcjbTVVQnSXBvPwB6CLf7sQ6nAt0IwXSRZEfjurifRtKmkSRYUqFl5tr9
RGB3z3jYzG2ewqcI3z5QHO11Y9ROI2xbsIDyTsosX3wAls00BU4a1uZd0MWTQV4xDQEWkOTSCT4b
Ihb86f7r5j8L7Gb1nux4TwmBHstpu6KoKXC7RccniF5XqiC8XaTYyCdhazWv+nzaaKfo8JtPj4GX
tc3z0WxxDCtI2VWGIZWpw/JVWV1/mFos4RXxr3SAKdWqqfmtxafID2hx6j6/zq4IGn2pR92+Gnnj
ask8Ao9CYqbw1cfPHwf/D01v1jlsJaWjd1PMom8Kim2UFag7/2Hl+boO09SIUYQU3+LtYDoUL4hW
vWQXrd3M2YSwaZ+VmOID5J+kQUNkW11GGiGI3B7I1F00+DlhyGwGaIV2+lRCt277wgUvzk7psAjH
FiMNGZ/J6bND5/ZnDUggnc466vIBb+E5S3FfXaXS53JRGqgUhPgmiD6DVFKxgO+dg87/OibkIl8R
Kjmc5HEs3kiSxrb1cpQ0s1wwrad5ue3twglPaC2zM4ZL8Rt2E/Y0QuoXmHUqEpyeREDwj72ZMv9g
PKlIWooTBF0gEVF9JsvmRMpxqyEQnpuSVyy8n7O3Jr9OJRxW4tcIH7V7QWHnLMj70czhY7Jtyrcp
y2utqrlNcnfNBhXSqgu7Y1odh7Kul9yPoI4/t9tFt54HD0bU4t5/EMMJFJkwvMcELB9YKQZR+dAZ
4X+XixvnhLzZDp8whtwlcDorjPBtP4upuGnhUVtcfRtvAs5dWMvfB++DjquRS2M4VCLcX4XZ8oDE
A05N1K/b+MYmDIFXQotyc2HZ817EdyOgIl/AlfDuj6u9K/vjX/4vOaRH02bpIIMVq3DdIzBHSc7b
pN0xxMkJ0sThaWj/NEb4FkNOkVlx07FNROXDSp5NU/W9lDiuCOPHhmC/Wm9kwJdHgAvU/nMbRZZD
6x50gGYq+ajC0DmSY/4ifNKV/a4SRYiYgWG8/89u9vOoGeZP6PU/bh0Mw1DkTgzLymJJdsq+ApjO
cyQKViIDkIUIhapIxafzygZ7sIhrriOZcuWKi53eOGwc0i03GtBMrryvC9MfQOhjpVY0n8TXJFjC
qhIOREoxIA3NmdKas2Kojy2sRwFlqk9A16dG6OqmPBPZ87p7i9t+IsiMyXgkJ49pEkr2yo74cre2
YuGlbBjEcOoblyEjiWxfAjFpkoooxA8WJkGGZXr4dSu1WfkzNn17k2WmrIw8wGWcSnumKtbdx4zk
H72DHJE5HAK+QLVgzCGb8zrMudZBmjnBmeDS6owopb6DcvMO76JeJJtBy08aQK+ik9ck+5GrzPbB
ZSGwXygzQK7KzbnWXg4TwpAh7KQynsRX/WtjPov5lBYGWIRUa44FL9AlgtPfeeVclEhhQSZcovzT
b3GB5W+wLXCdZnZ6UGEgLxzAc5AXX9GjnvZYyTs2NvHE2hAihtUzMlATuBblpBwzIQ7B6+p1m4p9
/mYUs6f1BpdkZLDhrDKb/0MIBN2XkFbaBvIvRSsB59Ev1AwHkp2cWyiF90AU7cHznrS1+ecKbqnL
FXd7PdXUvdWKwvFK7VfiXJMYplRrnKexomL1lxAGy1V0xV+FM66jnIeoIaDhGy1F4r62YXyFueKQ
L5JfIY88ruU3urTQeATD6D1LaXxowCzC3pV0APhXmUzBLI2nioX9EbhJn+4nM/ORvhnu8+Z3fdRK
6bL81MafkbWOM+jGnc1w3qOWB0v2AOLw03HFqBAqJSiqHOvCBZHJmQL278jI9MytbHSKeVLHKk6B
azB0NqgpDJQzEcPPAO23ryf7oOXa1+Q9J/J+unP23sADXCcI2nfnF//2ZhBCgMXsSFYgLQXZmbcy
XmBxVn6IJwPoQZeYSGypep25/+1iSWKn9Z7WnlYjME0N8jtB19Y4ooswFhQfO2UKFe/HiRVAVMTO
fpvxAO0BAXXEziCEhM8QFBzUAZMEbNTtQtabsqvK8FOLcI15NWW1cs3xpSgTNHZniXw3y0apfE75
Kt87rngfgi80EFbnEXKvu0QpZGejK9+7zb3AO8W21OSgroozzwZ2O8pR/un8uuAEiGUb1IfpJKVC
6BjaA6JoIvNcw5aP7oFG1h4RLGgjDMfd7EdFqSdDtHnvHj305+vch/Q+UEmiHtpqiNaA1pQxdkDq
BZ1yTSqgfDrJgW0mq/hP/tZZbx7EmX5U1KbZH6m5JWVpHiX9FM3IudqUw7g6cfsv+tTin+GmZxNp
uM8wWR3N97L480pFK+5+CtG0IEaiqLUU1Lt8VPI+Pj01Xj19VCRtCnr6pQCDtEe7a6PEa2buI0AV
Gi6nQOo/bDg9cNtcKwPYvd+d0yBJkGTPaf5Jau8VBJmo1F3NH54P5gPLjJxovZM+C0p0qHi5iFDR
MY7X8naEOOzvnvw/RR2P3/SghgbDLCxkPv1aJreGYqCyqca0aoJNrR75hlhA2piPxcyNughy18a4
5PDCgPLKrHhqxvaV2iRIkGN3JMvmbvxbetipr3CyLJvUVHJ7s18zfXVAQWZLeTaAheFjYVTCbb7Q
QD1rFz99uu1QY53S6yIrDtcRoiuRhElN/IypelJI4qUz1pAE0JfELjd8gKQZ8f3MdvTpVuHQh6O8
LRuakZs9pZ0sdiBVmSBJ15TmC265/NyAERkksIy933+KAJqJ0COPZY9n2Pq2tAjtAE4hWK8Cqc5Y
J5d1sUFQkvL7vEBuzuwCFwTk8nTC4QmLOwIq56/VavU+nSyhIHfjfNnA2rCOw01revsjW7ndJHvr
ynwZsJopQ4nQtFfd0fkw/VIMqGbOb74ioxB4tRNqfOi9zMKAOVrlnHJsI7hsw82epyg2TvB9mCH0
xtDYQQvzBT0Z+IlEARMfrJ8xUTib2V0mGi8i8udNMMchyJOHsDPnJHgSyeGXKTwac4EO3T2jGN7p
HdN7boi+1w5bAT5NE0QwzoDgfTGLn0EptSySgggW8TmGDFVDdranOvlWGy9omEvg6EEKgQg3+Ga2
AVpsy7CGyPHUNuGNxDOQ/Sa9oRJ4lhvp6T4bv9NNELnxu00m5zf+a70HPFWfzhS4f5hbEsv1ufiv
gTalIF/CGoCOwIdI+8QAP8bvfHJiC7nUN3f/0dfTnX/XOd411ZpAjoReA4lm/E1CbUACVl9rX+ib
EBzsK5bJ4p2FBcz6ZJl/IJHwUoYYuFt4yHDrJ/tu28pdjj561hGr5c4YYOtVbk325iwKINLWh3t9
3zM7iXz4h+55Zpq9L22e0g2uCJEOsUQNsE3is69e9GSGnng5LG0lvzaGqOYkR39LqU1SGrVJ1g8w
7WcyDWT3HkAGhHx0Uw2vPAuC117+s7OyIfFtfOh4JyV8QYjQn1xuD8RoQ9hhwofoQptuMIPm7Kmv
QnpzeuUDT0AbqIn55i4myKcxKF24pHrwcztQO4nJ0nzUarRmHqcsG8v4P9BJA+SL8n9fUumbPSQI
mJp7GU78rP3fjtvkgS0zx0Fvdfs50QNVJFzfZx2lZFIL8OayMRUtTMC+UEhKVMmuDvlH+9fbHs0U
3nOl6EZ9jvWNm0rGISReQZ15sbQuuzFUxrm/vkOAi9RIr8N0LLr3/ztuIpAAkOMScg4n+zgIQuQm
OQyDDn/WP3+HZJxkisyHG+08OleFWQCOEKCib+EesMRIURSQouaM5KfwLU3KhKO74wTr7QEPbex6
q6FZCRGmh93EWHE0FDH/gT8DfSJxOqOAKOc0FTMJ7drxfQx+zovtKGK6/tgal2b+n6caqAthVryl
9KIJZDoi5BTGWTZmDgunfboKiffXbd/B+4WhhmEMxHv2tEZWidsgz3apMunMSBg+tRKwYyg0Cyfj
vW8eV88fUdNQ+JQjyggAHkHqqr5lRupMyOr35l/roHpcaYe1WV88ETljD6f1KpnfBPyuKlRzhUU1
ZeTbb1gGxYrJeFIyeil0bt6SZr2PxX5aiD5TAuD9RuDrZDP3Cm0RM1tuaAHIAn39eB0n9gD8Qmiv
AdGBtiq2TpptR1oPvC04pWboywtacSEGXFXyRx2tQvPPIqg5uLuN43q6Sx8e7xET+tcDxxtKxikf
20V0S+enHPbZjbYIhPq9BtSs6ncRHp9RVGzhTVEnj6MsM1yfajpeKAqi/jd4mgN8Ym0s5TVFu1J2
A4s9m+3T3mqV/4KKrSb+OenZsAL62/wGrb4sN17NfM1hqnEi8i4WGfkBnP3Phmm1uml+j3P7Aa3N
nQhvi8eS0swCQG11aV0lKXUVCNMGX5ocxchhsEMrMkz5o7NmWYVuleGcACY8PaxBWsbwaFyuRm4N
xsrjNV5otgK8sKYAimZtwENeOVQxrbNoAVI4eAg/UAgazE2VZeW0HJsgisGxwbPgErgHGMfJg9ud
PGFvSzHlVKN9CDDjZYjt9GkWFeDfdK0b3mUCL9ULxfe/ZCED6elZvruEtFBCeeEb8Ef2sGw89FTo
c693qTX71Jqf2XrwptPXas5jwpoRCmohT+CuYnDxny+yRlBOVQTZStOgdl+DGzcjozWC+kzceSiN
na/NyOlr/bXLB7G4Z/eIj8fUIIUExwnLI7qYIc+JGS3edMYf49YO+2bC1/1rsNysX7DI0kZN9LU8
fnDNnZF+EINTxWUAJgYYp/s9rxXEpf5GdipyRtU6E3lQJK3/quWzQdhdth+0OtvCyHF74ARUwLBJ
qtdiSChzTx7lG6mmXfvOJFLg3irUUYR+/AKee9jfPRlEpFE1uoMdzKo6RKhM/m7oLS37vCCpwpNX
yDmScMz66fOMTT5QI2EbZ95NPrvWDS0JVDcu97Z+E3ZcbBaTuMzIKZUSC1gIEaCF4f10zGRe3CVh
DOO3twuNAyKxNRuggapcofhS3Y2nWvEhfyB5eaGqicH1LDWJv1OZTsplvk6EJZ2kphXe8PGsxLQE
tU27cYYyWV6j2HhGFGKTx5jzvumdZegqtSWRmwkoYhTGbPr2FaP75SGYxljJM06F9txEr6xM6WE4
V+Aeth8Lye9alJlwcVpilwBGBxvoj5bCKU/ZZgHw65GOFkDHBl9/KS7V71xeEel/5+fpVyoSRonN
dUIWnK6A+5UoK6XNO8j2n5eFjfBdRfDHHlOkt6HlqXrIGWshemGtXGj8ZJYzA8jpgsGkrZkCnj/G
AlpS2rr/ExNZJT3SshhjxdqFxV+3ciWArNvpXNorpBDTuxrZSAMUAXJlDvd+4afoL/SZhCkEi/el
Xv7eoFE2uHwMUjxIsuHp4SyoTEWBgDBqbyieUtUpc+7WMA95vBxLq17h2JPUKDyM3LW41Mc5ecYp
bbQrlwtlPloU6SQ4PxKbZfIwzRM/v8EgSMfZEWcg8xODbNNNXRQJEvyMgm4GvndvBVYKLYzR1H7Q
ulX+zR+JzeJs4ZWm8LZK6YT3H8vL/+gQKN9MRrVRVt0BIHYbhxA5HqqvMxVSASvR6JOUvgHGGmhX
5UIKWL0dmED0RW/JuC3GLPcRZb2Jrhh4MzoceNQ5DyCOnERoFxwF9fnlBxZu59PhrXbHjq7oCGo5
c0qd4QOeZhU1tlZA5kF1jje0LOljBIgbpYAmfnaDwtZ6CvsrcLGxcxoJSLoPM+903GtlkNFVr8lV
7vSrWHh+NqAp/EnaZoXVzu49C95LT4IoWJCXc7rS+ew2UwTGIAO7fkxQ1YRBNcAE3E82F/sryHXP
GWruPijKj9c71KyupGpl2kgejqkZFQu5q96ioT+pYPJL5MJOsoMgIyK6NVl/EsMUzHv/HaDm1W1r
ppMRQ1n5oNj2W5t5n/WLds7w4KL8wUdPuTIU7NYhlaGpD4qAmpm1aZhNvPhVNSH907EzdmMEqhmr
4XyPX/dqA3cjSVXK/8fqtfPObeUx/Z9K1VCY8PeRxT+8QzuAskavEY2RlAMB/bU1v5g/J6+GcO27
xJTF0EwvSiES342OsWXXvBu622Ljnud2XZFhE6VD7pLalBOs+bmN0YoUGrYnULKStp6ZjBEWUr1t
/zfDDxbE2HA2fsH1r3lU8m8rkF/nnFL2f6VgUcnsSmT8SUfiSIoG1i2Hh8nMSx6mvcR+L2qFg3uH
ArE0LrWyxW71b5Jjn15eph+569d2sZQX3GU7czk/kTr90PCUpuxfOsXuJomnJXOQvlXHTNvTP6ga
0JEk/F3Cix5Z0fllQj2/8T/Am2IIyzMLBaQnTq+niiRa9QR4OnM2qdl35UgItOprCrAhpooRzqa0
x88ZYtEa3TCr0NZPwl0Lad66lcHb7eX/v2iBHrwpIrZMAiMGrDpxshWwTOZZ7BUOi0zCgBMnSMSN
5o+EY5hwmGQeAOxo9jgh1onAQu12V84GZ/2XPr3ROjOpFcC1lwghplqWM9xbxiUYengKqAmFf9Hj
kWW6U2+a4m/h7INcAaEJDPNvhZrRdWgRulad/FaEI7TyXsVWUwnvaGkwtN7LzFTCLsfqCd3qlio3
6OHhVlyyjityVY3h6FNPrX8hFUNg2hwXA8dpEK3lz/+ODEUhyhOCPOUaJPrJAibndzD3iGO9BAXh
tEPFjV2U/k0ZMNSpFdE4YcGjNVGrZOpM/1s3+/WJHdbCJhHHoE6zISyGwH4nI9w4FjynCVvf3LSh
ItjryskN63KDgw3DOhX8Pt+nTtEg8maIbqB+2wL8PGz2813NQX+E00b5OHVO1CfkUyDrLNgi6Ldr
p9CpMpdOn5oIi+hdRIAIp5AWHVxX+gsM4jeLGIv5oOJEzMCuWHBM3n6VEC0askM+faL9FUS5rhxs
v/vYtD/M87NWtmzS2a7wE99Kz/Vj+IS+usvog360apfnrzeAvBPk7hR+qYAXJ3wIT/OQTp3QIsOK
WxfnEdjRUEXFM6B7wGJd6ICnDeMgzhX6amkqTlUuOtLlWJWgAQy+9laCvpDPAv5yIIe/sCrxrZNx
rkZSFvSFcFGh6qmSTgl307M9TLlumx4U0rSicyxOVecg6MMqE9kbwaeEJNx+qBDlKrGOzzM2dGQk
FLPN7bfpSbZRmpm0UiZ3x4PsgR6iZITf36ac/snivy6yZtAdl//6Omt0vQOtozNS0rLgqOa+sepn
lEuhmxPGWeqmWPYEdjqTOl7zuMcBjhOcgTCy9DpsZLWdLWO9SalysoEoqIbmIIJQVV89w3+u2qon
O8AwFIF4TJv+d6vuRHaNRytOtueYOT6qym64o3WLq4Ol51ApbiDLzwD+JmD9JwF5FrlJ64AZex1c
gLLpc/MXSB11yW13nwJlA7oZz1t2HXYjLfRLVIZA18AVSXiKvQtw37nNWVRJMCm1OMUvDAAFbN5f
viiJb0YBCZ0g2RxiC9xWwUIyn5TgEyiJhRZd0zoEKZGlV11SzEqw10NgeEb7XW7Ldr+LbNj1Re4S
PPz7azsT8IT0qkMOahTEFGlEVeVKowUtEApkbDInSApRR1QyuYDj0J2GaNyrOGpAc+HyJDj90poo
1NDj5fkaWbaJwBXTaaBDBnPo379hND1NZCA5E1lFkTz1KQWMNX1A+G5/0/JCrTqQcfipZyEBVGBa
ETr0Clrd1kdnEkHQfw8AZKijQ2mmbSdXIGAqBWAedbqMbqvFHzEf3+VhHY5qeJ6CNjUznS4YyXnX
wiEHGvtblQvy0tZulkgmK1+u6kYQd1Ez7MK0eIDvmZ9+fy3iB9xXI9fZbOXNZeSyWdzEjNk0jQpQ
17L47XbUMWhaADYyhtn7cv5WYFi7MQLUhauOF/jMspDhqlFIyu+oJsps8ck/urbwnWGYwlv4nK1n
EDvguAqoeXqZnTH6JumQPDPVi2NU82MfYTBZoPLFK1/QjzhmWGJBpxPRYwqNdKMeWAlzVIBDzUvD
Nx69uNjRidBt6vClcYqI5xEl3v2ONivXD9WSMqV77W/cW47SVSrhk4SG+GqJwdyV/uZQOk/bkdXj
JgiB682oJ7oYRbMnUir5kKMYJUNIigtuJDEniVv+rA8LgG7se6LSdlVNb+t5MnXTvUia0RdIA7J9
MjNGKUUXK3gqL35uNfaxEfe8AjotXYqCELFUj/T1YMtt1lk1iicLFqsT7qQISgJfWA6RVUSY+OTZ
N3yn1wTdI2DUZzT+MymEdGryKG/PnVmTx3YCa8U2PcDqe4ktGGAiYTBnvq2CNQ13btG6bH4AqOR7
K+fe2WSqUbAWF7bejWv9p5q6ctNBSEJiBq5cM+fQMeojdVa2iIWUSSQBZ9dsjlXcZc7qBuKViYgR
YdNiyOu7ASqP/Aq4DtpL7/bxwa3eLOMvMGNPmWCEFR2IIWCuWy8OgU4IzzTy9IxXi2Yf7Ftz4XTl
Ds8OsZtOsGiVeB2gVgfXCnJ3lH8qispiYnSH+zXdnEXxh4+ot/J2ABDngCtrEK/ONknvRWnS4XB1
Vj7rqfWoPM4ArQPGNu+WBRG3GlFPtpyVx6R+N25/ZCxu5/Mr+6vQE/PMAWt+PacEeaRRorH8oxRI
1rIQgZKJfUruhlrXu1UZcS84jO2ImHIHuVUG4qioS2AGDL1DMO90QJvJswi42gBBXliscC3MY6Ft
2qRWoISi9M2mnp+OZNv594hyNrOf82oeYtLhoLarVp6Huwfa/pucT2sSXx57rFzFHj+3FOp7Bd/L
BOtNEKQNyZ8IvwZnZvWNBq6GAVd8sSGxKqEwlla92Iv2MZJIrUUBwBeUBmrG314Ez4d3kQ97KMOb
oXneP1O0Cosx6SRD9vrjgEZfr5Xm71BtCMHmPZYYim1f5cdBUDbWRjsEzTzrMCPRrtWlDW98zwzQ
P/wehI3kyONL1HfBJai35gKhix52jogdDGQ8EGkI+9moLbcjAphxxSsrV9+ziZYP3PU2deb3/3bf
R1KxCJVN2Sq8hVgZ8hcI0/RJ6k11is/lW64pEw47/Sw2xcaUFvQOchC/d00jzPnzb6lCumAAq/Yg
61RJPhhAaKAHyTwhBg2+ni7O07vt1kHRMvaAQnytMfWfB2y8OYIpgC31UD+UeJVdC6aP2ledhhCK
0lsvrw7r2c8/oNJJ1gFKtA/zTWoYDFE2b0biboMLnmLKwmIdowo83C7N+4VOmFZrLCTAWBAhTr2Y
01gyhJ5TxKUaJm9QioMp1NFrOIPNDDbFI5jEu434NmeZ/gO5PAAmKAwXMhRqFkAb1/JFy+WUzKH0
vjNV0TYiNs7S0Y/liHl7bEJmx7ir7KqUPAwAPu8EdFVJj5PC9aRcmlp15ssvuycu26Lbbqjihzm9
AwGIiesxZfYnvlO9r/SgJ5bv8J4gw8L5tIIU5ny6z9ZuKCBbG9gIrhZz2r0kjN2FVj6ln/3NiYIi
IO6JiBV+We7kSTBYr/xiKs13SyJAkuBk4zuIHWc46tg8gu7NQnXtrRDeVoZsXOJLILu8OfzGTBWs
tNLZIAH0hD8NljQbxCkgRMNeHLnMqcQD6201K1IdN39F4tjJ9xeIVziYPKbtfa/lsSe8KloxrmgG
HHFkpoG/+CtadUEuHpoPfylqJoQipoS3gW8+J7kX6YWRFiM5m7vKkGVBjQm/k0kh1EJcOW9UwvDq
/14dg8ZOqTkbjjDaCiyFPrRcayO+ylpCOoMUEHZC3WEF801FWHWZ10eLpN/GW/zJtvv0Bwf5e15U
w1u+UQIv+XQDkrgLu+NDhR5wX7fFXUuWbdTWFHcFrEwt4dwtzx76btvVV1QkO8O8af6kUdG8TQUf
yxF6ZCAXIo+EN6dkEzbSoarLP0s+rOIdDh53j5PCN2+YamlgDR9dM+RVDqFOGhvG7WBLv25gfdYm
34fPTxOaiNkD7PzhGG6S0cL3d/yCzKFWWMGlfhwepHgAmCaWC3Wf4G3Hx0Z2+zvzRip+7D3MVcoP
jPeT9NFGyPG/je8Vf3yXS22UODaQoZLe3Q9IamYiz+i6S0qeJvUt7NNIw3HPrW3NNHJL8hBYFzVQ
ye2pvyvN1ufzG689GG8IjnaosrqzBfPADZ8JneoOGUVlJMom0w4iJTvICcz2CNb33PrFtcztEbsc
7UDtvsBjzyd6HuA1OHo8YeCRpUMDnWrHWX3Fyr1Rq2hUM+i6dVhEuzgVBvUDhKS5Q5ZCnhdMyytl
2HP0sZnK0+M3v7d7x2EJk8/QL95bVu28EmZXCOw/ELB+KBJ8yVCP+tHF5KnW+O0f0N7RU0DZm7ee
4YrHlO4TJIlLBTfn9bRwHEeX69+jr6OwLnTjkJIrDeu8ADKlqecsWf4Htyh5KXaZbpJiE2vQMutM
QFxQ8l+yHpGm0Kz6QeQ2im65tQ6N5rCII+xy1gIKZSnaT/+WK1+F5DG2nMgYhVUa5VO3JTsh+wqm
fghelcR83YNxY6WUFuaTn7uQR4h9+6mI+zVoTpJktoWAf/Pb/uBwkSMKSxfjURssh9v+FiWYEzUH
iyNeMbO+n1Qx4kxQy/l1TWKNslwC3VAxD70sTq/dre/LJnb9lDiEJlSF86fIh5TKsKAKC56hHfDm
M1iUdLOMFmSfpfWVKS3m1dZNVk4X727BrXP7TxQbgC5MPCp4oia48v2EEyFcUjCgomXwjvg4vHxN
w7krvaYdiWGmi1jPKhjEoDJMxseLkd7Z2fr1qfL7QFKvGSr5uVJnASjBTBX4MCIAoa1fH0ItsDYF
0lN4e0lxgYvuw1sEJcTyKT+7jXLwhEBj7NHQbW++eml7IP4Gr7tUxNh8YZFa5V78/d19MUv55A+6
Dpwg0X7m+Zjnjhs1ueekoEvmLyhJS2UhaZdNJXrt0AXmyGq1B50/fi87cS1XMQw/9+QGqPw7P3Nm
9/wUk6CAPjoXJCLOLDZaulbUUoR6IVfs+7xRY4Ucw0ld7hxFRrhvhE3enQor3dAgjLqGmD128Plz
r/nku2TjaQDfNQtmbMxQvj57oyNeKXNpVnZHtognay22pzU1u7oeoXlHVysLTGIq2kItjEAAZ6Cr
D47KcVZoMLx4Zc6keXjtDue8EDhKlqPg+lD0ozC+b3CTWYCujkHBi8an3xf1IvT/Qo9s4H2Ihnnc
N9KY8a2kla1tIzBVH143dopV+ligxmHTqcSYJK/RXtxEF95lm/YdjNSQ21jqwJaylq7eg/4tGRyN
0nMZ/oyGSKHbSlTdfF9+KaxUnh8C9Ap41ZvdEZUtDBXTJ4pP/Cg7TcxEtp5LxBEy2RKM17m2jPfM
CG5Z0i413ekybmNCn+krqqvwsRVCBq5wqzvVtQE+uQBdfd+Ty7U9buzuekyDRBWXsPY57AAaGjeK
8TuARQWibqVtYSi1vWzqBNhos1ta+mi8n880h5FgKHg1cXG2Rot8okHh8PaX7pVNgiQmPRRWknrC
2kOSU1iHd7g5os/Yx7H/UBOIz3J5QWjda44hlXAAvXlYnXfWHr8rcubB2rp5Co5dewGjHPj+eL22
8Gr0yzZMvMYUGaNGK1VoIFI47OT+sxKKUZ9jRRg7oj0h5OLigK5EkdrMx0rhzdj2ET6xdbuEwumU
aNeH4wPteICX67PuOQqY2YxkRWQDo8FcSAIVS2EL9O3lqaFv6b1Ma3Q+bB0VQsJQI7uh2gSYsWCn
FZqOFLtfQ2KiwCrL3rqsnA0V0f1QzPAq/7Rr/Yxb0qIvWRm0urJ0ppsmRvq/sDVjcePMrTIIbHBb
TXvaLJ/wpD06lVBkEBgBsKqSy7b1ACkFpLoSHVdqdYaZM9ANb6fXH8hTwbYB/KmzV+pwKusNkI5w
6VygTpninh6ku3bci3Y7/9Xt5dSrXChYtHwbLx8U6+9JhLcJKIO7ihc9Bbx6c3Vamtjyt4b3RJdC
q2kW8gR9fWocFZGmC99AtV5TJ4W+ZocicQNeVVVQLhvIX0FLAdPcpOmzSnySiNqPCzB7BKjpIUbz
TMgPTy7j84pZd23ZVWWrqV9fO9i6PyheCHG4ZvmV6QoJXlMYSdwgeEA/AVLh07OU3BMg7ugeTNnf
eFhgFwTubLuaspM1K0/ziH9PdBaW6GzGL7yzKSAJe+H6oVZqGrnf9iHrWVvoC+iue4EDmQ1rzQJk
T9awRsa6AM8zhlQVasFENxhXDL65nOM3uGFjApz0zxk0blUSAfdkf3mIBWUtXeDeci4a4tak2AGn
xjgDJhmh8G1bYjW0G9AYihz912DdXJL0TV+euhjoWUVbs82pwu4fCiTfOw/WENuHF5K7oNM99yRK
n0a6k89tqV0NG+gqL0UJZw/LAMV3BZfkkl1EaSPWiYuf9+t5Btt4VPw83kQW/B8AstR5aFi41fPT
dj5UXEzM0ql0APcAqc5onujKSAI1FlQmS16uPYcIaLatcxmJLaraUP7VDdqmqcUbqHA4bI0I0SDb
33bsiLTh2aOWKEId+6fOLJXcYaXDH9jYiYEablD4ciuKteOuF6W9MDavhDr/4SI5m53NfNwoFtEG
O3iZUIjrN2MfVKZUv+JEF6XxpTDXQR5iE+1vnvTv2x/24S3iPVM4yXxv21qNV6GTdFggVS/nnHUN
2iE3fAHIXXJ8Lg+BUpu2L3QxSmGpl7qREgZAuefSlPdHwdlhcvSknA2vUMsrocx0/91W/Anov4do
SZjE3Fzzd89r4XKRcAx29Olx4QDklkXIfx3ArTNuIgxvUVVPCwDri85ucE0tp7FrKYZb0pLtOYRb
N0tL1p0chX0l3Hexb9AjOpI+nP3lgA25HxLxwWAMPYG62OyhFEWWWUK+RbyhpqDD7CpUGcXLBUuD
x1LSPMDoc6xBRpM95BV47h+euxSfrA3FyCxZTHDrdfJW1mFX8lzycgJvn5T7oV+za3akL6zsHwje
tk5t4y3xigqXFBts7eFaaYgCrrXCBhM0Yrk+BlwGM0LbrFA/9WuKpo0t7xJXrP6fDs3VtbnNxJUV
W5cXyCTxyy1sMi2slT6jVrx1Aam0aeePgGsQBDqurVd0rgnpeUFZqnDUmb63Vh4ZQ/0oDmTRg81+
x6LN4dxaNF7iDAh3VY8PXDQRme4QvnV6IImfH5CigtMo3eNhpSJkhyk6+Ufr0D0ZXhWSuHMow/Z/
0oLKWWO9A0hJqhIv5cqxnLngHiCEXGr71fb8O+j05VDlHTdSGf+xwNYYm1juxozIKryAHvmd6xf8
1U7HEcavIQriX3YYe9uEjbJT0O2v2OhMZxN6WxIeLB/hovXfLgX8ME6PhW5fZE/Zm2DnxfByzafD
w4wf/z/QPyCfzFpWZzjopxP+bHb3SSMBiw2Os3XE93f2i3t6HyFnd1iDaQBGs2GW/bLLJJDeLlZG
cxwPhdu/WPzvcd1I3VcoNkKabAm7InkIcUauyObYO1nS2SZk76QYdH6hsrCWhVAfUeCiuMqcCxai
UItCbaNjsejgFsoINtsqCMRLU4CrslEKIeHjIdlFEE+hlKpbpX9zP5q6K5gxP8n9wA9aiAEzjFDL
rzjSFJroUn3nz7sAij8f1egyI2MuQ5OFkcl5gwFO3TaXn/0Mp0CT2WGyaBAWkVqwPHs0AGF1JiJe
Y4TLJHygY2yMy4drGLASBASRqflMmxlFuEO+hDjZ9/JhMn45rcnsyAiFXWVGm7ezZ4xcYMLZjKDz
3dFLl/QFKp5fq8Wk4Bn4LxfjAkc2gYofMEZHCPOHjk+2/kqqJ3GPIg8XKbMCBoeyAAzwJqo73s7L
cvD5abxjOGZisN7yMauAGgY2B3574ovAikdlyvU6zc3JkF6mq+PlOHMkCY9ZR5eIC0kTkHTTg0xA
3dfIiOZ7mr5bJ7zqke9oYIIW6UUTBjiHRx4OQsj+7R6tKnM8yBRd41Cv2VUj1qPRz2E38unbM8HE
bsg+WwbdsefhYRbqcBR/pCEu4wsJX+juRHsfUebBlbtDhn/KfIKlYG3oKupebdgurRT+G35Ypeua
tzDF0fwJKCMJfzSF5iPPA+i2B/3OdtCIDGUMIAEiTUJmeYXCe5SUozAc0Ms+MF3P3bYbnUq+UyTQ
0OEZY/wVR1B35GOZk8SKm8BueaY8u0v6SmSBekUixxYmxI5uestY/mbqvwnfD5o4qbkMvN5NA2n3
tFmjFRX/c5d1jGPdx3Q86Yos3QvepVjIwblHsJ7m7ta/Zg4H+/AUmhVjJZYAEFsvEVH+DHck2CNr
p1YgPL60CRatwqInS1e1RLYzIrIvfhHt03eKmVxxSTuk950QdTVOSbopxBfDgYSYJpofVQt6QOm9
m9rz4IjtC7sZdsmctuZXjEbpqEaVrBYL5kTFwXcUVt351uuJYNHkia+322KtVtR2gc0rLcOy3YhP
TlqllrAZxPtEe6i/Zv/1t2SgbFr/3Anu93vH4ItwzL8IsperyGFRpn9qAT3JzAsSlOQxQ0LkcdSz
LFfOARSeXVShIb0UfE1VABpcjfHksdVI+9tu+x8LIEJK/VXA2FYoJEhKqCAHeyIUPFLd70k/yW9G
DVU5cEjXMIiBQhjXTQ1vjyMPyxpLpQgvxUxKWFkdqDvjObyTsXeHK6rR1oPL57hgO0w/Gtlkfm7V
RgcPmNc/pVVcMEe6s8MnV75tChgYaxGop04tG5KEZwTIEvAUhUUDzdyhIsa9tGHOGUBldfjCN7rr
prWsXoTyqoyltwg5g0wdekTVnXWhGq1VmqDq2EXol2CwBXfmtmMvdtLZEqx4X1m2HamaxZoblY/6
B3GeMRRoXhRJ+chZrlDYpMjv76GW4pbYpGyCjVyNNsMjih7SddgwRF+hyHYknF77WRhINEf91LYb
Rkp/9j8l2M9FBOFvxYGIXsDydpwmSJAGW/pJQ6aRXVW08savnutrP6hN4i+O/Hx/ZTQBnUkY2yL/
51VV5hP9mF9GOLb+UPPEtBRkWV8mRKlxxUvWw3olj7vJ0HjhgZ0pGevtm+pTaFnrkpXifT2f7gmS
mxb2V9zY4d75QR0y39QAFd+ZxZQOCwhc4+DK0n1kylgtN8T6xXKovyF/Xi/1/wBi+d7ZJFN2eoKj
YbGvyAYbN24FmCNDbGrKOKg3m3jX686HRV7ETHGB9bnRqb4HuFJfCfopmieratETrFmSDp9ZNMD5
i+TSU+sjceXL+OafMUtCGwdelOLcB/7KOq74NMIasd7fQGHK768fNGAKI/J4ovkHwPaSbBpAwpgE
dxlasG7lOaDVhj6Fdkxuhzg7yG76C4zCfWFNz6B8eBW8xekjfqxi0kyMNBuXMZCf0FTrHIx8WF5F
GxO1cmAKbm1Ohoa0x14SK29R0QsF6xbQM8t0RGcqAfMHJvhavyuBAJNkYzymX33Q36iJKieMolP8
mSVu4B80htdj2AIJK4XSZGZkN6DdxBGxRK/9Blr0UzZ6QdCnw7Fbtm9gsFVS24v58JFV9fOYHtK5
IBTHIwAzt9LWcK6gQlGCrDBjFQC5HoVqR2jCpyK45AMIcVVb12w54DFGHqt8pizGy0MgLC1M9cyX
Ld9N3tl+Ve9M/7sQcMeow4668Yn99b+jg8wn4ogkKm6rWp3VCpTh0bNQghsaFY6tHq1Pww6+r3XV
0XxSaVSdP41XRjax8I/5WKqgX6UJy7dVbU0xtIRLJmquSwPvfddRsyhnt5iQHCHJuodOdmRUA6J4
8IGBIk9LB0pOGbgEuxO0f71J/fxDfQEqxZrznPT1f8nWqw8gZmbOtbcJXShQyTcY21QplHx0gflD
YoKg/NwucFP3Gwzt27aIbyOFpzO51cHBkOi2neJT3Mvw0em/NB3gnpz52uUoqmeNDfuw4jrL/2K3
i6GlmIJj5xGCtutmv95YEQjZbUh4x1+OomuAW7M+n97rFTSfVRxZsQmGvCtPZoWkNA8JiNJgQUvv
FTrfrg5LhK2C3cCjk8xOGcByrdCHq8C8+d/6DryXrHoFt0O7J6we6O9R3GK626YKXmcbO8FIb1A4
/smFrYKStKcgUSEiu5xKxyh51zsfhWCW7epHxEd83FT4ue5o3Lm3OFAo3HBqYFAK60BUFWzwJ+O5
W/azJB8b0hwGba0pVEpn7pvI4gOg39kNMIMhEBhY9BJBQA/6qHZ6/OHEeBb1Auzf3fhe1bdHPDLz
iEfKuJ9WxRHbwmUyEvwnVwxJmiRdwk3wg3IWpDG4Ex3A1E9XbnxawK8kGiCcotlk4+RTrfKwnry8
17wU4xCKdmy/zATO2g6UAJRsK01iAd3Xt53AlnktHdSlWjuxCjSGjuOqng8xZ9bJiDa77P1kDaoc
ew3dYnRSkkqPOYgcwMEmazfLZdsjPZ/b6FgLVCWr3y9KCkvWAQgEeLeC9Hd31paTGTqEKibK9J1Q
h5pqkEJVtvG3xrMjb0Wwcv0bPMo/UuBmlityZVHxT8tyRLVM+3JlwlTIufKGQ/qTipwJts1UgUwq
FWbQULox2UkJky5vQY7f9/t69RC1APl6OeUgnxkVPHUaA2PEi3Y6h8T6Xa/t7L08bzC79/yEaui7
lC+c04OmMjjqJLSN0xN5+gThaJDMsNZGoS2p2AGFAUg7Xi+6gJKASGxEdaJoOnEqJU0DMsFuOAAn
rC5Hk5+FQtu/1WV00m0wPlaoHnCnhsQTJbzk3aZ/hEjNIMlYcsLivT0r4PRvvAO7n3T0McgYmLI7
o8YNh/YsSw0Nc1FI7mV32l5MAG3zdG8xmRsEy9ujPV9M7L/LhyKNYemMhl+bNIPZu5ufnuOrlZKd
j1+zDNA3jbPUWZOI+UKPgiCnc9xcg6M+RHn1xibWNWE4xvQLdtHE6NnX/0bAZ8SAp8iI2vs14B06
0snPajliGeSrlSPOO1E4fS0dxnL4YuKvFN998FkCqYwrGwnl/MuolonvGuhbin3fhIRTc70xjR5e
6UK+UkiRY/uODs7n5wuawUj6Hhs1/H8spYjhCqvPtc/27EiprEOxo/Xq/S14ouaWIYgXmXyA+rwk
Cl4u+TcOTKUZk7BS4Gd+wRde9lPTXiNcsNp8x+Ym4iitVjEXRxtUfD2zDO2hKUofglMJMpdntxth
5qjG5+Ax4gk6fiQTOIUkqwCQWz0Z1WuuAUjJhN5ALjLv3AZNaTgSKUYoM4ojA71p5lLPj/jMGNnc
ALVnQ8LsdBnY00vhucSBNLhRnyekYAfsq/+1H5LUSDnSzJ6B4VJUjfP7W8FreJZlfQSBQHqBDh/U
gr4/vm0Br7xWnrinhApQ49ByeYVgWFwbiqqEu83GZT6xNK+RCGCPeN9BKMuRDDRGWl3VDAAvBKrS
S2+V30S5O6vMA5YTdQpTko+zF4MtVPU27DewgvqdLPSM4qz0NWx/P0C2KcBbDgjK0tK/EF2iaFJI
EBLU/UWf/qGF/g762kZuhcxK80k9JaMQsCqb9508B1jcQnAH+ZCWdlr7Jw0riOr5hBq1pnbDaQQs
5yzB78vbbEGomKpGNm8D9fcgCKdwlEISlBqdc8oC7Q3sAu56Q5MuGAG+PrIrFUAmvVkqv1t9kuhn
TBxgM86OZ15S7yG+0bRECx1HjNVnefLTbqpa1LL37sLY3sVwdsa4l6eBZ9huZBKIkeha2qVO5DLX
qXJ4aEpeVkATGh0OTZSnZPRkr4IXDApOn3kLU1AlSnFtdAOca5eyXRWKgXogybYdnis2gh+lCeCC
2b89FGVtGS0h+jpPjjqaSkQH4J4rH7pygiASkvL+ctUL4tJkBwLcIgollZgwUZHNmXctTsDZFD8v
m8wdbCwfo6aH/hIF5YlKJ94EpP7yrpvuwldABAbi+qIx5C/XiYQRzP74kMmrGtEC46SujwoE71wi
rzQQRK850E54yX5RX1Epx6hIOx7wGKYkwkpS+ZYZ5zLSICNTiReZRVLgh2XyMELnnGJyxBIYzAOP
JxEPf6TTiakFwboRyTvhLT1ZtXWD0gBkUqvnTVhjnhOaeKKCTKUYtBD4N2DI1rErYIXsTAVWTVV9
I4WyXpIpKZPf4+6JrHhEVUqkRACBDyBYEZNgcsaHdalkpSZT48nL2/taS+uJxqmpNcBlo3dOC2ka
ScdbJBtIFag1Utvn4lXMir3i1tB1J6JydicARwdOysQ5GnB56WR2F1Nt8ffkK8zErMlpn0XhJOT8
9kHXV0MEW5ULSCa3HhaTuAnOIDAG9afc5sX/96KJDjsL9r+Bk4jNdX1dFCRCU795JCpco/KrPY4h
Zbtqe6z66GXbnIakyqfk8DmEEX05NhbJqZQpeLJeHT6qc2hrL5DR8Y6tJdaNILHAu4vQL1Ip8rZp
GlmoEuTxlm/FKXGpujSzDmgGML2gDWMcXUgs0F9dE7lzIyllEg1inyJF2SDu9ytrqU7nakShJgz+
h0KK/RXM5U4e8eJluoxg/1XWqrXmHq3cDj004BBHJFoi7XZCmQiiTq2Rzy2OmtoDMHeyKNPOOmJy
yiGC1Eonc2mGy3tZAjcfUxMX2zJvhb6CvjMzZ5REpIHlxV43h5x0N6n/CJTW17YR9PBQOtwKaX5t
CvTGy1Zv9ZcUrw/AgN03ou93pfwfg8xTWly2XjhWcr6+7opGpIMASC5319mJLC4N1GNmbotvwOjd
t0Ll5p8sk5CH6+ZUmNwzLvFmDFu/Y4GJgjM4fYgL5eQblepEBkjSkkW3DSUo7MR9gtgbLTA6Cg1j
+H9Cm0KddfbnJJlmfUp2dOD61+xbCqTLdKSZRpZIIh2NIOwIGallyfMFU7sJOgvS68qzS7s3o02V
gZfjk4Ip36F07tm5w60WyBDWaNAb1vc73HXp88C3OmZG8uq7U1F+0JCn6uteaVt0PcwQc+0E9wXT
3ADtal5IbuG+iweot/38b79/70p1ZE5NeFIC78K7OITUghn7zTHos9tLOm+pNuXB0u09FLn1fWNS
KH/TxbM9fBfa4fhsuqZ5t7JraFmFbMKdfRbzOuuc0Vj7i0J3UODqCB551NARUN/Ko+VH4xINECJk
bFf13Kk1CvuWmrP7fBWivxiUhbaPeVbEAfg9qjPzwyX74W6HCVkYbE9Uu/01InLiexJ3YnDqDer5
GdPBgM4a4C1Ef/5QxIMyWRdXDiTEkHtfXfuQ75FlWy8l0MpsckB4+ugdJUA3+DJbeYosrfzBEO/V
e7cvgoGyRCK9BlZFXJ9biECBwq5AYmxYOY1IFgARnLZMUEXb7WO0j1CqGAU7Rv2Q5rvE9Otqnw3x
3k7OIOwJTZVatMBp+1i0lG+ATIA6/TDOBE9Pd77clCs0aABJgi5nCfUUOTqZ2vuNkc6dMZO2wQrF
splF5zmnD5A0mKriXIQSQsJWtx1gh3VtOWLN8aOd3O5XD/gLbfk+Qi6+oOXJLkcEGzYNhA5+2bec
2wBKV2MeV649Xr2IHMmzEbnoiHVESEbxqU9dgjOVHheEEqWMD0m+wGpItINUL7gAp0FM2HAmE/By
zE2FMihoiXr7ZPjHzmH1AFZ+R2f/IxqF97fPZLvw61yiueTR7mmJ+IWV65Y5WTaCM2J26P9r5m3B
mm0jhPrv/JE3/A1mIgDQRpZqhc833Ae4JEKQemrg1Iwp7HptI8K3KNsgrBZ7nLkIgMV/9eF+0bA+
ZmfWhUQS4mfDM+RDw4XLkFu8oLdJPCWBgnFvpU7vTCBFaO4/BDVBoRI0JiTjSi9pg10DH8Qte37H
izV+4erRaS8EiIgIQ3QASHY2z6GhXGyukcAdYCKsqGt0YyyPC5VuWrBmoGBqyMHeC+00d7Rqpw+x
cGjWxP/Cck82ZpvaX5Bf7VhDkiOJzSJTUgcg0VCW3FJAovhgctjN0ZgIc9YgvSzFr6ejHuZtSuf0
gvyF0hWJH/gzp2OyCyaN1IIlIm3z7YvsQ9WOPfCXkW8KtmNFkHsBtEnDKcTZmUBv2VGax7mjfo88
7Dte16NQIYfUQOUKz/y4WpUK8FCepZwo3nidtHOVq5n3rUb+/PFo2ZvE38GBWT5Ur3A+DfuUu9+8
8krvOMm+VlgKl/kESgZrd7Md0bGJ0EgA8myhmivrulS8DGqGaRvxodOmNH8ma8NrNaFjGgwQeJkf
5UEK65gldfCFQee010XF40DZFnoLy2N7jGZhC5Jxriiuqowc324Iql+jnaVzKXraD0BQhpgTwQdN
6IGzG+d2u6ae0xBTRik/Nd7jO6XfV1p9De+XQFyonMRcyPMLfZrwFUHo6kfoec5AIa8C683dAs6Q
4taY0knZjHAhMxvzag0pjBEzzV81F/p4JuVHV83UM5mdrNegdLSNA1LjZWqoTugv8pMhu1zx+BII
cbGE7h6lOvoEi/WGT9pDlEOGbybYm4yQ6M9n69lubwjH3ysDbb8zYtAeN3ThqVPsHYVBZCygok17
7D4PfTAGhb+KHGtXg0hoK0xKOSCvKtwV0YZLQKvNiKP3SL7yOJlJcn11LRoN1UnTxM5SZWn4my2V
G1jucgl8dcf4CgF6LMpPReJfhLyU/btW4vSQD7rGcpwNbMLH0L0ZrftUqy9OXA7798BNh2SRkzIE
M/0ZqnNcgUjmPUWgI3ABuIj/LuU6l7G1TGvvs+ut8RYdNjBgmBi4X2qDlWxGo6ZykECo9hcbUMHQ
AMHbYDMeW4jqW6plrJC9ptZIGZhSj0blZtFooJ8TD9DczVfJ8cRuMopnuhH8v3L8h7Sr+jvxT3eT
nzJ1+tC+O8Y/crKnuS6nN9YEsT3kxWrFqMujou4rDqTP9/BlFypTUOT1Q7coWT2KGDqnNcwo9VH6
2zljPHWyhHifxqNkSWmw6Dayrnwlh1qXoW4kETSajkNJILIHKZZWqpj6zChHU0fxS9kOfffZzaMc
3ujjmBgfb7AuvBajlM8oOinVBaWBSCFE6h953ijAHXxB0/zvmcSbBEVDDIYD8XeVb0A3Ic11lh3e
FRuba/fgwJES/PTzj7g1cSZxlxU3yoOVHJddQpbvgtVlcdMGpBtqMZqSzJV8EWUBW3fm6LhqxJUq
3PS9R7kzgAXP/vRGrvMkwJaZO4bw4BsmZtUjDK0FMT+miD7p2FEDu5PN6aNjxWaKUArFAMUsWRHj
6IzH8E0w6Igk6IHgf7nq+raQm6yTSM1X6wv73fY5InyrmuIXqMwXcDlgIj1LcCPglEjzTZKpbVR0
oipdasA4szlY28JmxxO4SuBld5V2hY0hOPVTxznULvkRZoG0gkw65Fu4V4srk/NLxfSO9qUhNawg
G5q2WAFQ2NQnqvRuEwuJVnH+KyR38O/0AILzqtKGLciqPqkiJBGzM/yyY2fgutv+8+pt+FKuvsec
ZNkjSyRH4EyHkljyJkn3bO/tZFzb7udQs3bgJ8Jn5s2k0Ea3rjAyK0Rpfehnk2bRBVnkMKyf36hp
qq0kGTPxs5l0+RF6KwRdjWSw+s3wvSzH/q/ig1+3hHxI38NzDLfMMEbiWD98vt8PX4XM/JQEhCQM
dBC9WBHk2FRwTZNflLPRuK5ZMmbg1/w7a/kpC+ufuCdN6VLaFPmZY8UjSx6566eiGvMHJsVk/cgY
IGEitsuE1FG34jxFW2cx1d1uazf3qVydQz8fatsFlNu/5aYKe0//7tgqtjYsQfX7MRuGH3O3Vty9
GzNxxM6mIeg+nqyGRXlOafL4bE+cAv0FRvCFvAQXnGO/idxXR6/xIq8ipPbm3vQ1IWi+nqjkHff8
dvK88x0wvZESaGyCGA6zKjDecB42eGFp8oGSQmLP99+y8gmCYRZOaJtX4NNWWZhflZ/q1FJ4e2lU
PK+/PPIe/jScPQFJYZTc0OkiHTuwe4AKXcCVRLINVSoaBwS/ZxrhxLwMx1lEX99/QkIpbOgXQpcR
a1VyOYDODmN1/vyDQzhSXdGNTVFgf3VluVeTSIXpe1Ofq/dzuJWMXBN3Q0Lu/qorQTlcXw0T4XJ4
1rUYyJji8FDS6AOUCv24Ax4Nxgp7nYwJNrQW/HQr/r6ZlpgeCcNMGDOhw/5z1gL9riJq8GT2C+hJ
5jIGGu4FP8CJPgU8dGTS/hnLjnjc+fUkKRQoeT2G2T6a8V2NuKrAD2zIytAsgoVF/qIrkiGrynVl
RwlDBPrQIcpU+tJxosuwblZGYRtiSl8BSFyCdtiuezXbdI21uO7rFLdtFismKvbDkPbB0nJXyQFc
OXkSzcN9ek3c2Sez7RXtcreeazNSXkEiTSjAAQhyuagtTaFZjnMAqwv9JC5k48t7C1gkqyHgMdsS
1FcIn5jdS0DgEC67FsKbxwgBfVrr8p48pHot0ejb8urpfrOGAe25ZZiGjHVu3qE8BFbjxhZGhY0z
y/bU0MkRRQLryUcQd28/8LqRQ2wPIfq9wS6o8cw8igB5/1i7Sa+c7HTas0rBbrmxZRQS9JJWQtbG
KyYEUpzJMNLaEVvGB8jzSlqkMbth7Ej28qaZ8BbMXARdQf1+u1N3sGzdRxDfCtf+IrBfxiRWz6lK
aR6QOZ89l9GDQfP8aOk8/smGyI08wU5/eiXdm5llXgEG6YjsQ0Ci+9LXte8g5TgizM/GziMevZaJ
fgjgFAmM7dLfJimvVNyiBvR8O6GxSpREzKx3jprbr90fATIfPFYhEVarKOp09EI//pBmDST345ZV
nBqS+XeX9CBvAXaPi6H/nqVAfNdeCoZuYgPIIn3QGsQXj7nXtgejUE+dNgx7o2vvh9WDlhVCuLu8
k4rBFmCV/AVGM3gKO/Op6opsM8eGZKSs7mlZoMroQJx5b532cC5SeLbA6guPCKORekSvWXu8XJ2h
0u5wrBz6kawUKIvVKhSiez3THu72uLhzXZPbdqYIuaNEYk9Yw/wO3o++PBXpFF+Gbq/0kbaoshxi
+s/R58GQxfJ3pCLg/PgV6JcOcYJ9ztcPk2ytJNndRwNQElmr7DX9U0smkqDEtWsuCfkLdissZm6Z
bI74c/MP0JYvRGi4iPTJ8kNmy7v81l09YYlQnrtD9Rf0isiR/lAa9nCxu2lDR78L+qQjDECA2Ibu
oqLtcK0jrFHF9afAPKFVQVJK1183+WCN2sec10f07kiGf2iUhws6OFjdeBhFYeboSFAy0xHXrMXY
yyiw4pcvekMK5hOL4FlxiRWh9dL0WTWuDQ8Zo+uSmvbLNp0UQ6wvLIvqM4ikP4tXwmVjvleJghLa
q9B92E79dG9S0UL8dyNWAsdEqxCvxYcVIX2GNkU661GYgjv206mP0a8NIYYUjMx0w39eqHrC2vuB
I0v1o+GH/i/ncakw9mALXUaBPPy3DNVgpubUG0dhjpswqQmpO5XZLJUsH3YKKoInZp0c7FH/Ojw+
fi0pZsntf0JkChIH4aZat/OuVNNvsL3CVSqUU4B7khmAOUrT7UxpueiC4e5YO49Dav/fp7aUundg
ydjF+0/RCcgaJd5SZuwSBz/U2Zc3z2xZf5wkx7VCcRWUPnxJHWGv1Eq9YaF0ln4Dv+zJZiRU+fV6
q+CZgVWHJphndlu5FW/gxgE6SuzdACed/DW6rnrDwM1jEyxRoqDqg/4spw4uzJ4nom7JfX5l4wJE
TH9K+vRw7e4c10yfyVdffxkBAWUP+mLzn3telyedRD4U3//WTJaytmOVhgbXHHg0HA5np85ywRsV
NzUwef1LYd+czaxi1A8uT4EnefFmid4olets+l2/bBm83appeqBdg7XVJO8373vR28+JQt3NW0Ah
4fL26LCUb7NiLrTmv8C+6q9P5TdWD7rXBlfvZJv0VrUq3SO019BcSXMa/BjfdVfS2Knn/FrFUpFG
Q5e3N1/L4a502zEj8EP9B9hMqgS5rZfLhFIFH/vSkxXI74ubyrdScMeyneMELG9dBSDS8cvUegnU
6oh/OOV38hnHNGHmLXbz1Gk1W30zXKwcKpyBdJ/QDrSWHvqRXysba2oYp1m6/LIwyGFwJ8Js+C+d
fXymyXuwsxKtgauOY3QccOipn7ixzrYBWXz2gYXmbhUp0rNNcv1QZYHyZIgZQlyaU825n8H+fJH7
0JErS7Sm4y527FOQL4vuhPtczoipj7ofJzNeGf7U2P3C7u2OzUzbh94VKgdC3w6ubsIzfq2PnHmB
8p17dUgEit777t4QmWZZyhlxHK3/YRTAJpxDDERXSMVcDpZiMuu8C0f027i8qTKCQ/ofxreAHRi2
pNOskdxup7pI0d6bwUk7mH6st6ZLN4sITcIbINDNOkO2FAuvRvuExZL3gbOTvymvAY1g3YbMbe4H
wZPjaB2Q9IlQQb0w7j8dL5SxnV5ZH4qrECBRdpannkGJPQn9J9+58KFUfrPFel9hzvvpjQpwgT1j
WXBiKBOYO5kZGZy0vNPtvWqhEq8FNPcuPtX7YlOh9lUMz/9L4mxNpxMEjuFcMImeJ/4f0TO3AvLh
xNhj56sewSaQPkINsfZ63t/M8D+mzeJyvavJPhmccE9HvFXdtrPqu/Ybd4mZuqBRCF4aUN4Ts9as
/BCrgiSTC3bU1fPcjfVjJlnu7yhpsF9aZE3ie3C7nkCX+lISKSuaSnBxjA/Ddaafk+SVn6YVAXcM
tSWVe2RDZpOnFH4qMolPHa+iBF5c+v9aocBLKSyaPevqRMUX4aVGeOvbKpEOreiR8hpKnVh63J28
KQIsRPPfbcCXjts4O440lh6WhRq85SHcSQsUa0yn76HErPrYJaAIARHoeZBoKu9XNQWYgoCCyBEV
u+XKgz/1BZq/HadzCgw28z+uPM/22rCAMM7+RhIBbjpNj4+B420r0UvAp1GJ1EOmq1smc3pAUnn+
xWeEQXVLMIlqqaa0Ev38aaPzPh/xPm81ckH3Sh2Qbrg6j8+lDflre+tW+ushy6CGSpn76Hg7KOUm
R0sAteIFcXPEhuF3PNbiZ/VAql9v25mEBdY5Wu6yTp2K2s0aMx8Fo1B5ylHW5CK59IRTQQNqqQ2v
cICDDQ3f8+VyTo+O7ManDOE/TCNj+U5sw6CsHk2Rh2Hw9NBGDTv1GbImuCyCEwSH6A8XwFSoLycL
v17ViJuT8Bd8evkr4s6tBHMvvHRbWSW2Eygt708GmQJBz6em1Lqrvw0ExVnN3PWzKPmUaV9ddvOf
6oeZcXYdLuEuqd9pdLuGzgFXQnMlQPVuDkrdO6TKINzM4XMy+YDbIrfV+2CBnMrODBw9380Pq4U+
hVhMosfwd9lRj9gN58FS8ZV9nmU0HxipmusZ+/RSbinri+4gjCnUu0w8oipHnHyLi7uTue429+JH
KhXZawhL71GeTM4sdWtaAFUzl5tSaAju0wBeAiJVqfcCmyq3Mw0I7Thf68wQY0ZVZmDO2/x9E+V4
jP96GjW4msjasUR7JvhPWCL1C2COxLfFl4ovyKiODd4T7LK7z2H28rYTqNBzsYp8xDJkAtVT44kw
+gDte1ftB4dfoh8l7jdqC13FRzYcUH4YnMYE6UrOZ0cyYOr70dd6dfww1aU80eDQx3PfkjQoa8sp
f+5OX4HtjJlgybictFViD+cnwjKV9VmLkhMT7d8N2xfTQfFObSicBebcK6eznkgpjtJRcWxNB4L/
QWeR9RWU8iff4JRXq8NX5IEFNQ/jEG9eLS8P/eThJxRP1u41kxGWAXgIxF7vzNviwQ+e1iIdYcdr
xBkNLVRZxMWnaUnOILjNRDsAZRXND92Z3ysfT5HKDFViKInBf6U+xN7feXeT7i7fqVFYPmlzaI5D
N6YqYFvgng3o2s/ig2Jt47V7pErT/6Fn4/Ft64UNMP8DSD2bRxOYS809ci6C5TRz7/lIXqsrkYVt
DZ8GuPG8LC/UmjpbsC5FxeAiUTPNFgLbs6xINBhOgDWOlA3HuF1YqJqTprFa1OZRF8l+ZeH7+hgL
RAbRrVSTA8XIzPsa5S8/TdmfEZNsEu5WpW5RcUFwRpAcqHuj9IYLocDdk9JQ78SW9HqrVyr2VzVM
fBuZRTQtKIvC70W7QWDCnv6kq/B480DBo9F/Ob0ypUA1pO0EPwDBVYPqew0FK9//Q8POV+BlENmf
nmM9mvtXFeHpmX6y1nWJV3b0jrq5bNyBU1/e0jm01nz6Y7iDT6y9oIrnuoUq+UWcEdbVWhs255GX
2OTeGBrRzts8jL+IICyNvB3f1TmmCi1uh2Gnwt+rqNBc5rmczzPrDGRh4CuHknCteVB2h+NsC07r
XuYuorVSQ8IYTwToVHJQsk0CTNBaa7vOMiqJ5DO7ZYG7bXPRVnGWyzUWYsJz8Z3KmJinLnY0cZ5s
EK1RlBtmTlaA/Q82u0gNWo0hkVDOc3UA24BsZbriwwVZiPJcmVexcFNbgMxpgMaircFwK7fRKLsr
gXBDH/iiC0zyZrX7YwA2KFy055cH4Pmy40YJRhb4kWjyasDOCZlO/AXk2oXbcSHiWSIcZHW71Sdc
f8WHj/Dkw8PCo8Nr66amDcCw0nwG/8QlFFhMXl5YJOvIRLA0CBX/KSLfh9tUiTi9NPlrIFqvObUd
UbciY6AsrtWkgVlvl6cjl/FaY8uzcNF1RGRwNOBZMQksa7oKxFfDw6EQy0HFVzPSMfNFxIl5yfle
xgGItGyB554ru7z3fOSsJMiYU19JUsNfd1nqiylEaJaXF4/tDLoqJla6zZDkfdAH9QkJLQYQYubn
5YbiVxTpQcExEI0suiUkHsikS4b5svpVWmKEPzWHrq0hgA74WyEH/7T35sYEk7Ru4Fp6Q5XG/SC/
TOsOXU1+INlv511DeC4aQNyIXu5a2VqTN//WtXKXWpG9H5V2RedbMi0xciMDHnZRg/bV4FVodyRy
8FWtdl2N0CeiPR6ZEXszqjroioV+wVDORCOIbPT0D9DfrQH6jbMESGId139wJItmQuR9cMxpxEeJ
0e2iiuGo7eSmYEVG+WcF/5l6Y3hx8PgWIkLcFtrXPD4iy9xtloFZlAe1++QSUYY/MxjuYTa6RbQc
FqGJ5/ZKaJy+80tF+BAWe/TnCjnkdNMbj/mEn8sS7BcOV48nLWZYLi1/iZ5txe69nlg8fqy+8MGF
cmghL7OatGEbloLhdqs+Gx1nzATA4PrAhruCqIwb09O153RrPptQ+Il2lQlj/4+HHtjD3VTUIloR
lHciC8A4iN479z0DxdOxuLfv9szXbi9PatoTfSVV12xnasbtjqw9xEwAQl4YpaBJx4Jp5lDItP7K
cWRm6VRISmrRIUad0rnN/JQ3ju87C7dgjS1bBkuFuAmfW2knw3NT+U4mZvMDtX11UMYv6nLvPw4s
d48Cfe4Q5Wk/tK90i1jV9rtBdKMoPYN14KC0byQ5hCN0iZkIdPKIrMWADA2yffYfTtzQA+2eRAJa
BuqUBOBkOZreR4GyS8FTkVE6R6VZfL2Xor46SaP7NkYKHYzOHoPeBvlSuUveb1m2aAEDgewiv6bB
UMxtRVnjcRdTDNaA2SA7GymnU0IrmBADUO9zw4xvaMAcBwAx6RyDRBWzZwnvrNwXclzN+Vr9UI/9
FJmO7AVqnAwc4UAd/RDwrgsRXFitw+JNBpyN9oGOIrXZBkktPDW/IRH2fJCcqI9MmHYe/mH8dwLi
blDsJ57SLj+w8+bejH1AZVzVR+OHeejWsDLK3ak30Ideo+MlNsFBvVQ9kyuzlrlqHf32Vehmhisx
xNsI0/qvbdw+lGpsnUuClZV+uzAyTWu54/6tWQkYp39xXUn7zpJemha36BVAefx2URhVRgr98ZHe
XL+6Adn5aDUbJ6+AWb7lnSPJY/6chU6j+657ReA1sEoUwcCXlHG6RglumUkBtXe8MOtDHdaXe91D
6+HYrpjTBnmhDEIDjN+g9VWmGRvCq/L3tVZtDDebZAS4Y/r9GkYsQwG7jKWwthqAhgsiSAXXWhV/
JXq7qSCcCixxaq/pXTXRQZg9ZVRHPL0XjP3Q4Uh6BWJ9uDzACNJUQybHraZvBVWxRn27I7z8KHqM
fFNK9P+Y+QpvAkLSVcGgmfKxZXJJlmBEmR3kk8AQu6aGFT8OSVtJYrvS3g59cuHjWM5mutVXF3Dc
qUNuXVvC6GnKTHf1foA0DIXYuaPmkRhXO4ocS9Dks3i5WVF50tLK20igt1YSPVVlvVQfKYtelw16
Msd9ltMeOX1TWgE8k5vgX/57fE2WpwLi/uQfzH8Cj7QOg2zkmB3jmy6NFwIyomXxASyfng9b3gBG
sf48KAxrkKAyTiZM1xecnSzQSe/Pdx62ZAL82OTlYwkGO9KRSP9XPB1gTZU1+DrH7Lgb6Lq+01lU
/Y2ge0nS+dFTMidCLm1wtsH0DKpfUDPyRAxQjHpT7TnBV0kq3N3m3AD2Tgy1ZeGKFgLTEpg4f3Wn
Yynb/0eEV1cOii6Kl5CcJ0sMJz9EkJ/ihAjTauSOvb/Q14ln2r7UwCicAWqJuxuzWUQ+B4nfq2qs
OpNo9DFeCRP+1lGKDzUi6YlHSd8gmm8d2bmmNrMw4aYAoTnbPrm66XJiOxNDYWuKY+PzQ5BXfJ/U
oGcF8n8xVpM7JS3QBJpkgXVj9Geq1FwsL53r0J9irh1O1EgaP1rs05Lq+EB1c+3xJqtTsEbMJDtP
pk0x72lutwRBMW+KpJAG2RTWeAsOfobJKOdXgjtAn9+6Pd53c2ErMPE262KUkdpOQVdlq2iGe26y
lWMC4LHu02hWFfCG5tvIWSx8ym/FBhwtlMgznuLyypyrwiXV/ik7K4TtaEfOWJqzzuDpM9BiKgtq
Ig7vTGFQ79jCEE6o2XL1yCpu1fqDvbrDwliVl8WytTiAFYe4+fENzuaOXuGdzb2wzeywP5l4q898
kj2UxiSwwb6KkzdJcRBkMFPk+JY6IlqjhClnuY7RcdQ3SySZCyjcyPAFzNpdb6MlQNdaJNi72M6D
UxvL13N8Z4BKz4/XVH4YWRsOPHqrdps9kxV88GYhOI6YrW9fTnW19AbRZTuDJ61P48WEhLaUvPhc
fKmvFTkYh5tqtUNAmSPq0LKyJvIJzaE2CRHfpel90SrIECIE8LH6+2OUM4J/jC4v+rS+sVyQq1rF
rmMaGULG2eWuNyM4wdM1iCqw6wu/uf5fptEYO8r5nJ27oqeyTl3Jt1toqanj1qrOQPbUkiQRj7dB
kWRNWJ5TWpHuZWvOW2BvaiZrCXo7nptePzSybBpLqlNFkUj7tibeu5MW6o1Cfl9kG9/tt1scNqfX
A4tdMJFNbbzP6EFj89R/ZkZBpLM0P7pJfc3jHvpt7bhyP0Z5mLNMo2YmBtDOV2LrdV/Aj9rRppVk
uLDHc5TOOqu4uLZzCiCKXiKFX+/6pyKmIHlpyj3tdoFD4BjQr9EeD+9/mnOpb5zlGrPBqNvx1iXo
EmVVYUE8GdoaSbNzh0BrlQ2/RKTkKk0Jfi4JYa/zAXrHBx3Mm813QDKawuKJMBejONTEQFK9bWrI
nfjUlmLEShEqrzySZY5UMrPqYYKGnmezt1C9fOnLmqzJUwTcIzEptBwF3iQstJs99XxS/mu1Kv7o
f484qltUZWDLmqVKYzZw/C1Te7fOVCKyIswrKUFUsHPw8aJgv+Ai//H1r4+nY79umMYeTTBHhV1X
spO4gPpiH+8tpn4Lg/PuEFzm/DQpUOg0PxXUcx6/viAnBsCjQ+9KIL1NE2h0ZRzz0o8YnqPh49Pg
lJB8ri7GkwtVFD3XykXXIsXojn2ldLa2vi4c9vPOFXSN0CYsu/YykNRMC2zlcii+1qFjKVBMhBEA
G8AuEi7yoP6tIfVPKHZsSdXgSHH6CO4vN3y5Mx66fiMJeF4o+RKAyEAFLe0ArIkx4lILGmgSKxKQ
Tooe1GZS63vbgZ5vhqcalwgkYTfNl0K+xWXgImDq/VBrVrCY8Pr8PTZdw9N5OLxYDcrz1N4eyF5g
FCPcLRSADgxmKp14mYNjVh3rALyBRNvHSr+qDMExdEQ/+YNtJwFrzQtx4WnUDjDAJ+inU7O3EyTh
QiVB/q0S4jVP/25pUKpCU+134XFzxikVLGg23+G5/A6puuSGahvqMxEImwnu4pG+62N0OgQ9CVeh
eahCUbLoyl5F+ushELlNaAXdDRbc//CZF9bVC/xYdWFGElGeh+fBPbUIH96yOz7J6/r/QH9vwz5w
50d/nfBiTLewp6TR0T0KnozWU/ZV7AsfYxFAuTRW0vD8WqDCiwDkkd8fpoxiHpS2is8vSdCwYN2o
crvP1R7nHB5T7UJ5+YJv93VG3uP0q/ky+3WV3ix+p5570Ie3FQCRSr1B5If+ywWTEaceOQHQ4UR1
PeJ+EYKEXC5CtANYRN1fGYH3Ajw9xc8nHhXjHYDlC7+ZyF2ybRmJekJ2MrMyS8fRbwX3udNaH2SQ
MsbZgjuvnVOHNyJMwYxnxjjaGIMAcLu9fKBwqILvtRwDl8g2Qf2oewyFC0gNRPWEKYBaviFvVWD2
dUsUESOCcEHXZpGrnZ86NyNVrcuw7ZxcwIBLeeSsHP8pZk8GkqKyioGI+c7ikO+LYjvWokqazEV8
ITq6z3EaJCoJ9JwyCJKVny54/p9cKTYI/G2NkIq70ve9B4bwNI9aZWurZin7EkrMsGtbXezHWk5i
gajdmk8jK1mHD/WumQu9AzyD9r7eQIlzTesngw3MXMkhIAGTyPd7GXY+gB5w95PQkuUzDXxUBJLw
B+hmavXMTYWnbeYldxW4l4W9vg5ryJdFoOhvehlhKg0drLDihy6RS1WwXa8ZaLguPWQEwg4luNmj
xbcEnYFW8QjktH7YsJUGBd0Zw0eAaF4RdXx3EqhwEte9BTJpcHUym5TvXWm0Qx9uNbecP0QEkx6o
XjF+FeysWj8VMenWmM5w+AgjkgmqQmWw5DLwu1zWM7dMNx1J8w5SRwaRgB5eNt3MAY1EoDK7plxI
O3rc37P1QcNU0ytfPphvC90cgHcG3dkf9i+HSZLfLhED50YzplUAn6N7aOHaCJSoqWNoMlvpY2BM
8EmUs0ANJlqhcaJSwrMqTbWW8G2Dx6N2USxEU8mnZ1o/pjDEjS12651MwHlPySymxlsrJ96Y3UTY
tPdXNQwFXw7KZosV6FNJEGVeMHcg8IiXsx08Ch5HCTYpGsLypQYR6uIsDML3HtcJQXuPew0Wh7cm
SeVyqjMyzDVIrc1gffyCnJqxzran2PEj9yuOgZblsH01VH8drcJ1CV6wPgyGJ6eQpv7AthJeWBDm
fZbBrp6DACdIOMuqT3Cxs93xLYKzd214GjBfq2DDs6v7IJ+vybj41K24uiFhWSPkLX2tFgt9ZbeM
bNhF6k/LFDHESlLJyr9TgMSaA18pGXc0wFZzeGV4ahqABIYj5TSUISonni1WP7mH+8lEeyoUk7BC
Ma15bXy+1lzZJeC098Z5QnN0JX8jD1BHua+5uE1mxkGG7WI4xV/Wj+h67dE1WMUTTNGgVUZvK0oD
5e+9XlwgMArk8eBeWBFE/UE7jq/lX5ZBq0Z+b7ATPQ/3l7vikgJPZt46YGIlhn5UVU202+/QmofF
JgOKff+3PihYYH4X1hQo0kFe58ANyB3w31/KS6yhXDfHIAd5QyZzkrXMJl6xkpIxi83oUJbTRHkm
FaP9qbfwyuBwMgaRYIdVELgCIpgHihA65WrbtYWUabD7XYzanE4BT4y3VNCGneBTvzcQnVpW2IOb
Q4yfOPsCqWIUBKfuXu32q/wYMGYE5HDuF518GOgLk4g0BN2ZsXkO7mIkGgb6n+dm2hv5vqc7mF9S
LmRSFO8rg5C8KUlNZgYN+74H+Euq1xIqQlH4oAj9PPhEreU+1BzeAzRFsAWU8OTa236RhjE0FbZF
FrBAC88bhtwHHTwTaCn09NBCSFp1dO9BLy4M3q5gZfsECcmlUEuOIUenjzJz/TWEH5J4wGx5+M2+
HsyiwGg7JNck9WGEg/7hhV+GKLDzHNzLURu//s6G3A9ZSnZc89Di4XTI38Clk45yTPsHGRH8JoHy
wKG6KeLZfqS+rL6A+/L9vlf5jfqmI3Ti2ufxaHyKD4j0om2206wKCGwTuGDvV+4EdhJHgFdDfDmk
GV/+eDWFuw/dgfj4gxo1vY3XqduGbLuTz8sJdcpIj6LKtqEx9DGCSrOFfxqguRqn34/cEBHIHaIn
ySSqLevcsFFMH6Dh0s45a78V9sG1Ld6LhFwwS3IIoq+8Pfr5DBPtx1I6KHkgYlGlKpeS8jvjVaGD
tBC6/Nu68a/aXWFJEoANLJnRtcYIBuuJjpcz/bz7mdZhCuGbuhfytP5NBIJvCssuj4a4qJhdmhF8
Sju3m2HLiVT1iMR2xZOaScvla6wlZ8fjymotpM9VWtaXi64/XELuNQN/pHGTUfAT1kca6SHQGuIx
7q9Bp3+79WcFIEXGEz2CsE/hvALeunhFgPW8Zu255EqwLMMkpZCajl5GjLQGCOybQ4uX4RoEmLiR
VOxw7OGyavMcZyrpWvJcuKJHwp64Uf7bTlmS2b7dA64+V++ZMFHoV3zMx/ZMPvwH35g82qjpy5cD
WhkSO2MFoGpJraO8XQ2lq6+WGhPilLNbXq9G8cWt8Fa/bx1nL2SX7UBvao46w546JdLMGcvmPZCk
Gk3Bpt+kntrZcwaMUnFu62arrhtNE8FEEwKDuGfcKYtFU9gj8Cr6fpo0w0egmz5Gdk7oOzeScGvs
eqMIyAYD4An3FOYpHCDnCx6McqEoBgvrilEUNrN3vc2oHInfsqba7BGKL/+cy6sx9FCMGlXkebIt
qoIndaUP5bOQCuE0VVt3N9V5tWtvIqJ37ap7NMLPM5eHezUqWPsCHUkFpLKSvBhDfW0cMMgmSKwU
JvFyDmrpQRYCyU0erLs0YGP1P9Aq7HJdiZZaITcxMVMsSLkFGyLZQtMqk72MnESDFdRg28Wp/ZIu
WVZCci4qydSqIV0A+WH9uCj/87C+3jiJ1kNwKtVG1C+jTy31w4o7ROZMZrWNAu6/zJiSj7GPsI0m
2C2fpKAF58KS3FV8Yv8cWhM+0QvIw4zW/hxDZeGkXPPIFdHJWxbRj2f6Jo2cgwv7GJY43RTPb+IE
mNiNdJJJDJp0NhOMIpac7oxv9nI5d5xhqEZG4XSmcY5VSL5HkyCMNFX2OAScb+MOzOFU7lVFZqLf
/gPoCR7wxY1hd4P9iH/z9QFgLytYpyw1FzVQPNOnWwiw5A9QcOZj4nnRjJ3NZpoVRnG7nsr0Yjp6
c1aqTKXO5ykRb3bcn3BmxlR2cxzlLjbL4Xy3Fk3V09NkbGVtXTZFM7BT3xVc8hRk31BC2DPGhDrQ
pTBIjWUYVN+7kAgsdqq2moV8AV9qziV54GbR4TsIcixjarNMuJv71DtHdfX65dE3/rn45ylXD+HW
KKeieMUPTrWbJXPypP+dIZQdWIPjTLsIy+970G64NA201xajivrh385tWlm/+yK53+uOipCp/cJh
fxPcAR3bLo9+78XVAn0aKwlB9Jxm/Um5Xm/+o988y8gi8IDc6H/l6Z/P8phMAdYiAj0NXFMaCKIG
kqRGm8tC6GzWP/mW05sP6qSquFSMRo8wRHsypgfC4cr9mZC0kaBQmV8IIIKhk24hUcySNCobjUUO
NQb6SYCe+6KEpcy39HSYhRw9+lZqVtcChip/DzUHR82uXryuZ6cHh2AKAqBIaqQyO1GHrnzbtCrI
8HKXMLwWmzfRih2FhrKqldQt//t4NJ/cEonqykaQ9a0woHR+5iHwwDXVgjV7GK6/+fbbbExndg8R
pgaV5+K7jDplC4EyNQVI34Vl5g/io3CNEFa8fMYl9N8ILhckM2enouraf7T1IYcnffvQ7cOxW3Yq
nvQuIwGAilJH11bPMSR4ytGond6R3zD6hPTClBmwyAq4G8oyNZzg/dcd+Co2mnTeBx7EHrahnAWE
qeORXFFlNpp5EccW8ZyMV/lb/r1pbRcUeBIZ8FwTjz09oBMFsoCYijakONKTz2t+GrVTzWpXuZUK
hgOKa8+H16WkrKTb/9vIBU06pjw9z3gulo8Ol0MCzn6gV3kDS4Ox7dYs7lC1uOQIoDFv0bdKVkZY
GamT24+zrvO7aZx8bV8MnocqAyjWYi8tXRqwVZnY1zmGpkUivi58TJlWcnnUewQjC3DezuKMHrlg
j+dKhExUoG8/1SvKmUqTjUX1sdqe1xUbfsSs/7EL2zpG3SziqFrQkeq7+pcV5cveDZjWhCUrEb4h
SEICPKO45i/eFWrsQ9FC3F56FE0v0GEW6XsPy8xwyEwGKg5ooh7BjbHRluNC81uWVdjWMZh11221
aCzMp6PquBy5XYKq6TPOyYZJP/vX5E2CbBfJHP9ZDqjSZ3ucJ4Hv8FN2d8An/jfDywl1ASxjCcZ6
AeIHtirJyUb4K9HA090hD2LjaCqB56HUshlCi+cGjBN0xzhHPJhHtksa3/PJO7hvt7zCuv0Nsxn/
dF3hGtCbXE4UIVB4XaEFvu+SqrMI+R8l8QVe/kLL39nut8kGwPpQJ9I/6OwwmZy3ZOmbrTbjKN0J
Bd18eAI0c8F1pIr9p9Jr+ZxGy5ivjEfM8/nU/vUUtGfL3HlAakiPDw+qNnYbxq9uJZB7Ww6/RZ7/
FhwE+s4Nxze3NJcHvmLhvvloCjK4p/O+ge7blwObn1lXj18avNJu5iSS0GoByRKace99KiGDDgXl
cR3So85xMZvhI7uMEX/dPC7cjKkYmCLUbgm/P9jvvav8gbUV6GduACJyZTKKaczpJFmvG1bTubVl
q5gpWqNl/Wq5GXQ8GftTbmkjn9HuNmh+Iq+h7+m+g1HjeMPl4mYqhcfxBmBn5tQg0SRfZ5b6ZtiY
qad8xK/fBLMeKcOBWZEqwnJ8gbVedpluGiA9tG6qdVDHbbOtyZ9fNWluZgMdd+kUr0AadBjUMnRS
oqKZuDp7UpbmxnENL4uflmDaDfnJKRIyKMgITfNx1TiA2zYBru0ioxb8ExkoCB2j+ZnQSqf2In1v
IkhT5NqHlaFEQE9jlNm7Uwa3LM3CIz3OGIRNHzgCaa0i0LKQKVDwgnvjWrHWtVezIIN92fKxxC5w
rOm7H1Yue3Y8Kc8HE/QsVqyqYCbPBgmBZ8iFaswdeF16Z2TXn1YNLL7BM2LtkhuoxAt3BhlZumZX
XcI1SKmSou7DVHowpochq5TOJWNZt0mPWrtk9+BV71cX4YVZlQZglyF6EmsnWp9OM2714K+f5RDp
0gJQmjhmwZUj2zLCk1NJcOqe8h9FkG2u8PWlCxDviPdqfW0xN6Qrm6D2i9iqN3553N6RgmxuZT2n
3cPLJAkMCxe8XQg1cW13hHUSUr16viNIwzCx0jETI2+Zf0ygUHdvoFV9DuspBeCeiWgnRpfaT9On
mC9QXKRiJ/t1JgfJl1+q1ZkBTq8MRsD+ALV6j3El9vhuDiIOnncOduMzmxeetxhxYcBaEwhmrD/s
iHk+rCW193BEp+ENLI/S7CLnb5EO81xzBhM6xRLVBFNH8DXwrtvkuy6tevrg6kITYpbD3tMfs1zA
SR5xPrlnNMb/r93ztvQ8+nZ/ksieG1+nlLn/znh9cWCbFxx4h8H85ub/ebAPBsJu+8YUfxAdfbP5
xVQmxHfoNJGgG75j5KaWlZlrbq+MdAbhRgax+ycW5/wtZXh14Uwd70PoPqV2uRSbJd2of7bjlHME
MF/7ot12a+u7V//vR2lyVORRG72EDYXuRvo6aGOCjH6F3UadyHzoVb9jjQXpno+fTjeQ6irp0jIf
48KLsjOn8uq7Ltabc69LiSUZ1c13prQasJ5lbP2owLbK/xSklJcVJ4Gouh8/EtoCuTYFlF7RNQcu
wp6jT6qNlKOk1v+pBvhLzxMx8hQjyAMr85cs0/m1MdR8r36m+aIa1rHRf292Prf4GPdHVejEs/Wp
HbmAnciXtXYNnv5R0zynkeV9vkKR6d6Rzoq5VPPRYi+f2XuUQOaMUQGH9ka8s3VeUw6V3k5dZbI8
ogi9Esy1x1iRLT0dRgs83riTacG3wwAQCJV84EyJhSn3EjJaswHC69vuQSILDGPexxTejnExcmKh
l7nNy3jOZL6O7KHBVr6b+mmV2kdbew1cYrB98TO+v1+BUMkDcoiJfYMC8dhXmr266bxY/1G5AlTX
/6oE6Xu3t7dj7aGGjP29NoYc63pCnSgxoe6GROtxX8+NNJ9vL3u4FFCtjlI2ASGAG9MtCHA6Y7uX
bBG4FFv4VKq2DJRaUd+CY0zZHwHJVedQvjf75KQnMmwgxW7r7xpQ7XjDH0VFTSTctqjOU64VE1ru
OKsPVXOlZLe9cHPaJm2lf90vTMi3624hp0r5XeboSZ6bjaGSBI5U3rJ/BTWwVD02beydy6tDDQWZ
xOebX293m5n+NJBfwCwYTQYCIwmE
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_clk_wiz_0 is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_clk_wiz_0 : entity is "clk_wiz_0";
end mb_block_hdmi_text_controller_0_4_clk_wiz_0;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_clk_wiz_0 is
begin
inst: entity work.mb_block_hdmi_text_controller_0_4_clk_wiz_0_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out1 => clk_out1,
      clk_out2 => clk_out2,
      locked => locked,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_hdmi_tx_v1_0 is
  port (
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_hdmi_tx_v1_0 : entity is "hdmi_tx_v1_0";
end mb_block_hdmi_text_controller_0_4_hdmi_tx_v1_0;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_hdmi_tx_v1_0 is
  signal TMDSINT_0 : STD_LOGIC;
  signal TMDSINT_1 : STD_LOGIC;
  signal TMDSINT_2 : STD_LOGIC;
  signal ade_reg : STD_LOGIC;
  signal ade_reg_qq : STD_LOGIC;
  signal aux0_dly : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal aux1_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aux2_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal blue_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal c0_reg : STD_LOGIC;
  signal encb_n_3 : STD_LOGIC;
  signal encb_n_4 : STD_LOGIC;
  signal encb_n_5 : STD_LOGIC;
  signal encb_n_6 : STD_LOGIC;
  signal encb_n_7 : STD_LOGIC;
  signal encb_n_8 : STD_LOGIC;
  signal encb_n_9 : STD_LOGIC;
  signal encg_n_1 : STD_LOGIC;
  signal encg_n_2 : STD_LOGIC;
  signal encg_n_3 : STD_LOGIC;
  signal green_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hsync_dly : STD_LOGIC;
  signal red_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_i : STD_LOGIC;
  signal srldly_0_n_37 : STD_LOGIC;
  signal tmds_blue : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_green : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_red : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmdsclk : STD_LOGIC;
  signal vde_dly : STD_LOGIC;
  signal vde_reg : STD_LOGIC;
  signal vsync_dly : STD_LOGIC;
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_B : label is "DONT_CARE";
  attribute box_type : string;
  attribute box_type of OBUFDS_B : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_CLK : label is "DONT_CARE";
  attribute box_type of OBUFDS_CLK : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_G : label is "DONT_CARE";
  attribute box_type of OBUFDS_G : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_R : label is "DONT_CARE";
  attribute box_type of OBUFDS_R : label is "PRIMITIVE";
begin
OBUFDS_B: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_0,
      O => TMDS_DATA_P(0),
      OB => TMDS_DATA_N(0)
    );
OBUFDS_CLK: unisim.vcomponents.OBUFDS
     port map (
      I => tmdsclk,
      O => TMDS_CLK_P,
      OB => TMDS_CLK_N
    );
OBUFDS_G: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_1,
      O => TMDS_DATA_P(1),
      OB => TMDS_DATA_N(1)
    );
OBUFDS_R: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_2,
      O => TMDS_DATA_P(2),
      OB => TMDS_DATA_N(2)
    );
encb: entity work.mb_block_hdmi_text_controller_0_4_encode
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_blue(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      ade_reg_qq_reg_0 => encb_n_3,
      ade_reg_reg_0 => encb_n_4,
      c0_reg => c0_reg,
      c0_reg_reg_0 => encb_n_7,
      c0_reg_reg_1 => encb_n_9,
      data_o(13 downto 6) => blue_dly(7 downto 0),
      data_o(5 downto 4) => aux0_dly(3 downto 2),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[8]_0\ => encg_n_1,
      \dout_reg[9]_0\ => encg_n_2,
      \dout_reg[9]_1\ => encg_n_3,
      pix_clk => pix_clk,
      vde_reg => vde_reg,
      vde_reg_reg_0 => encb_n_8
    );
encg: entity work.\mb_block_hdmi_text_controller_0_4_encode__parameterized0\
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_green(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      \adin_reg_reg[1]_0\ => encg_n_3,
      c0_reg => c0_reg,
      data_i(0) => data_i(0),
      data_o(13 downto 6) => green_dly(7 downto 0),
      data_o(5 downto 2) => aux1_dly(3 downto 0),
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[0]_0\ => encb_n_8,
      \dout_reg[3]_0\ => encb_n_9,
      \dout_reg[4]_0\ => encb_n_7,
      pix_clk => pix_clk,
      \q_m_reg_reg[8]_0\ => encg_n_1,
      \q_m_reg_reg[8]_1\ => encg_n_2,
      vde_reg => vde_reg
    );
encr: entity work.\mb_block_hdmi_text_controller_0_4_encode__parameterized1\
     port map (
      AR(0) => rst_i,
      Q(9 downto 0) => tmds_red(9 downto 0),
      ade_reg => ade_reg,
      data_o(12 downto 5) => red_dly(7 downto 0),
      data_o(4 downto 1) => aux2_dly(3 downto 0),
      data_o(0) => vde_dly,
      \dout_reg[0]_0\ => encb_n_4,
      \dout_reg[5]_0\ => encb_n_3,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      rst => rst,
      vde_reg => vde_reg
    );
serial_b: entity work.mb_block_hdmi_text_controller_0_4_serdes_10_to_1
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_blue(9 downto 0),
      iob_data_out => TMDSINT_0,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_clk: entity work.mb_block_hdmi_text_controller_0_4_serdes_10_to_1_0
     port map (
      AR(0) => rst_i,
      iob_data_out => tmdsclk,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_g: entity work.mb_block_hdmi_text_controller_0_4_serdes_10_to_1_1
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_green(9 downto 0),
      iob_data_out => TMDSINT_1,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_r: entity work.mb_block_hdmi_text_controller_0_4_serdes_10_to_1_2
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_red(9 downto 0),
      iob_data_out => TMDSINT_2,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
srldly_0: entity work.mb_block_hdmi_text_controller_0_4_srldelay
     port map (
      data_i(3 downto 0) => data_i(3 downto 0),
      data_o(37 downto 30) => blue_dly(7 downto 0),
      data_o(29 downto 22) => green_dly(7 downto 0),
      data_o(21 downto 14) => red_dly(7 downto 0),
      data_o(13 downto 12) => aux0_dly(3 downto 2),
      data_o(11 downto 8) => aux1_dly(3 downto 0),
      data_o(7 downto 4) => aux2_dly(3 downto 0),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      pix_clk => pix_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2640)
`protect data_block
DYkhDuZOuckP9UPU2MbN9tiE47VPnWrdwX2NVlsrYjw6jssDxlmkHBqwM0/Cb4WNODSr46fJRJJy
kNvMqoGchJ6fxMKG6Lf1IywlNZX8CuxVpeXCMNbTTiSUvLHTCa9Z5Cv8tWD5WyKQnpE3vbkcdxuk
bdkpJjWHCkwoLOtsBSeQ2fjnOvPqcvQJ/AuWhy632jwoug9Uxappo9wn1qpES2J61cGeds0iiy6g
9tF4fBqs1+iQBNmRF4BCAHPOSkLHOpOo/DRZR8a5yUHb5CH62DYWlyRC0X2t4Wg0A2+cYh5VHPqf
rlduSYv1uGaQsgMqMUSy8II0uRv2j31wvUq87L+166f5ifE3n/+QnHpjxYHJ5EshlWwVFLULXKoQ
JX6md6WAb4/1/9MEypZbS5Yknpr2ovlWjl9uxiX22iAjMdOnjuw/ulU1RpeDtIZAM8XzbTKeQL3/
O8Q62XPSQU4kZEGpp0mjzTGEUNFiSWSG44sxJyIe8nG7Szu3YfzyKp0pARo2ygJlOrgIMOvOy6EI
sv/Zknpq1wz4+uabkChWBq1VAVvn4CFj91tAnZ5p/VNbfekNg5YPX5ximGbGbaA6X1ou5CZ20JyO
9zqhT4VoI19rOZuUIJU+m4h9KYF7L842oRQ177rublPMXAqj4mgl7SwNC4I6yaGDZLxyD5II2lGR
zXFhSsf+8SrkfCMi4bJONUHzyCvlxLoM9oY/4wJoZSac+W+Um+0Kg1NBZ/MCXlCMME5lv29clh8z
Cwpfucq3mxVC6ZAcYB9MuXu7crey6WhAuMq7ZBAy69YF7oDGsDGiZTQceGigPa+X76lIO0bAcLY9
wOG5BP5fH4odpFsGOC050dicx/KEZhn8ittUMxk02T+iuOjtoMi+rlVQ3P+y5eAYXzGuZR82B1U6
tcmWK4Sd96VHBIod/zZPBDZLlBxumsmrvgPkAhlKL+6ggU5avefbnM+vVeJ8yg3yxXXEPP4Vq7Cj
CZt8inX2sx0h6/o9FdeepoGkZddY0UuGas+E1BL3391U6JUzJHuyJaBGUw+m4GIN0AH2BPD+CTaa
Rz7b4XDm3unjuQT3nXdY4aF5Aw6HRPb1O8ZAVn6SakM1CAzXm7kL6hp/RU6rHT11wXZF9gT8DDsn
yoEEd4yjzTWY6nmMCbQdjwzP4P1df34YNubRxAFBRQa6mOPJQ/4fECue5hQACEhvoEapCT6H292U
mN24nw06l1AIJ4qlnLLEaRn+Ys90gkBdhNZHfaCghZMxt6GQoGVICIOvhJb3DKZos2pgEL1Iju1L
egJ8czGub+x7YywdPqTo813fdAUNbW0O1PJ1/aM5V+xQRSRWo2vyaOGUwaWvoB3MrGqmxBBCOg1w
foS7/MgeEqN1AjX25AxGxQ0p+ySX+riqfECTvMS30kGecZX9jyg0wm0SBzm3qc5Wt9m5yfGEQOyy
k2Fqu9bfCDX2ffIzNzRdYvO2kMwbwBreCylGfLcN3PlwL/+0fj2sN5BH1+xrn38KbH4Z65INWaIc
uNtqQJykrrnN9R04mWMaGa7hWhfRrZa7hZSwJlwP/aT05xFblUm2Pleha3vQcpYYEgvxWK7YWR8p
5FzJx0yRpRW6EP13MM+EmJGajzdhKK0sVPH18cAznkM4X+KvKUUN6f0FcWCkKvIWN8r9EA0viZDw
nySUIHfz9P9gIcHQiGK2cf9tyQ0X1GXKe0UwV8aGGgVsnMo1fgAQqp6xML80hZLAhJeqlloWWV1v
c+7MK94FR5J90RB866JZuc3vH8/yH+r4SoZAZn40O/KEgUCwjDOujYbe3ZBWtlDt4n5qUL79cKQz
rCZ6Jp39yQDV1lhsLoCadIGFn2CpRxC3yrkAfktNYG97/nib85TpGezkOgmMks16Jp0v8a99wiHN
b6iXFL6XZxOIdNEAXTzwDtv1cQEk2TkeVzm6eMjy2ZJazqufvM3fzFuhcWfkI0ncst8yAhB1hJnR
u9bQ12zEQ3fBsLCcAJeWJ5BOolwv/BcFL1vt+5ugdLHiq8fkEfvuN+BJw1Eu4skUeK10l4pHBbd2
yIVCntqr0e3wk4rAa8sDgGVcv7o/btZAbbtnQOuiTz5W7wkqmjJBeRWHciozT/z8IymtAE20YoNV
l9XOBnXKy5cXixIk0DNOdf1BNbbCeMGrq9QSCTn/SlgwuIXLc2ei3I0oGxzkhZ9J7lDqt83h5pmx
+bb+f0Z4s7qIbko1aKuJPHwmdUmGWxtq2sY9zmeXdjWV5Vadu2ow/KgnV8tcaZA6FglngwMC2PkP
KQDUwj0OHRepeK2CWBfpmRVW/+4W8vVMuocZzijTxIcNpC+zoD9URyVHDnMuz7kKv4wA7lP/BXLh
gF8IKm70x8RsdK0nr5ju/aUHo/047Pgbru6tSXqg/VeZr9luvOdayzPh45D/zGvHmOAhyFKzub1G
3+zMfE77GDRiJhZFsOBSdSwfvrAoJFNInTlAL6XaUzhlK8JMcKopES3hLKIouurocPRXPtHYIXVg
4QbrKhwa4InYa3ji586hXxItV+0KyAlc0gL30TRKI9CYRcefAzHwOxBuDtRGmpiuWrq4YrKBCRFR
X+mHO4O059osoCBI+S1/7ze34JnxDVr3dWPhTq5KcTKNooJDb7/4ghaAc17lkbsNglZUaGifFOP4
VZmGCrRPR2duSBuWsq52NgdhrQIEdDSl3+RKvLMct7gJ7sVGicjkk1pPdHLrUpy7o6+Wa4EDInoa
S+/BG8CqI/odlT06+UD5owwmO7Sv0BInutdJZgxwaAeDn48z7gcJrE550ljUSPj5kVjb2rO41LlV
5MMW2pAVOZHuNKXrB4l+nog4Ij3OOi0sI8Y/odlezBA2k65FKoXlonPq1Up3LiCAp5xfVSdO/CHt
Ggfk9Wu2GAVlxBUO8ummAgEkIt2RpuXHqzuUPl9Ueg36/6W/CqVSF2JVBHp3DRf10shRRlrRHq9d
lN1hgcoLCwxUa7W11JjKKFeUrkJZJSWVH7VZPl6W0bhPHqjX1Anuw07RM5fb2myM0r2I4EjJUVzv
+rqp74qHUHEgDznN7GEsyzJ9JU900UAYTqpvfO0yvtNSYEr7DQwx6ccltUY++Dt2l6hi3akKzlrH
o0Amm4cScLN/fF42CJ88QoYbYTiu4S3QNr28/w+B/T3EapXuabEQDfZpaUl5bvgMPNyHKlQijZDw
uFQxFiPzYyILmWFI+jijX4djkr1KvzQCGVfEAv3OyLWl+V8yFRKAnXI/vxQ4Nb95GoKDJ9MROH85
x1ZLnPbtV/nU87+yZk2cIkwTe6REUp1JslizZ6b4mA+pJOU13o31ymmgbjNfiylBgLpuUwUuVVX+
OWSUNstBOGQvdJysBUqoaaT4nLsygqRULSWQnWk7LHP84TWA22ZKc5vgiZXiPl1a+zJBUdkY5bKd
D+GwQBw48NKGrGXgMJucJxppcP72dNRP1QWkwTmdA6VVVVi79N5nbuyFF35FoqElylDOFF2dl3Gi
5QywHYP+8s9DPKoqSQl32xYj
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_hdmi_tx_0 is
  port (
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC;
    rst : in STD_LOGIC;
    red : in STD_LOGIC_VECTOR ( 3 downto 0 );
    green : in STD_LOGIC_VECTOR ( 3 downto 0 );
    blue : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    vde : in STD_LOGIC;
    aux0_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux1_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux2_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ade : in STD_LOGIC;
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mb_block_hdmi_text_controller_0_4_hdmi_tx_0 : entity is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mb_block_hdmi_text_controller_0_4_hdmi_tx_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mb_block_hdmi_text_controller_0_4_hdmi_tx_0 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_hdmi_tx_0 : entity is "hdmi_tx_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mb_block_hdmi_text_controller_0_4_hdmi_tx_0 : entity is "hdmi_tx_v1_0,Vivado 2022.2";
end mb_block_hdmi_text_controller_0_4_hdmi_tx_0;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_hdmi_tx_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of TMDS_CLK_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_N";
  attribute X_INTERFACE_INFO of TMDS_CLK_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_P";
  attribute X_INTERFACE_INFO of pix_clk : signal is "xilinx.com:signal:clock:1.0 pix_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of pix_clk : signal is "XIL_INTERFACENAME pix_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of pix_clkx5 : signal is "xilinx.com:signal:clock:1.0 pix_clkx5 CLK";
  attribute X_INTERFACE_PARAMETER of pix_clkx5 : signal is "XIL_INTERFACENAME pix_clkx5, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of TMDS_DATA_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_N";
  attribute X_INTERFACE_INFO of TMDS_DATA_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_P";
begin
inst: entity work.mb_block_hdmi_text_controller_0_4_hdmi_tx_v1_0
     port map (
      TMDS_CLK_N => TMDS_CLK_N,
      TMDS_CLK_P => TMDS_CLK_P,
      TMDS_DATA_N(2 downto 0) => TMDS_DATA_N(2 downto 0),
      TMDS_DATA_P(2 downto 0) => TMDS_DATA_P(2 downto 0),
      data_i(3) => red(1),
      data_i(2) => hsync,
      data_i(1) => vsync,
      data_i(0) => vde,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      pix_clkx5 => pix_clkx5,
      rst => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 21952)
`protect data_block
DYkhDuZOuckP9UPU2MbN9tiE47VPnWrdwX2NVlsrYjw6jssDxlmkHBqwM0/Cb4WNODSr46fJRJJy
kNvMqoGchJ6fxMKG6Lf1IywlNZX8CuxVpeXCMNbTTiSUvLHTCa9Z5Cv8tWD5WyKQnpE3vbkcdxuk
bdkpJjWHCkwoLOtsBSeQ2fjnOvPqcvQJ/AuWhy639cQOjDGFbXwE3GbPqFmJCSdPr2mvEAvKGWs6
zEHcPIqMfpJJM+8WNUPNfxBv0pleo23DXGu+GnoI0Y1kfMTz1n4KnotP/DzzuvnsxA5a3Y/qtZzr
gd62n7f+9UzAW2WzvP9neaO2r+1l4S/P4t8qbpoU4aNFgX2dY39bQWBZpZi0y7Io4EmccUXNiuif
ajhmXGsgZbRC8oYnGIwRTTp+vhwIuDBMmwp8afmcEzJtW3eSBSt2lAVVSh52swvOt83Y7PL6kUld
+J7ktPTi4sEGjfwIar45nFq+dC+g9+dK/21NGfMMX1kcl+px3Ay7R/PM/YreDrlpVW1eBIymkv5F
dM1RPt0PNr1K/NL2mUixgA2U5ah4y0ejHmXiGoxPfYi5QPSfNvddtvbQ4AQrnJqZXbh9KNl0BWDg
u5uzW8uIysxQ8vEiDAJ1UkmSeIYvdQJ0JsuvobWg4IrxIWJxAK/fV2nr1DlgKFYuCRPaA+a8SgDQ
FWT2O412xXy2EPzeUzPMYsvFqsO8Z9FJNEsTtipViByWBg/ZB4tCXIecEtCeNl/dLpKXasNCICgc
Hf6DFYbVgUgqhvA66VpzhoZIB+av3cWFomSy2UTweX71no7ys203fyZO1y4zAIQlJy8YV/YZndri
zIZau5pBwxZURIp8mRsFDC6ProTjgG6n0gX74v0yTSGy9NYRcjSRBrb5QvMWMvEhNprY6QQtHKdV
43Gxccl5eXBE7HgGbce/uu3OnFGw1qjnq79DACK5whsYBpDXCKi2CjrtEx9h4JaZsBhGKkLXNpuJ
hcSjAvpvTQHGmCmp8Icne/MmKr+VWZ1PDIrbxNgYvgE+jeNYOSu1JG7FvYnHzyrr/HETbNaj0OUx
FWa16/iop9S24eVnU6W0QNkj5rpbqtwQRGHcrsQHAmVC392Ko2/uHtsssUQW2RslY5NCfKPGHYce
6IRZjaH6rGIKmVnsv2c3MgFjSF0xvu/a2AjyEQa6g67jcYKLYCii0W5ULM7x5P2Whsy9P7jkTquz
xlAAoGPNL2pn8DSf+7LhVRvWUxb06COEBcIET4IyBnWtTmqGbTcazH6k00Un9FYznGJWYxgLo4RH
XUAK2ocHxpaZ1EYKmpBYoUJv4i7fyvTWfTQ8vag/ccE0BMQ70TLvr2StBpmWdGFYZwifj3S2zIXH
eZGEsWTEIC+va/3Jl8uPCnlDP416YQ3kacfrx8QInCEysK1VGRogebZ9x47rP6N4HKLqvffiFbOP
N65Uvwgsk5p4bnKMlxhcboAA3Q0ZNQFLtwMzVKLv54t3z57Ztuk5nqwLY7tHTu6sPXottLN69sa/
ms9v5qYylOdiG8NkhmcM2mnuPnfPHjfPQSu65YpU/yG8FzOkOXeJb52tjUj6BeajIMkcfMf50mZn
hE1wmg/hdpd+eAJ21VC+kIww9YXCVh7AeDyahykq4vS4+66ZaPwAuRpD0eK6yJKs97TrN3jbxRSC
DAcTolN8C6I97ksQlqv1X7xmXHbJhrsHPRTgvxw+Qw1/LSXlR5X5ct0bdjZXKzllru07jxH+NOfB
2NHvUW2KSCTMjFv4O3WKP27gGq2PZiERepPuD2MHWRGvvf/WiAVmVMMpdAY8S52iDYTYtYmfn6+C
8RSjr9PADWSG26YZKALi+X2MfHXl0SAzgHB9fFrwCSCFss489NNgp0qTfiZc+jOXJsWwt04y2Gbv
binRog4FB0PzvVPP/zZNCwmmsBu6CdUDCIB96BGdoPTS5AxvvzOqYNf7/HN2ZSrX7yyquIdCnNHF
xN+JrU74Hy6aY9oPl2npexny71H8/4Pdef/8sgrlE4x1cWafHjBlkdaK8xtijZgKs+7OAALjfmdn
ZQB5xDfqvr/RknEtmvWJSeAdzKxKgbicKviplbgtsB6tiR35WWa0W/cz/qqs9kiLKRRGgbCYix3S
szH0jwCWirNCeFvnVxJBdaNtKjCN1m3DjXlHcC2vfrZHlgNXnbrJPvnySZ9AIRtLWeV/vWPEnWIg
aqo1khlaHZwr4TlIEWiV73hzGPXKf07mIODj9JqH19wIpIQ79a1m+9mith0QMc34t9tlai1YzeJI
jwYzba7U3fNnHEM1kik9Qi7WBl1c9F78YSoPVjop/LOAQkZPpuwA2W8fVbYJ+JWVbGonpFf709aM
xiYNoOXsRP/MUeG4B1Gtn90PNOJDXSqvj6xb5msSs4RL0cvBaBmXMmuahp/WZOyzuuIzk0wUDrkE
0nfYpH8NOD1svw1w0FUwMK9mCnzER7N4IjzjRMAGH6GA1gDVY2rdhY4oA///Hr5reg8I2tIbmtMu
XeuzvZavnkTFzlELAUVapDC/MpCN4nJ73G5dzPOHRNrs7/6rAlaaPmns4ojYj3nRdbDAzb4lOq3C
MBwwYAUM3RwQpWC5db16K7DF5id9ErrXC8kAGgEdE7l1zAgQ5TXfzO+JenFv1g/xd97xmL4uL+0E
CiVnj3QUhbvYWcXiQwaW2V1ECf0wIDhCvGSpCqxXhXSXDZqmltUqocBmqrXSUIUAIKcD7TBBsE6P
EGkDEbBtrNQ0/aBCmD5mZsHF2fpUsSblP1+FXsQJxaM/Hhu6lHCrxQe3WuBVGQCSL8zSe37x78AH
LOoYp1q/cQCez0pG31jZtspzjwWk71VniUVGdRMp/Fa9YaxtqVf7d8aRhxMwdk7GGocBCxlsPmsQ
MjftkuF3AB7TiDEL49B5qLQHiXxdSMNj6wKUeFKI0LXaiUIlF8K8A0QV4O34RJSZmxnVydZ6xxZ9
NlR+f6IesURiN+mRJnNnHK7+GQUUZOCTD9wojM3sImArXmDrK9tLgOf1xEEhkGHtiWA0/IeN3MZb
9G29GxhPrLKaEact8DKJI5oxA9HIqspUbOCOdc918yjXZS7UkoL3+lsi1ZhjprSDhXURJkoHxCpM
u+VukxiCHDGc3yYU+RyEC8SebbchjZtcMVagPiJAihhZ7mdf4f3qW54u+eQ6SjaQiBSQHxNdakGN
HXO9R0V35NWu91Vju/X/fgS5U7woe3ARlIYW/JKvZnX1Sr2eXgY4W7+GOCw23yeVONB9Py+MNNqJ
8wIAjmVcZjblWakx83qctkxlz5TuMurouYJfYDY6nwsvf07yh+5zZ6FPbmz7Ovw0AL0P8jSiPlXI
b7ZMgC4bh0jxHia5aiA1qalxVWagTEgIQ+kjnQ349i/S9glNxbjAo+GGCl1N9ywyq3XiCkfJcPM3
5MzmTTrX/nvQ2jQGzD3Se+tjYs9kkfzsoKS7Ln+jewJFGki5Qyy1BMYwRUrpO6Xj9Dy1xd1dahnN
KAv0Hgi08D7JRnCRKdJ+51hpbTy7XxTOVukacSZvQ3mq40q9eJkN2R7ujvdS5PCces+H4Bq5xmcm
yySqyNt0bw7dzp0qB5u+Bk8HN6ZXAU3G3wyuW6BZGfxJQNjVNeRWIsVIMqRTnl3VMtaqdm5knprU
QQFOV9UpDP1WeBZciGb6A39hzPagEk+5UZo0sVts0AWJaYItuaV6BwW8QbPtlWb9S22FkHUgXFIp
g8KPIay59ydAkrv5erpEBthmbH+aYgGcIgWarLY4xHlDwo0F3AODM0KR4kcw2DrpoEc+gtPiPbQm
LlTSw7D2V6+qNPp470EPx7ZL4cc04SNv1KUFZDK5c2Jg+ZDe92LoDNNQiEfTs3dcyRKeMmFKtJPn
7F38H5P9GT1r+iv0oZ95Xjwwj4V9Yz7kHR1AS3v1LggrMcTqUm1/ERaISztEsOxqMFeYI9VwAXRC
bFslxImS+k+Y4U4NziqCfqQ6WE6lguSJAeH/dl+YoZ0jsd9i+E9LR3jeRWCagv6KHYhvYoGJypyi
6oOKbTw8ByGO9w/zRSV5ScQ37xJFUmf8np9gPJtz8RnblabWYGoVbvavulPNzsp4gj+dOYjzXTAw
NfKqSw8p8n+dBsCaRmdbyC+Huk2pmopcdo7emD1qYXo5NKe8ebOcBkwpO7Fb17c8jArW/99rdpse
RN8dcOLfGzHw0rkXftiipAd5V4b+x7lS4INCBkUY+f+BNQ6UucFJxEXtp7BM9E1m1C3Wh/SwbrkM
GREmsmPAA+uKzZ50tCZTZWCK6SbbMmO+t79y3im4G9LoW3QaSvRjgq0i7RnSrnkwl2PpHWm5hR6c
osPsGX3DO0oCdmhjxBMICTeqs/nRlSugZ/3S/n6URHRJKWlopepz9lrUiOfOyigNX7K0rGmlHv06
8CQ/LiNLdbHsvX5fqVC+ZqeJZ6b8u9FPCkBS+s7Pt6EUnubYS59ptNVKqd3n5Y0Y17svQ2+Fc4xO
BL70bRdF3SJzgeJpy70+/EEzUHP0eFQ3eXax9OoO4jYa+4giQP48D+vZ5r/F+pgou5Ef11p9th63
XezyLh/Q/cvDRufZICauXjAwbTSl22egsS02IX30RDkPuvOvO9Qps4jgi+eQYTEItYLWVxge8d53
zzfiwEjT41aemdook/YwtODP9FfU8kfkLlySMO55NJbxwhwteSWCQQmoLhPhPRnNIRyaU0mK60V9
WpOsV8QoTbpIGHjTExNJvTolYYKjdBFEpCd2E85DZ5hcNUVlUSFfZplFa202lIypsNaCmM2Bia+E
5Ay9tJOrG5rFnz8GISFsqhHJ/olNjsx9AzTj08qhEV4p080X/J6QwR23Ztw50gbKaItDuv2FfUh8
1lG4tDMg3DeU2BOPxvSarlLynoMUuuCVrdWdP69WTocQtjl3GZbXia4pbSSWzKnPFBp2+iDl6DxI
91GC2m8bVS7Mq8iUZAk//5K8wb6CvADSPAN85u4Noy1egUxMnSLmt1Nwchw72qQsNxUWyAoZZASZ
k/dt7/qhxB9NZoknE1k49tTC6Xu7ZP2/QGWEea1boxdk7UPHHoAjSWTZVrEcQWqlkwC3eTsuOWr9
3SnSSz0mk1q70JMhae9N5kv5TC1AC9o3Qya31cT7BufPyVgpRj6nQibNu2uP0XUaC1tlB2jys9bV
UZniwD+bKaRLOxly83wtvgTY6jY3B05YbNyK7HZX/mPJvakpqHsvdB4kI77NGM7QadV/w9J0xmdv
MqimGI40gw4jEjpFClJrwonLToSmPkBLhV+8SDq3WdNls1UMs8BsFRwj/mXj2OieB0VYceYZLto1
IzKBw4J8VoZ66t/lJfHAuInqP9qX08s6qLUXfziBj5FyqRyISouXYh4ux7N0w5UsOtVREdNglxCD
cDhUNcnU+RgX8/8ewP9+eS3lZSpqGxp+E5Lho/e58vE1HSoEDjH++iIYOD0+XiNpUA7PlsGaMs9W
0onFM9NluWbf96z3KjdO2AMjEbD1dMjySPel6kQsC/wP7WmydUyBzU8ZYhvCgrWk49oNgTfD8IkT
g/7zBrNybinP1SdZWimQdod1XV2SrHFdu9vUG9Or8sy1ld9JMhltsdgz/xR+ZrlzuHR7YaUYg5N/
2z8IAevWeupnagPwMfWCHG6t1FDJDLPfEn/7H39jGmRwhiWTs7RPaNpJgkYax8MP4I6Czynm09Ka
ujoQ42y/JRpzBOb4BidBAMhh1Fub0YmHHhpw4sAPW1Cl/quV3QdYk2wJwQwtS2dPlzzls53XvkQZ
YBzbpXznr1SjNsMiQ92Xk0sm7bPHLQi5Sl9jgXBQuxp8DVVvSRWyoavJzi5MgpeiktFvr6g8MKhO
zCN0dK7HYqi2nJkEw9NNOw2qp4RBy1n0Kb2mHd51rOyvCNoJglBMcqqqGEBVts5axZrFxv9TBA7b
jVgEZ2ICJ5E2BV1D6BYVoDF3m1yT5rCUDh/isqqe4+cV3JZYUSuuAbVT1eKxaecBwO6aeDOPQ69f
YW4hVdqd4DdHNGJDFIQcNsU9OBuNIZ5y305HZdsAEgewWkRtuQPgzaZ8jsU/5jtEzHLRgwZ+WaGn
nTTZt/057Ja3s6VgsKDWJS9G8tHFRDIH/WRdrPnkrzJiRXiAaRo4X/aKP30u07mGcAMOh3w0TeZ9
dET5liyUR0IvBxheeWbuBAUVjNKYKhk2VB1CCzV2QZwz1EYkOHvKgEIaHFy/8i/L6PpbYNqXKyoW
XRkeCyiIvsYLONv4MdbleBCbkPcfrNeHbiWK3Jgr6lxmDNUD6EZARe5hNFaunEww92d3+s/DE6EB
AMFukpk3E861KVG4dtAUEQjFeEy51C2lOaoH+Bbqv/PvX7CQEzV7Nq1h+AVDlUurSsaGugafEVIz
qJbjjIgMxPMaLW1H2NE04WkeaCHrlGermeWr2yy96xj4Tj+pQNQmAVNml4kaLMfIHTHntDJt0XUR
INYp3qSgf8KvpUfnwG9CJf1s57KgfXw2mSXQ1BVYwB6SFOf6fqLFXbcEEovGaUUlFnbDTNcuHAF0
cReLk+SrL+EDH8w9QEg9LnYa2U61i0zXIlVMY7VH2gZd2IY6lhfELvgsuuyY9nK3A9X1tSSD4wyA
hka6l6UuExlxuJhCBT+Dw1wwkxIhqOrerdcqZTE2C52+USQtt5GT3RL0XJUX4wr+vgIgsecKy1fh
dFQ37Ft99B5uwO+QbP78eXe4ToKNXCI4nIwA/dCoveVGAiL7lJIgkH9sznuMDt8po+NmTiAE+kIc
0b41b08DcsyraSxQgzZDPeGuR+X91xAVzpYfzp2FvnhfW7+hdGu3p6ZCAvZnrOZgQtNHVMm2Wm/n
qA8qtEWQyLWwwScf5CDwIeDShtmLQeY19bQxJHxlSjJy0aC99Sivavhhc/vp1P3q/4uARXIj3I30
XUgQfO3SPuNoFTu0kdZbFVaA1UYaE6q0PnZsqEgY2jEcYS8H18Z6Zr1pdLKXKV77CMsolGUtTNOj
o8cUmuO699SzWNdmjmu+FfQc2k2OOU3Bm9d0h/+Frj0MFl+Ov1Hi3QMw4hW0ZCCfN+PN/3Vmao6v
aVaZnf7slvqZuCocJrn4pNsf+8zyAqhb2HVyv/J5wUqJzOGbRAPCJ7KNMmcq+CBjdyFvLyZaY38b
I9p6baNu+N1nnIu9PSjjdBmJsE78+mMR80AxwaI6Ic4RJ81PfGP8YDMWV5Z1WbcRtGGTRN5Lk5a+
7n6rVy+3pHWElUfXafD66bzOETpOThH8pHntkW9hhVqZ4GluZGWa7jjkCm0L6sUUsKmZf2h+9VaJ
2G0TzedYLhtS0wVNPKvVMf1Pr/i1MO4dTzcJ1wvoG2WlZKORq8I16A628YptiL5gPvUQmBXjCt+B
AcUWtiaYuuCv+taVuglVedPyeaSlzT3v6YKCvhRcwavk9ByweTTIn94Qv1KdmVwgYhZNHp5v85lm
2qUOIuqItSAgjCE2oRASwwNPFQpLy8/VNZpEc4Oa+Y678hM1fghv4feNcwFtJ6TQQ0ycJIVaYxTZ
mbMchodBM9h92KvTW2MLz1SAmOgJGOfLbzLpN5AAkWsSPOBjbgn+836srg2rJo3Vl9L799H09fBa
B8gpvKdFaM8iqYRIEfpZJ5bJpDIgWnu7JEVgw+JFAcnGo8IjPxDiGwfaBlorj4uISy+1uJtgCp1z
Rx5mFi3BhY1Sodasfj3x6Ijminb3ukfAOAVOR+xbgSijgclnKpkBaXTcRuHJ+rT6sAmY3hk+18f7
7FZhklQvmCASODF0eBl9WWzRU5jpAxhLwoNK0jf/UYJRhwy9iKc500Haurwebv3Yn4lsNHfRwDz4
bA9gDniLhZtjimD1TiQeL3ZGafH87tM/BIDW9jVU83BAka0lR8GjNHylc1OykcM0aORKHgfay4Lq
0MzrMCXPft7EtU14hLkpXpQ27YmjZM40nlI3ALfkrUt2LUtP3LYsrRynKE3jpTTJ2Ale6WQTTO9n
FXZs/hGeB+oKQbKBEAWprvpTIaMLL2AIUPBJXGbiDMaskaLu0cScZVKmUA01Lv539uhXQGadftC3
lIobVH00/HFQ4+pN4TY21uCvWGj3HSaVeP2Oeydcmy9Epj+eNXbalDLbdEmhZdXEdBqdBQsmFqfn
No3BNt6lLsIeVHebUG2FQ3sHDVE0rrpYP11/q0+d4W1hgJM9CHkUXEfN60F8NoKl+S/zufNXsZru
kobxNtgTe3TqOnF465mzaBWl8fF10WtgOIdATCqBnfyOOU2jh8KgpGuRgaixRf7RkHO273I+LKW0
d+dC0KMoExcSi1dHl8FsPEkRcaRsaq48EWeyO1r0FIeFAaM8fuy5Nt6NjZUXd66lZX9+Bq4qoHAH
enUMy44SE/fuVgfP3aGYzNX1qFBnKI3nVy2WKlMmYh3YkGseZ3HFyoaXDGI8PhWBsoQd15sxtwNB
oe/v6FarKzZsXdE14dBHIFbBrUxBKu43Pw+S9xnYcUnvY4BFB42FCNn7WbAQ5YDy+ixuU1vbL2m1
t2s61SpcDim44NS/Z6JhL1bU3nTlGbIg4nYH6cVpTou2q9jNk4cbFf2NrTI4SFXHHVsv6TSIEUJs
QdIT3Klro+1htygKZMyrlZgUMaDA/5o25YllNPJFg5hDAE+/8HzKFvli494cLeU9eGNPGrCe5Eb6
0r7UkY2upbahteJUv7kLjpTT8eFU/M1M5eKhuMRQCkc4Yt8pbTIodPxdaMARlTzbTVjiq0XULBbr
xGGSlVpPxeQcorAWasvBLFHr9GpyhQy/muTBmtGJYWK0TA1hHAjd/wD8i/QZAuzTPd3KcN2V1ymp
0g8URfKXQDsiZYcgALcTAKxoOX92PJOFVc7Ho2ujHO74WiTseXml+lhJCYKiNQyxFR1cqfVfuwnG
Frs+STRf6TfNK5Q2vWNsMhyQYBjVE6sQQSqHMqfsre53lsj63PS8G1nOLXFWEl2l+keFWZh+KPpp
Zkc3Wms24gqAkPEoq8hnfx+bUW5Ffpxt9xD56BEx3oVnL7qDSgNUEhJ2upW8HBtVwF3JW/K6Opfs
inEoWnmJv+HuIlToxGp9LqO4iFHaq9PR+SbKdiJX7NESS6D7TY3ejg9QeKEGkrfo2AC5nkSjsRuK
OivJz5RnOgV2ynPrZkeim2x7UW6O7sR1TTT89ZB90yfjNbqgBwcvdwGuQaXVttt6p5zX9UhZpP6R
SSiWxQoRIkwsLTRN8N4FYoq6v2C40WEqRcvRQId4OLXh5/f6x8IB8txrwh32POvJ5Tio9VNnKf28
Ewb4HYbZG7hmv8nPrewwnw3kf90mNBVecn1IfU9DqRFh5kAtNy2A9RhGeGPOXMqxsvHPfE/KBlCr
bBbcS39QldIToaqXb0svAAtwmVCrcpwMSnn6o/B9VgO8sEZ6IMXzXb2pbv3ctuwfYBk+A3w9KgPB
73Zr54JILmrSooWn5XM3cLdVL9P3Vl6NVnUJKDS8pCW6jGcAudG0Pirp6mhw0o93K97HtzvLdhJZ
eZ+KNjvpYHkjBSosAgNKxM7nkAkenX9ZJZenfUsKhGBYHeTPAhZH1/yWjwq0ZErgTgz2sA7nsS7+
4EJW8C57xzMyC2a8ro3HpYCDpiMKv1UspVUkRlgsQcODFs40OVPNathMkhsxN8mTocuIQ1qq2j8N
WOAIik7uKCbSyiFeHxEsX+TcdndeFOcaxODe1kM3MDu87vDUkGvhcAsj4uV069Pc2lJ5KIirk1on
Xyt5tmrjl1DRC3gXjQJpl82ds+DUKJVSY+U7vvGafzj9zgX/2TNfqawtmEG1NVOcBjhZYZ0j6mZp
ZaaVrWSyHE5+AS5/gzbYpeSgVELJ1OGzSK/jHdvt1rp74OK+NorsEAYFdKsU4mi8lPo2S0Gx0OgE
dfgLC6sSwFAulbaAkv5Sa/RKpp86lmXJtB7oddgQLe4N4eHHOEZCAHOSzoZA/6nZXP2pbXKJr2KA
rh6AKECG7juGPxfRwgCkDlL4/OGFOUhsdK/ITFc7CAwL+4fXYgo6nlOmXvMR9u0HK68lp7HUPz4T
vXyTw+A55SjyZJnvXvIL8wTiIVQsVRnsdjOzXq9Tch/JajlRDVffG+DiEDvy/YskfVNU+li4s7C2
rr9FCoecss5poG0M+s9UFMoI84BNeB2s1Vnwpciev9RjEVfZ8jhxVDxILB0P5eHmLY7KyA27WdMw
kUaGCJ0ycZMySVzPrue+ll20GaO+MQMBo2LD0NXc15oym5O0v6v6BUT5xDJD+oCeoNTaBHPxhLWk
ehwiYHUVWg6cUXgZE6NJb9ylGYXe7Zh25qMC0UC8M+uKxYxF8s0d75gap3RZyTomthLsN/rzRXlA
6m33SYZ3Z3e2Du7XDSLwEDGv1KySWxZ4TFKiY9A6rFkT0EH0uMKlVTUR8QdMyJbGA2KzP7J4dyfu
uSj67GSn6Ax+Km3+KHf467RB7BLzXTZX7GlHMvBk/qKGRWQnN1rN/Vs3l9lqBPa1sZbCrwwGn3mL
2X+tb1aqG0wlN63KmTMDWaG9trJMeGYvGiV09ry6YN6qJ2CjK2j6YkU4FwMkzHRxcSr6/mGloFii
X9by+yaddWm0dgHAc5agcQ5aEjo8TWLvNTKWAVvGGLEhxGSN3JcwaLY7A6IFY2TAkDbdztSrs4uo
HOkoHASU8Dy6N93nLt4+M1qHyoytIbImlZhtm8xQU51kUVRjQ+UWeQTBRTg3p5VLaDK2NjMUWa/L
kmStgcF4oIn1rQvAD3NJiACHF+9feartRHlMpZK0U3m62yc4lkp4/Exm+ej1Z/iScPrN9++JoJOz
Rj+giO+DOW48sBnjojuBvMrx96pDAl1fP9gi6smAf2XoKq8eOS/AUrEQ98PibKDH6cd49ttZKIap
5yvNp9JuF+YycII6Fo9Gq2OZoiDKEKRl/e/14VoR3ux6rQU+c0hURRcy1MOLhw/V+dRRjhYvvWED
j2kShCMHtZSlFq2HzHiKC6C/4e2GHVrsdZW/nMjp/YpwWTG1c2tSSIl87TaljlfJR+J1ciARHtlz
TEIVST1Ida0mA6CO4oyzzOuyiR+hoPRLYNUPg6u/WUx2Ii8kOAjP5HAFL+L5nCBTcJ7tw3+RzNTz
PtfZIfhVofZ77qxnU0qhrB64sd0QTiVOdku0YT1HOhbuFR9/2KCiP4K0pkj/Xo51pnpOjTINP58l
6Q6/tbl705ZM4XcJ8+19UjWIaEm9HasIkxQEc+p+TPpGIYqGS2GpkWGlvcx+9+Otrp3xIAd3OluK
p9tgNaT8+Zl4J3dAJLyXXBt2u+wk+I0vPNvuw6RiT0woZgxTJ3SDo6OJ0cE9u0fWJT6QtLO5rooM
MfD3ksw1drOTUXEWdXr5deCwCbCrouDkUBTBKeQD0xaHLeQzvYZRVOrOfxyz5mMufskq3Njv8Ry6
Po2pJPTi3S/BeSgka3FJTX6XHZWrdz11WuZjp5irewM6lux9akdnPLhe5v3sjwUolQc6m4hp36gy
g17WBZyK8UjEOu2OxVTQxXp1pSrq79PEuArUdcYszKsUkhnBKnteupNb1Z+zL1qsks1uQO63VgnB
UlXcEO5MuM39li537yZkCJ3uzeecYsTNXTJgypHlmJrdK/mfdVIE9+S8r6DCW53jzgq7CFP55N6U
1bTu9JI2B3//EFU6JjjtQ6GhnNWPG8eRNLPMFWuNwGfDqtTqYBx1MW+l15jozYSPqghI9KT67GS+
epfl8bvgya68WPbRqndIKLnsI11V8CfnFZUatzZUEymshpth8Izs8TPjLn/wvFPup70vqJkiz3q7
gIflBJnhUIyRiKuI3iGrQQk7WyI6DAGRdckoS9YjkJL6RBzEY1QeCF+xMFwRyO+jdNMIM+SiyvEE
6trkNzLxJN3ZM86VBkkiAotvBhlrVaoqeVRXQckeiwBEh5REbbrfVMirKiPIigQXtY1Ty+u8Nwee
3KNiqt4ZZfJ4ricwkV0o0h248F0yRYtn375SNuEJAVtsLKpHj/KmxubwQBWlK5C8QYDeAEipy0Em
Y3EPRHSVjj7D1/HwTsQoPuJe54Cuq/SCoO94RwikqqJ3LGkomEkW+E1/XxmXCLXwuvlCHostdPWO
PfnO2JMfUfqFcD91J/voIHaDkPgG6dPULBOSFGNKmoInaxf4QYedla6AtzQQ2Dik05j+dk4Lqh4I
wJHF0Mqhw9xd+Kgh9gakOUXTji5Y0X47SfG1VvAWwqo5VFOjMqegDnhnGN2Zr7nL2y0hwMWqIEmG
fuF6Qr1BFuhiINKasnORqO4aPHK6tC4fz4SlRyBImjSF/1qMVxNnBmRfQ9r0fI+GBjApKL+kVJSy
DlDww4R/lWh7T1aTBFdpekp+bcol/N0csP6GvnYSEw8F/cfEsnYeDyE19+7ad2BvFuaxNMZdUsZc
oHAMX+gz23Vt21wFg3aXnp9K73apWgGQU/fawl2hOfxoatugnZ8uofYNWp/InpXXSozjk8eWTOFo
E3wfRA0657QSI6Aqdl2eFAzu+dYoELBeBv2CEUae/R4tBLhIMHvce7KsMxoPM8GtLHEyXt0dgNIq
ylBUND1TkPcsEf2NzOraBVfpIxtMKomyqVknLsflYewYFsRnlubzebsOMOWycPopcjC1jkxWjl73
T4uW6sZFHziTQssv1MfdLG/W8wS+IvXk9mzA1dgNl0lMcHYZYcUcSp1ymbleCPzmXVW2KJJPNESB
lnWByZFrAmAJPVAPg2HLpfwiI8K4jFHp65wlBHCLs7TP+1mGkgzVP2CFHy15vMLbldkzF8NJMBF7
Hr9p84vmvW2FLe8yuBq9c/gaN4t7I1SIA66xauH+ekGtK7wWwD+vs6NEe9blbku+hpnquzi2evMv
LgoFFjVjoeX+8gV1WYyk3/0Fb9buAdWZka1eV7dmBte6Y08vdtLTErSpsBqt55RC34kMQ1H5qw3b
VTUUDqansLxueZ/Cn8Xye4ZpyQAAClreX0LoxbbG45VAeXAW3JqTNP1OfxBeoGquX75GXn28pj8g
JeA6Ho+LlqSC5f5sRZ2FbsT1Y5iK28Yh6mVnJQsk2Q3eHSvPyn7iCxtJ4pbggAhFR/bqzJOeQ0Hr
Od/4MQ9QOSeBSxH00xJLlPtb4jl4ZUokJ0StzzigetA88xOO292SPLq9seaW8HDRSqkqShHtAlEN
rCLqIhvz6RITDpL4fu93HPx4laWO0kdKOzraYtznotfXgicfDmBjpiCTwmKdv5+LaYQ23od0LP6y
CdVMxvWd2/c8LsbTvAzOZurVdSAYSYbn3dkdnJyRimbYNu4ssjnB1DdBbwMg/WYyefn1GrugiDd0
m2y1SFviC+3XL4z43h4R0Rh4f6WFIVTbrnliJ7EZ92QTdKJZv0gQmO/Ns7a95uXHbqgixND+4iC5
XYVTCLOF/562RZ7GqA7BSJAZmcCglPZDDdF44s33J2rdAtxyjlboBNms22QF78+ZQI9myDqNsf1F
FqaiYWK24G/YxbRp1CANyHu5UPqxA6eR+15LjivnSgvgmgbdGXFCojfL/m8kHehWbuM3Dvn9cHqm
H2Q4O8ZIye7J8N+NVLm8a5jaCkHKiTSzWglxXGZIavJfo8PoKh/3Kp19mujhcus+NYv98mciMJX3
EpiO6h+Ue7Q01buRQ5OCl1yL8u9g6OcSj2q40El7xZ4TxpIfF4gvoSoGCNdWs3oqRQZRzC5UImry
O8cgzHX4pmSCo7cOVsMlrc8beS3Z5ycTUx8K4VjuVe6xaQydTd4L1k+FvfVX3JMCj5OCMtHbtRQw
Llf+XUEO9TiIqNJEv8f4EaAPniDErD0Sl0BWGF9f/8nAkOVWM7R1ACv6g+/BjnMspMTfFZ/Aapia
caGb8mfcZ+MWPTxb1e4vleUESkxjISNBghlY53Wfm5LK0qOXxuhb8i4DAJuJ+t/vDgCoOm4SWj+r
JMO+rs8nHIGc0FWxDUBJTsyWbiM1ni7FS8KLm3h6tqfm24DbYMnZmkqsO5OmeZFUQmHqV+l/eEwI
DwxFIVi3L9+4sAM3DYIyoMzBhJYtyXYNHBLL5ZME0wsjkRMJPQauYR2vcTdOrHrg/IyLka3M074/
eZxLo0BwCmtgaWER/h0o/0mkiU41lvJB38bw2zvXqInvL33NzNzqnCFiP/fq/xm+IC8cOWmMM+3Q
l0RKIoVMftPWkNTVoD9yr+whAseENpFvc3NV72uS0b/BKxmbTBP/TONc4xl01vEqnE9uWxp2P4qV
crCFEQNzJaljIl5xFVFun0y+vRabbqkuWl5An2TLA6I0rIWW7j7rYBnyMOHxhLRS0TSH/QYsnUhy
7JYcZk3Nsz5gbSXjs3TFuMdm4CA8D3w8BfHAO2NX5+rVfALc8DQWdvWS5dAfLYucej1O0RtNiYFM
wI5aoH/m0BX/KH3k97qCZ3EvjThu14uk9jmmlgxtMj3IJakX1lzK4hfiPIMvhlLHwLesHuORuZTt
W37CrvbGzwmBoHXwa3m2+XB7xAHPds9hE0DNAAYI3PAZQsf+C4bLmc6t1TwpZsLCIgsNM6A4D4bd
9Le6AOWLKdrrwWmHWVVy+DlpoSzm9u9lFQT6EYB64qGTdgUQNUXzX4iiWv5KdU6weXFtBG4Vn488
5opJP+su44MI0n7S1j1lg8zLIfPQJn8IXe9QexWG6oXueIjDN9pDcpxTuCmwiiC0KVx68I2fk9Cd
SOCe2aZUAxtQQ9iDlz1l/hMjB0dDakVC53Tf8CCx5jJ2BoSHt5y4EP33jsZk0+beQBBakD2psh6R
0zW8yEBoxJchScM7GrtMp3nD21HjFRP2pmeCIoRLWZsOgl6fNK6azFIloq6CYarVpD5DW8rkY2FM
eo/dQUgGnPSX6/OV5eFuNjUpZrKu8rByi7x/1T+GWYU+4O2rNrXhu2rajpWpHRAvUyA/FeIJJkun
+SkE56lehalLekgahZLDVWrGOrvA38Y2X2yJtCZI07G6u9KQDO8H7iw9Brg/5pse4SeZYLPn4YGy
MxO9INUtr1dFQ50FyeABQ79H6ykqoX9JSL2pbHCz8pSCdxZz1uqC1EgyiQxThvgW2axxbpz5fxGf
8qG1y7aRBNfpNAlSgOTFYT1R5fTHmNtKYNM58k1b3yQp+rq//gKkWyjDsNZEZUjBd3Q78J96mhCJ
N1fjXVv3iFRUVTMcl6pLc0pxi01rPKPNJfO/p+1XlQUgVMbTtK9tM8S7L6Et3hRVtgnmQdJDAcVi
U3tLzaqsJW81m9/bi5AN8riBI2y0X1S+E3WBm9gVW3HpiX9T0oSPqgTtiDac56wUP1Me028G9cgC
Wl/neGDNQnG5VWP37J+eadDmsRfRdSFNSAdzWqXW0UTkN9RjsuybT3AmkZL2U7est791D/8Aegtl
v00tmJHmBtN1CwwlvwKkQ9xYgolsPqKR6LBbMcbvIHcxKzUnJmTyeW4AsQ6cQqP4zHbWyZ7bki3N
6b9P4+RoDxSSkYJhUHeCL2C2JksAAJTFcTjR47LZ0YakmhS/pawOdQjqj7PovdmTUXD9Kh0lQX6G
thI7FnmLi53I9QWARD04TL+OeH4wkWyf7blSOp1YYQZcxj70uOFNhz7dmOFFLsUdXR2OLhmqG77r
3GYzv5ATgza6cW8Aj6tTCn1yzsqH6y17UAfB9KCGwxkN35K40xIgdQVM+6k2SUpnVW+kNTWSTl/A
WT8V2odQwEWz2nnNWXFI5Ckiz9XG3I39SGaYCIIIw3dbgVwq9JvNj03Wc3g0ayAzWJONwZyQIPE3
nHOmDwDzxsE1UXY4IZ43IpFOeZzL19g5Gcfhbj1nHpOo1b5MPJJJb71aW6GHRLXTyoOtJwE+9AAG
NGbPBs/tbTabVTjBFhsp+C7VqKoqw+K5zKeE0dWTBrx6xElDNblern0mDrc5T/0qvYBM4xBhK+DL
Jwn/FxD07HYmkoFmSjmLISYtROsWYNKDqn5Dvr14GQcHIAjpOlPSTXg/uR65ccJESjgb09ulK2eb
h5CaUxcnayzqqWzobk9dygzNSjMQC096u7nj9Uc5h+ulpe7n5VsTVZf/cC0aFKUZxlA8op2qUhiO
0WW4ZDk3NZpmirvBtnyBmGLQuhC9aGn7kL4o+BNZY7mfZxGiBzD4PUhePEe9rDFZ+Ua69z50Pl33
+b9O3iHMXXbnl3ZM8ekDD1TBGW8a5dn+g4Icy/TmBvts38GfI8y+1JXD1w9iARMN01WVVr2T2BSD
S8HlhIrDlEm//zPz+30MJayOtcVg9LSiplCap1sqK5Fes9NsKi4wJSiEUtOKIQpNCgnFFT6JYVVX
hB0dR0xSLfsm+rUUhF4l07cLiwdrxSVPv1/eVZziqEQK/UBBQN91H1IB5hGQ9TVnyr1z/sEQfe2F
FTdP5uCZld0PIZdn6lmJICGn/g2WfY46MxHyv1aRp+BEnWfT3nNtzHGJX+zwvpleSgAVrPmHu1zx
aroJbvrWi9YMi2j7WUIycA2gVHz/G9ZS7SyaI7GUkOjsKsIwc70GtApuw08ZgbHiveIw02ksDuH6
QwyLU3fAKSGTiiobMyKk4LPz8lnOKYIDCQhHu7F9xzxqtabDYSTUSvFlX2IhwWD5+dkkraaZFZJq
h/NAgVB8a5teLd3Z8vX4G3zjHHxbfy76aD3ymyMpuVQw9//pLLg1uYYhiGc6syeoUe+TrH8HqAut
5XPEBppdkipTkEvZQji1KfihlpfHZu770gO/ZkKv4OMNx8nUUykCLRoEajxwiArYPfo+eN2AKKWs
xtRNzB3vADcP4wmIXwxoSb+cfVthBmq+JeDlsRA8G4jBbzAkw49RKDFHDVdMjOudq6N4FJUsR1gR
atUGuRm3l/RzREwnAzZgFmB6zFr49IXgezRy0abT1jQ/ouMkRY1OmAwXKoPCd+e0XFE/9ekS7ev6
jii3tWiYbgx2WzkzIlycdAbYnfSwX/f7PFAlfvRD9e7nF9bL28U0mEY7p3BFfeBRM1isiFv/5vw/
lTtwaYL41MYXp4xoQSczthn2pAkHwg74EhSUNzY318oqtz6VByM2f/sCOnqSTrdHiLiqls0qArc6
gQxkXw2y0F96TyFn1IfRU+RMpauhvkgxvXhoKY367/TsltoV4rLXHy+/JCmcg5cstv+beKu/mrat
aWBlGNkbHlw2lh+G8xzstZwgoTe7mU/P2F59G7nOQOTd+fgfL49QWj7lLsRPINP4tsB/BM8ZkbwO
0dDvKe/GkUOgDMrAf/YBoKThMyfLU6XfiSa5QKDDw2Dn60S76ZQYimz+DhQUj3wy/M7sMwI20P0p
k8NLcvmxdcitUud4wkGe6sbloDqHDOpcSuCHDqDzco+DXJGF+NcNlXmnNjO9PGdkXlusC/LNIrb8
atYeCQ4kBc2FU+WudBQO2avKdkgvO3EAJctChTQMiShTvVIxtNAJ8BDmDP9YZ9nDVXUFqKXfBLkT
HVQs4KY0wAvloqYxDvbwevLNf/z35Xwsw/e7iQb6NI9RlfeXxV+tqfSlhiaO062JwXc8B8/SVIoc
t8FaI+7ZgOtKov4ZS7NRHsT5kMJcTu1OJXNDXMSAM1VKxv6XWMQJjJtMfbfxJqmFzO2I4MOiw40H
YNaEzvwfvGgWCQPZiTCDXqgEJnJajubqWda9a2+YQQa7a0j62CnbbODnTwB/eGr0/sSDNYncQ39Y
RX59R+uvmCLqgoKQOrwRiT1Ozof+alhU+NtKw3FM+SujLIXtEIv0nBdaGEtH539pQSPa5uvnOc6R
oPqmJdesVVph9WATPujAbidHn1otlbWT9Ee+kyd6PC8rAKdnE53V7cX3JyFNeIw5Lc/GOqKcE7wJ
iQlrgZ5SgWzzVsOlFUoMlpw38YneOyJWqjGnr31QSjiyS9xu6RAewcdyDgFeRb9eSMMvh9UxxeOf
VcR6Soh1xcEPvQybFA7jl6NxV5M3BULeA+sKO45CPN83FXqEN35FnghQxOGn7D84xQ3vD2zmxrrx
SED4anWnw4nw9NSuI8qIKxAf2LH1dJPXaj7Bo82L02xO89FNjg0gn4PZEYDF/9xW2PAkGHFcLcaV
hCSbf/HD/4VJhn2mWatyDSKeG8EEeuacnrF3o/ry9BPXSYCcnkGIzLaLO9egR3eVPzJDo28idKIy
RxU4vMe72lFIHy6dOC3maeyvN81wuipJM1ZGGEgTuMt54gI4yLr5o/TNhyDCFm7c72QdU6gZeat8
BWLNg9iTGWyi/k9eQeR1zZY0ayeYMhSFgoBayY1Z2EgU/pcVXY4a9r17zaIhs1Bfq9jIr1+f06IT
ZxPvLDpG3+H7/2pUI9LfO3cAbo5yFDCqnvz4eQSQJYyM6cuGJYSXWvN30rEVUNHNZy18o0CVEf+1
9/Zhb2BPHnbEZNRQBuWcR/6hKCnudEBUgvYA0rxMjjwPcORttIK4Lzgyn1ldIAY1YXgw5ce+/St5
alzPWBm80Kceh6cM8gcFQdg410pU49eNX2mCE/Ik0D2VpgQ2SFIpQidWG7JGqDggAdWlQ3G8m6c0
vnyLNvUfhP3vPIqHwiyo8oLm1L0wkldP+ZGLDeU8VjO/ifPlg+H+hsglc1QBV3uBtOZPId0NuVZ7
Ef2GKH3NhdR+33M6BWwNF0uLWJrDG0DvBD32pz3iRCMeAwEYdJlPq0s7N876PVzCFAS/Jvwc3QBU
TKeCklNYM9Pvga1ArkYV7l+gjFBZuX/7f9gOMsTTwufc8tI8UhDOypAICraqwIZIeUqLfwEXQrWA
V1Jgu6hQl7AssrurGFrjHrof8B/teYcEcww4tNVzwGuvrHDuc1gw95v6ldvv3Mds7DiRtpkMuBWS
Q2ZkDqR47N4ECfRcfaYu/YRx29CuJgkKNWBhhqXVgENbZupqC5+Lwm5iZo124BsPP+5PPfJ4eIyA
JFLmUvR1hO2tB2UDH7+jSP7thjQ2MLSe3aXrLtDNb0Yq05F6fU2nTSecrPIRcX0I4w90EBdIBHb5
BZkJGam7gfpObxrKvhUts60xZXz6PJniAP6CfnpAsPATewvmdv85CHIakdoTCtixo7QMgRcP7seI
BI3vkkgQgHZKBG6w3VS2kymJiTo/x4OnNcqgvu9mMK7uneGZuonDmZZ/+gAX3J8URB8yYnJSFkha
M4xyvo7WYMrzmKQ33MhummgltN8FdRDFoYoZVlorODVYAv9HBRNWN7Nj7HTH48kYOK5cp5LfjOtA
8X3qOHxgMTs0SEwjySeyHM0TYis+4Y1lSZ1egOm7HX1pGaIpkh7xXEhkr1lyVFzJwCayo5jwyWyh
tz44MQpiCJSwXQYf1NSzPeEu2Ml/sp7Ua7V+ReRtc21jGmrVazb3UNjdYdcLVqj1o31sn+VciBnm
9DHmxBq9UWRxdiGJbDa9a+g7lrO01PEbAuSRMEjoBD6rEQ9h3c52+jo38VpHG0mVxfr2eKUdCfat
S5hzGRFNtxUjz+M2uuVJNiPs1JwxwFX7WAK6N+IklyCuTXrAhvEg4DubYenAt0kpljJEaxL9w8Vg
kmjSs6ngi62eXCe9i/Td12AQpNH0ZW+WkccNCpI8EohvEoulRFQOipEfKrdvb5VH3JhfMJIXKb8k
AeqXYzuvLop8S7YKIKr66rcDPghYAQtqFEerB+Z+q+5schSOued/Yzor64QFO/aZEtNX3LNsxWef
RSVskdTtmswmvwxHrZ9hmK2fsb5SeW459ZhVYkF3aH6d5hS2194lBx0d5vk33kfsW4085C03kXu/
IfsVVXEgVvf4X0Yu8OTW/tR966v57b48EB+agqlGZupqgVqnd6FyWqZqHL8ufTEz7FA19/JwHOTg
b0VG21IXrAAs4uLkhKZ6gbqSpiPZwjCxeTysg2lxVgd/DGzVlWv5T+twnzMiu4mw5tVnypZhAaFD
mUB8yFDiMTD47t5umQ48DuXbEilty/dBTdL93esc2AU4X4FH6t9JvO+9jI0N5fCknfliav/KwgOw
w0e+p9N2FrM7SuTW9plpctbOzpRPT7KXROIAPD+BGKx1N6TmpXSLcz8OrgdKittUVi5ts1Pgg4Xf
jX1W6tASZSkAPAeE9lcoDRFNjEXefrAvslIU6pa0FAGN1KTojzivCXZebWxhpLSvIPureuOUnS6g
JxMSH/NXUv0SfI/YAy6eOKw5yTwi16ReILM5FW2IgkaJW59mP4qD+3aQtcTAtR8dJrLkN4zt/I2c
U0vA3hqRP9xo76kBbVk1T2pPDguJC31TKwNea/dK5MPcIcxoDAjfUtlwvLIFBCSb16kyH8wb4XT/
xF3BxLZISVie+fZcmXZcn7vyrc6aT1uUeJQv7ciIcr6mX2ZWuUysMkrOUz/e+P7PNBFOI5sUlfPi
Nos2K8ImZ60cbeFzpdix6jlt8ohk2VvW4ugXYrbjbSkRHkI2PiX6Fity/WiZR5SFFfcKW/d6Qzoz
PNRG64Zkflp8Hh7FknQMg4E9ujD3f6YQcanaoB3WlhbSYIG25W+tlOAoQgzOAUk4V9/b0SCI0X2K
W+tWm+2FKc3zj3As8q1Ndirx8qT9sKczEe3uAlO8ORKTKX6VAWjwwf0qz1HI/tUoTtZrm8nzIkr6
uzM0CW+fkvZGrNz847vGvkD+lps3rWTg7iXdpgNHEhjF22q6TyTYvYvDc+5djuBOm2bFbPwO/9KS
w9YxVo6fOehs27m+v2LXtfmyPqBjUg8FW90K8h5GXS4kzAulpZRk/cfezssXVrcTrjWZfVro9m2e
JIqwOdtpyRqT8bJUIhzQ9GNuUxFkLsmjb9kriuxPsnx8QSfn7FCHku4UbS+iDdOL+wnxsBZAz30V
DcP2rj7tQxNcl5w3H6cMry7C4QIxKvROEb9gZHLUi0shNhSxO3ji0RAFhzebspBZC0QA9XDFd8fq
7aAHsjunyaVul2xz5+9gbCY5Q8EO9frjMh+NvPVICWbTM4Su3A4rL3I/M1htt6rSKB7ob/HrsV8U
VMa1NLet+PvXnrJ91Sym7ThToNvVn4Dpm8Uv3b/Fa0EGx2WNAhYbvz3WO+Ub3u9lESE6q/MzHHyI
ENoSQKIxOz+uw5dBTgHqcn/ULGdlYcsLstuil5GOQf+HmmaCt2zaiW3BAu1K9vf4QDpyx95H1In+
Xu0li5LTHOKEue05xkw/u2PIdRvQyN2dLZaTx724y6WR7NtRTTGPc7svXsX8Qy3bi4tSh9EgVf37
SuxxAOQo+f6zVSNahrWM7Qfw0rKmNl4phHtn+76VrdfbJKYC7CqYM3cb2s4buuMv7D+e3wAtXSCp
LHKs1nG0mKHQJ5MnnN/yWIib3E8R8YDksg+pzXL2DYORYes9lIj7B8gD2F+NHVxzRum1rQMOCXyH
9uELPZn1xaLeTUUe8q3zIgwwD71Hwud2MfXQJ74+rWNElxmjLb0RLGzTXdj22Td59/l68ruP9Gb4
YOP2AI4IVTbh2vKD+A07wbrAjx5YBuppA+k22eW7RKVsGW2BdMfWbOTkQvEBKmP7M5IbSG7SfmBf
FbuAnz/wh3mcmcW7GRos4Hml6EG+2niYPYTfkjx1KsHMQh3hA8V1Io6wQUcJKHgX8tNTI2WtP5AN
3iOYYsd3NLJsV979aWE+FaGigmAywUvq5g3miPgFPSf0hGArrOgq6Q0LiKtNMZhfDcKGYQatn0GR
IoQn2j5co5F+g9EX6BqruKjZCDbfySPd9FWcuT628FMrOiJENaqGVFolNl+yZYBfJtukVX4kzCsM
MzC1IrAMXrZHDsTYT814qXcXdcyfB2UpOdn3GqmrQ5M+XBHw6aX4u9cnL34HrjTvdtxcpivABbbc
oHwFI17PCDb3qeDeSG471D1dp2d6Z/1MMtLtsJETlSiY3LvbFLM3vWxeTzSWDxgUOhTZ5uawt7Al
IdcQ1Ok9bxLJvxgTnY5ZxXB/2ty5fTRGuZvEAPHj3C0zuUoRs1lgve7t6TzgrgOumbZolYxZfr7U
TM7cGg6l+fQQWrfmFMmjq2B+Zd3q4XJG5EY83GTZRNuu7nzMERDTE5VuFCFwGsCwOMfZMxkShGbi
ks6GCC3y1Phl1HKonjN5JwdtMQrLXLf2SSFGyaEE21qPSEzHQfvh3/vhL/yNG0e5J3Ycjyw887LS
K5zVTWJfpupsuP8cWpI78SBX9lVihS7XEZYyhvG5JwBLvLa1FQ5l99LQrFSfovNZ1KDg8cYddDwm
L9ng2pMTzdrEafq1F3oySwtvMA0mNWi4Zo7oqPY/hERmt12XtRfd1KQQctUFyoqQfv7lL3F84z1d
8VbcNzHckNCkIccQ5XDd0oEa/iRh0zxY2fMmZqQTN9CfTVspHADznxGXSrRfgE98lZcShrFeUtRV
GPY9/Sd0CwKOUlr0O/TA2WPPkXWCR2mcX8xSMaCr9/9fywJKp7uSAVePZlIRE/0zG12tdYDPXSYh
XZb8wu89s7C66vBka33CSmONaGITjKTp/PF15ENK1AB1bSTWUwy1ut48tzE3YGDHTiNgWmPF+KAf
Oby8VE4GFXImGe2TiqwftidwiIN+qcUyc304ClrFG2hvlsUHCqBNCVhwuUmcVOaXnOgFiul83Dko
pQRInKqVyGuoU5wae23WORti7c+/htJFOhWRzzDl3vqZewxXroe241dOwnXSel4TOhOJgv1EAQvn
28Cl3G1WHn9nXvo3JN09m/dU3jtmRwq95PSOSw8jGFCmEDd3jzTRlZAckhaOm/oY2hma52POJ2IX
oP1bj/3dOkwnDUEhR6Ih9bgr7Y4AVHuCAeX37CQlTU14e5lozw3eDLqW5MTwrw/bkjSruYGKsbVn
0nYSmIiWoWnPWq+6GLozA2kkkz6VEw3MtGAlTrFtVeZqfEq/INwmC7G12GoSYUU0WA3SIl3F/4bd
GYytcjwu/GqcED2s1KY7Yi+oErT69i0cdYhPrtni16lrUZTrbbpLk0h3gRzn0RBSTF7lCk/2wxe2
c9EfiXRwtI8r1Z17+K9NF9Q8eQm8d+JJsJScwPDOKlvy/tfMpqm9E3F6YOKBqx0sepL7WA0dz2ke
WjmcOGfLHoL+kndAaXilVo/7qot3gaiBVWrzIVxf1Mbvmbt3qrg2HvAxYKBr73JjJIRUWmcjLs0k
vu8vx1EBz8ZbZtlPRwOFd1ka5/F6b4r2V4CvmE1/70Hhb4ZNngxlmEuIzb5DkbmnCEAF/MyxJZJa
Pp3k6d6hKQi8QJVyIiJUppudIqSpyeBX0pwpfIVHmofum2GGBLn0CpUqcsYfISFGFnwVUIVa9DkK
GfPk/m2n1a3nXpC5kbqjW+B96jX8jAGjwGY3BZh0QwDP2bbvx/j2CRsQ2eZUGZdTCIhDcdtx/8Ln
ygZZZRFFF+ZjvrxdA4EaXqo9dJ/e/gljE2VY0PU9XJdw0jb5C7IVpGYMMGgpeCilyLcBvv2VdcEo
UGxiHCXx/mAuUc+aW2gLOyqCJ8BXAsmKjCDvS+0qnG9SU0lrx60gZGHDHA0nurI9xHsak9K/L1aK
FfUsjVYs3Pcct+N4PXPfJ5YhdYjBzYfAvT1AivPUrR6y29BzqXGxUjjXGmOCfMr6pLfsonpfQEWl
H5hGaotUKAyOUqA6l2ex29WtaHz1H25WFsYGQe4HKDGg7hfg3bOio/8+yWj3v5o4A0cqZpgo8ecR
zwJR6pxj5L+3JlMa1cTCRKOkgZYgBmQDlgy6vDzC0WKhYldLkBOosfRqZ3H4bkr0fz8SXkwxh7RL
IZbA4rs1WvagPMorAYuI8OvRekzIr74fHq56Ke41cBBuVyoFY5J/g8OUWfZi59WNIv8yboHLQ5hV
JDNcsaroLwPBb2Pl3A9Nzl4RRMXxV6IAZuYEWGbl/MmPfUyV2xEgiLmtOLcuzNGZPgPG2ZHyh3wD
QWZVIwu//2v4vudBFr18PQMpqOrlCpGC7ztxzxiDfPeGbjKOGiio2gqfUVgji7waHs3sQltuuU5H
wcqc4hSyxylDtxQ3xrlNnkWTuawrcMxfxfE6luY9ii3X0QYgiK383YG1+HFvg2HshNoJQLNrV3tM
DE8TLx6SUtzijhBq0axfN/mSXdtmIIW1yKMY4kZOfZXv2ZOlmo2BdhcwZYG9BFUuAlRsdQjaS+iU
M79eXIYpVWMByBJhDOKxj3Kv5lFKq4HZl7u1/hxYwrVhgDiPm+sG38XnWZFyiLjHmz3hU7YLEnbk
vWprCbu6Z2asLwTempnwc58HJomtoDTBf1snkO9it/c1ja/k+fVYeNzALuwLInHhQJDCGP/mARn1
DuzINgIYflSMjk2QRys9URiAy9QhRzMW+9qlRa9qcWRp8iXovt6TGNoAdf23HcfRS35WdkO30anA
rHZ1zAHp9Zlnu+xhKQvyYHemvh7oGUcg/JdlbLO2OTyj32ndCcyzMpVd+eIV66cOn9hEMwdj1OQz
DgB2WjkL0Dod7YDAOBrOUBGBOKb3L7ugyeQL40DfWg11VSStHpVPnH1bauaGFeB/yQ0OtXeMbA90
K+CUiVyQxQV8YIArodMs3HvoSZLjO4VWr5GjTevTNfL9dEKDX/ce6eGusW9TNfPDceWQD+nfNXsj
tiBVlMRIWKOFhMgocXrtg8XFWkW3fxK7nh2D8HYcSxyGhA0+Kn9j2tUsnRgZcFTuhXz7wwR6bF2d
wNsx3pw4aq2sIodrCtNyC7eO2w3y2PlfdPdAE2QI8YXvFkehamfaVlrEqMgSyZA0lmyxt2FYBIoP
0B4n6sLmwR8XJH+t7/ozb0MBIyqZHpnVtJgGTVhluwnkwqheqGeKf2YhPXYPlIR6hGfsEOwIKWhb
LeLTERAbd/lVLKROnfPmtqv7cS6IqXTe7qj7nVaAWorMCczwzF/1wwzJDj8pVqzvbcn7xTbtKMjn
72p70JvbFPArLIRe6RF7EKRv1IxbE38JJ5XX/oApnK6AqpImNPWhbgwlJHq6wPe4JiBnw1tRxut4
oVfxBOxFJxFNLtZFFdNNfzFXFw3mD7kNemWLwPw5C7LcjpHmovGrlNlQjHos00Ts/ovMZH72bUAM
ehhJRa8tB11e+zCPe1jp4skHhjHMXx7idSV0UI2rf3aQ4iR5p9SsxtmTmGxt5UJESbusxX/s7/Q6
6bsRcpT6Ao8oOMioYRFyONYJOrdBPohwgH0niig5tw/sRh9/t1FmdZy3dsh5WEQRiELcQkTNsFqO
vejxoNLRu1AiydNeF9pLXV1CycnZYexEADfchLVFTXMfhaCo8cr6B6Xhua7VuSRms/ljIV91MEM2
DqMtHTukr4loWCs28q/PyFMAvaSHs87Qd+IE1ZsIfQaETjaAfoBU1Oqq3odCTIF1fsbR4Z5DR+d2
RNYJXw4d8DUtpfCbyLuQdEzRc36N2obEsB1MPWzI/AQJP0fVbepCrwpKM594lYjh90wgYDJLXZXD
xSBhj6L4Y7i6fDjv3umvAzPAJFZ4MfphpaM5asPrgzDGd8cjrUHBKlTyRG43KEURI3Vt5gnyM4tp
2tj7OyGT+0jKnw4FGYm06aAlC7DiCHlK238ws1QtNWB5CWnBOYqZ5J9oUZ/hZv7XFbLeWBHRU21/
bfFC9CsHXW+7Qrj9Wr4bQdDFUDi32kHT3w/lduArvpTDk6LP+6XpWBU5EIGuGw6wePoypnEAiC5j
2F9S+2jghcPWMRdz7llKhLdB3fj61o7Hhui3/qFUXqmdIuuJAfcFCXxzndHWKrTqh2wnSRh2hfCJ
xsFwyE17ln2u26q5vtcV0k0H+gRZzjWFhe/uXXBDxQtDRN3TO27xxo50f/fjGV+mXnk1UI1etEUn
jAVA8ZJlWmRal+YoEp8uplkoCOEQtgpjWbHHGuod8ZGD3nH4XWfpeeXchoGJ1Gku4mRwL9gyqZHr
CPCNeqc1SsKszijJHSK0ubVhU1TsFJP5/rwZ2YcAR4TNNsqBCD4clTxCSWxEf8ynRy+dAHvSk963
4t+v+FODqzpwMhXi0UmB5OlYJL5z6vgRWL0peY5FypVEJVNsh5l2zUDO2f8Png19vmunBEH8pDmh
cIj0xTPEzWsxNf+id5TdJz2PLrgg93qkC4xaA7Wh/EmcqmCCaNVyBHzmy2E63gkf9aKwFUO10jqN
XjTaFZAcQ23fdvBOSX7ja6bFrRF3uQLk1qfNDhSNjHI506OgWnf7UacUkHOnA9JiREV8zux8l1lK
6/T/P897chi72inFsxFoRbTeh/0qv7mEUf6dc4mLtB5aVOoojwgzf+58YA6oNTeDuVHc9uR4HA+l
66n05Ip3jIqa/Y9XLvEeWDBFFHX12khAHGdIgdYC3HrdR/7hQZKIzB7/L7t4cdXy7WLNs3l97uKy
Nm/duDK6dBxe1Xq7bjwOJ5XBoHl7rilQDoUGHpy/mciUsSTovfgo28uENZ7shprljWg5FYaxdtaQ
ZVJCWiPi5jZ/QX9AYlgbE3VFBbDLN+0HnurCVkXgWzW4G3agHwfwUgC63/Zwb98B7xjH0yBNo4mi
1ncJ1+yhtZ//RuI8C7I2Q9uXcnGWn0WdKQmEMRY4wFsefXUjVO4soePu9x9+czz997PdSdpmc5Gt
/37xuEcDAOe2UQ6gwCFTyeuETfCXdjihaDBIhdsmanTYQyeK9us12Ujl5BrBI8LSJeoc5Y79Iksk
7rodRFOo/ZVYsT4xjSIP0kZIxND3WlWNUHVhJyO5cmNIgQc+t1YSno6NCNVS6tT8Q5cyLQz2Oe9z
isNdkqQ12YGqrN0tZOScW2kTAAI44IHDyCXD8Ob2fIdan9MzIWEUcaUMaEY/nTId6r0DJn/ceWJv
uoQcE2uIHurUjd/igUxoHf6G90yfGicwe3XVYFSHdrrTApvJKPdEnnWBBfPZrdtMQ087HZ2AYg9V
1+KFADTvJKyFjRToMcf3gnIsU5VSu6ympuaC1q3m2B1KQgd9DBTVy+1Nh6h/lgA8DKg9gmeajrII
bwqwzM68RdY2/a1pGe0/zPyCT7qujaRW37ERY5JRv60MLrtQsA5xNsTVagSdnvQxhMZ/Gts6dJnu
2IFCBfO/NxmCoeejzRCuzuMGQZ3eTFuHVcbfI5FqH2wxGeBrRPFB4O4JBP7tNxAji8GbzMDISEiD
MW+VjVDrt2nSZOLYY68ODRkuoAU/W3Copr25+AJ7uXiaiV4I4esiwRoXq+lMoIxw3fTJTjimwNh+
zgqWq3q3yJcm7VQmcL8TvIJ/mihD/sqaQ5qFO4HKM8pMk0DnqrFprbxnPnpi/9tbVCyyn+NK00uI
wZmbNruAS1p/XK15YToG1SEkIfD5+P9V97RRfWX9yH6ZRRpos86fEIi6HjAlnGS/CQwl30FlJ6VQ
vKzux9bb9kvDtKWRJccfckAsTHJG6RDvKWEYs6IzLvMltTI1GqDN9fhrO9Wm5IK5Q/DyugJXpxj/
f9TJEQh/OBYn85PRoxTyxkGr3EceW9cAk15rkbsfH0yXBcD1INCgMsYStTwdT7W59HTc0mvSrSSK
ovA6SHwtlB2FHvQKH9s5ThBVJZxS/tXdE24Qu/L6BRT/WTj7c4GJr84l0bLv4QuNkqE/nhef0N2Y
0W7mKjB3s532fzBgvzQmpWfhZqz3cASRkC9biwlQhTVUGoIFaEgq52wrQgO+s1O31ulgJ6t7vqfa
p9s3fDlqJwGsHgsVLpSpOEmNkziof/4lB/5kQpwdt9x5coWUmUPb5bZ0KTnnMFCx6qRE9Jt0UXaX
2xkmPQJr7hdnfJmND9G+GB43rm9TZ8xZcmvHHSU3NP7021fjI6gdlWAWd/XJVmi0PzOqIkKjgq6X
gWXBxNlhXM5QjisVEI61uigBlAumkocXmx4lipxWtjy7UF8ZndvmJ13HWN/9t08WFR3sJAWIGBPG
gD+1uGvu6mGFg175qX4jYG2CyMGtYtdZKAANxUQnx03+Rgvg6KdPdd/bfjDhhi5pFY4xh9gRJekw
APR7MT4gZQMUjM+5kDZqPJNikABxvLo6dQaOV38NqlrKOA0IGjFqFGBndRjDZKMzQyvy/+f8od9T
miVRe7vozueOArGwOUutSI0g8Qhh5zgiC52fUfaSNZFcTFwmGY8yBipijWbaxsRzHip6IzxYH6hW
E35AZF2RGRXyhU4gWykExuKdkg9kmMv6zIBbvljsm2+5ZoTMflVf9qrtUWs89Im/jSsd/BCngiI2
ruV/E/GQgoFcqj4Wjg9vFtY45jfwA0t9I8SiY+/WMMrZNMl3FbW2o0xQeVWcxFj8pYBhXVAcf2+R
C8j7jp7/Zt/c75BRpvbhpNbn06zv314vSKyAOIcAK1UFG12KDVwT/9lQxKnsxrqLRsnMTHtmNOLF
IdHC3pmQ/r2q/8P8YVHtZSs55GkH1ki9pza9lOOtAL/53+5W95tKW6asKHXPy1A5cJExZv+Fo6yR
zpIVz9Mrgpz4upxmHmPe32BL1GneQAFcpJgQlnIHGWDZHzNLd/fKj4plsjljn0SLFrr1oO+gP6MP
DKS33HeocLS3nT9rua9jXeuDzMUaWNzYzGAQXUeWKm8HABkEd7sEkvOp/rvXqO1KFBSEnD5Uc9Vl
lINgWg0Oqo4/KJ3sLQQ7oERuY8bt0S43/iPpmvW3nZSy9Pl6eA7VOXTdaMGRp1VMB0pkCZd5YX4K
7XavHn1Z+BMzQk9coG0PK2b+udnVNaRPWJC7IaqZQbAtdROv+Lk6HSC026bCYd2xyuaqjKYaJ15T
Cmuz9lwc2z78qaDdbnJf93gp4PSVCi6VdwJ7WFpJxMEPivqLBwft8LxWB5KS8WFLAzkg+i/moWIp
3qmFo4VGWWJBLRlOg30xW+HKiIbmJWGxbIW/oT4fde4SQtptPFadMf+MvHRDI31GBH2bueEmC0gL
UgsgfzFvbtL/V1PTuc2Wgv6+FBbEnDfmafqlMVfrZiHjpXSssuyXjh0HXdzaV421Eh02tnTHr6yl
8onoqGwrQbwxUm2aLtEKVCymX68S1WiUgkin2taEwaszRRSDvqFjc0RZObzMaiLn+UCFKBrirNxx
3koINa3uGel0pYtwazwiuO3l72yiDkSOvpCxqL4hUr1V47IULDFWfVmnu4fDqLV7jGA0iFAJQwct
d56Pq0PszEnd0TsmUT5fqh7H1FwqTQ/kt1+/+vWHNwTgZCBiys/i1A4QYqn8M2QFe2mnf2p6ELNM
G/jF3+fKn8mBSsrp6V2VGoRkEBjjNa3PZeO0N3Gm5ixSz3kQrhWMCaAUl5+IvPuYSOw4ZgGO/DR+
tB50sA1EKPY1qnZHppBKsdlFNkCkAvmjgphXcrmfcPXYAxl5eXtGfzQcoB164oVpPFk1bX5JodX6
cwUsiGoFF6m10XcFjQLMRbhRFUR6FdfsgZgZxQFf9ffBIG9fFVz2k4KjzDjv10TjEQRcoCmqt9qs
+O4a1mPg2w==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mb_block_hdmi_text_controller_0_4_blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mb_block_hdmi_text_controller_0_4_blk_mem_gen_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_blk_mem_gen_0 : entity is "blk_mem_gen_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mb_block_hdmi_text_controller_0_4_blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_5,Vivado 2022.2";
end mb_block_hdmi_text_controller_0_4_blk_mem_gen_0;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_blk_mem_gen_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 30 downto 8 );
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     10.7492 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1200;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1200;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1200;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1200;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute X_INTERFACE_PARAMETER of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_INFO of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute X_INTERFACE_INFO of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
  doutb(31) <= \<const0>\;
  doutb(30 downto 24) <= \^doutb\(30 downto 24);
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14 downto 8) <= \^doutb\(14 downto 8);
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.mb_block_hdmi_text_controller_0_4_blk_mem_gen_v8_4_5
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31) => NLW_U0_doutb_UNCONNECTED(31),
      doutb(30 downto 24) => \^doutb\(30 downto 24),
      doutb(23 downto 15) => NLW_U0_doutb_UNCONNECTED(23 downto 15),
      doutb(14 downto 8) => \^doutb\(14 downto 8),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '1',
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_hdmi_text_controller_v1_0_AXI is
  port (
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_wready_reg_0 : out STD_LOGIC;
    axi_aresetn_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    axi_bvalid : out STD_LOGIC;
    sel : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rvalid_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_aclk : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    vsync : in STD_LOGIC;
    vga_to_hdmi_i_21_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    vga_to_hdmi_i_42_0 : in STD_LOGIC;
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_5 : in STD_LOGIC;
    vga_to_hdmi_i_21_1 : in STD_LOGIC;
    vga_to_hdmi_i_42_1 : in STD_LOGIC;
    vga_to_hdmi_i_42_2 : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_awvalid : in STD_LOGIC;
    \axi_rdata[9]_i_4_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_bready : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_rready : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_hdmi_text_controller_v1_0_AXI : entity is "hdmi_text_controller_v1_0_AXI";
end mb_block_hdmi_text_controller_0_4_hdmi_text_controller_v1_0_AXI;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_hdmi_text_controller_v1_0_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[14]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[15]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^axi_aresetn_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[9]\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \^axi_bvalid\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_rvalid_reg_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal bram_addra : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal bram_douta : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bram_doutb : STD_LOGIC_VECTOR ( 30 downto 8 );
  signal bram_enb : STD_LOGIC;
  signal bram_enb1 : STD_LOGIC;
  signal bram_enb1_carry_i_10_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_11_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_12_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_13_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_14_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_15_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_1_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_2_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_3_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_4_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_5_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_6_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_7_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_8_n_0 : STD_LOGIC;
  signal bram_enb1_carry_i_9_n_0 : STD_LOGIC;
  signal bram_enb1_carry_n_1 : STD_LOGIC;
  signal bram_enb1_carry_n_2 : STD_LOGIC;
  signal bram_enb1_carry_n_3 : STD_LOGIC;
  signal bram_graphics_i_19_n_0 : STD_LOGIC;
  signal bram_graphics_i_20_n_0 : STD_LOGIC;
  signal bram_read_pending : STD_LOGIC;
  signal bram_read_pending_i_1_n_0 : STD_LOGIC;
  signal bram_wea : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ctrl_regs[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_regs[0][31]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl_regs[0][31]_i_4_n_0\ : STD_LOGIC;
  signal \ctrl_regs[1][31]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_regs[1][31]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl_regs[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_regs[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[3][31]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[3][31]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_regs[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[4][31]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[4][31]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_regs[4][31]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl_regs[4][31]_i_4_n_0\ : STD_LOGIC;
  signal \ctrl_regs[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[5][23]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[5][31]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[5][31]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_regs[5][31]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl_regs[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[6][23]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[6][31]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[6][31]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_regs[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[7][23]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[7][31]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs[7][31]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_regs[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_regs_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ctrl_regs_reg[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ctrl_regs_reg[2]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ctrl_regs_reg[3]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ctrl_regs_reg[4]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ctrl_regs_reg[5]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ctrl_regs_reg[6]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ctrl_regs_reg[7]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^doutb\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \frame_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal frame_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \frame_counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_counter_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \frame_counter_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \frame_counter_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \frame_counter_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \frame_counter_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \frame_counter_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \frame_counter_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \frame_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \frame_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \frame_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \frame_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \frame_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \frame_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \frame_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \frame_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \frame_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \frame_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \frame_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \frame_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \frame_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \frame_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \frame_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \frame_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \frame_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \frame_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \frame_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \frame_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \frame_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \frame_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \frame_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \frame_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \frame_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \frame_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \frame_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \frame_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \frame_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \frame_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \frame_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \frame_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \frame_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \frame_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \frame_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \frame_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \frame_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \frame_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \frame_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \frame_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \frame_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \frame_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \frame_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \frame_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \frame_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \frame_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \frame_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \frame_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \frame_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \frame_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \frame_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \frame_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \frame_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \frame_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal g2_b0_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \^sel\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vga_to_hdmi_i_100_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_101_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_21_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_42_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_43_n_0 : STD_LOGIC;
  signal NLW_bram_enb1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_bram_graphics_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_frame_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rdata[0]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \axi_rdata[0]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \axi_rdata[0]_i_4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \axi_rdata[10]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \axi_rdata[10]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \axi_rdata[10]_i_7\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \axi_rdata[11]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \axi_rdata[11]_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_rdata[12]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \axi_rdata[12]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_rdata[13]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \axi_rdata[13]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \axi_rdata[14]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \axi_rdata[14]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \axi_rdata[15]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \axi_rdata[15]_i_8\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \axi_rdata[18]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \axi_rdata[19]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \axi_rdata[19]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \axi_rdata[1]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \axi_rdata[1]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \axi_rdata[1]_i_4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \axi_rdata[20]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \axi_rdata[21]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \axi_rdata[22]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \axi_rdata[22]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \axi_rdata[23]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \axi_rdata[23]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \axi_rdata[26]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \axi_rdata[26]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \axi_rdata[28]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \axi_rdata[28]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \axi_rdata[2]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \axi_rdata[2]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \axi_rdata[2]_i_4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \axi_rdata[30]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \axi_rdata[30]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_rdata[30]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_rdata[3]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \axi_rdata[3]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \axi_rdata[3]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \axi_rdata[4]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \axi_rdata[4]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \axi_rdata[4]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \axi_rdata[5]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \axi_rdata[5]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \axi_rdata[5]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \axi_rdata[7]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \axi_rdata[7]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \axi_rdata[7]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \axi_rdata[9]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \axi_rdata[9]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of bram_enb1_carry_i_8 : label is "soft_lutpair56";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bram_graphics : label is "blk_mem_gen_0,blk_mem_gen_v8_4_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bram_graphics : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of bram_graphics : label is "blk_mem_gen_v8_4_5,Vivado 2022.2";
  attribute SOFT_HLUTNM of bram_graphics_i_20 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of bram_read_pending_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ctrl_regs[0][31]_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ctrl_regs[1][31]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ctrl_regs[1][31]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ctrl_regs[3][31]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ctrl_regs[4][31]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ctrl_regs[4][31]_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ctrl_regs[5][31]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ctrl_regs[5][31]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ctrl_regs[6][31]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ctrl_regs[7][31]_i_2\ : label is "soft_lutpair50";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \frame_counter_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \frame_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \frame_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \frame_counter_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \frame_counter_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \frame_counter_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \frame_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \frame_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of g0_b0_i_1 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of g0_b0_i_2 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of g2_b0 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_100 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_101 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_103 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_68 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_70 : label is "soft_lutpair60";
begin
  axi_aresetn_0 <= \^axi_aresetn_0\;
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_bvalid <= \^axi_bvalid\;
  axi_rvalid_reg_0 <= \^axi_rvalid_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  doutb(1 downto 0) <= \^doutb\(1 downto 0);
  sel(6 downto 0) <= \^sel\(6 downto 0);
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88880FFF8888"
    )
        port map (
      I0 => axi_bready,
      I1 => \^axi_bvalid\,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      I4 => aw_en_reg_n_0,
      I5 => \^axi_awready_reg_0\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \^axi_aresetn_0\
    );
\axi_araddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(0),
      Q => \axi_araddr_reg_n_0_[0]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(10),
      Q => \axi_araddr_reg_n_0_[10]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(11),
      Q => \axi_araddr_reg_n_0_[11]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(12),
      Q => \axi_araddr_reg_n_0_[12]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(13),
      Q => p_0_in3_in,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(14),
      Q => \axi_araddr_reg_n_0_[14]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(15),
      Q => \axi_araddr_reg_n_0_[15]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(1),
      Q => \axi_araddr_reg_n_0_[1]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(2),
      Q => \axi_araddr_reg_n_0_[2]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(3),
      Q => \axi_araddr_reg_n_0_[3]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(4),
      Q => \axi_araddr_reg_n_0_[4]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(5),
      Q => \axi_araddr_reg_n_0_[5]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(6),
      Q => \axi_araddr_reg_n_0_[6]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(7),
      Q => \axi_araddr_reg_n_0_[7]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(8),
      Q => \axi_araddr_reg_n_0_[8]\,
      R => \^axi_aresetn_0\
    );
\axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready0,
      D => axi_araddr(9),
      Q => \axi_araddr_reg_n_0_[9]\,
      R => \^axi_aresetn_0\
    );
axi_arready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \^axi_arready_reg_0\,
      I2 => axi_arvalid,
      I3 => \^axi_rvalid_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(8),
      Q => \axi_awaddr_reg_n_0_[10]\,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(9),
      Q => \axi_awaddr_reg_n_0_[11]\,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(10),
      Q => \axi_awaddr_reg_n_0_[12]\,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(11),
      Q => p_0_in7_in,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(0),
      Q => \axi_awaddr_reg_n_0_[2]\,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(1),
      Q => \axi_awaddr_reg_n_0_[3]\,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(2),
      Q => \axi_awaddr_reg_n_0_[4]\,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(3),
      Q => \axi_awaddr_reg_n_0_[5]\,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(4),
      Q => \axi_awaddr_reg_n_0_[6]\,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(5),
      Q => \axi_awaddr_reg_n_0_[7]\,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(6),
      Q => \axi_awaddr_reg_n_0_[8]\,
      R => \^axi_aresetn_0\
    );
\axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(7),
      Q => \axi_awaddr_reg_n_0_[9]\,
      R => \^axi_aresetn_0\
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => aw_en_reg_n_0,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => \^axi_aresetn_0\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => axi_awvalid,
      I1 => axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^axi_wready_reg_0\,
      I4 => axi_bready,
      I5 => \^axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^axi_bvalid\,
      R => \^axi_aresetn_0\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[0]\,
      I2 => \axi_rdata[0]_i_2_n_0\,
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata[0]_i_3_n_0\,
      I5 => \axi_rdata[0]_i_4_n_0\,
      O => \axi_rdata[0]_i_1_n_0\
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(0),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axi_rdata[0]_i_5_n_0\,
      I1 => \axi_rdata[0]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[0]_i_7_n_0\,
      I2 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(0),
      I1 => \ctrl_regs_reg[2]\(0),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(0),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(0),
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(0),
      I1 => \ctrl_regs_reg[6]\(0),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(0),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(0),
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => Q(0),
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_rdata[9]_i_4_0\(0),
      I3 => \axi_araddr_reg_n_0_[3]\,
      I4 => frame_counter_reg(0),
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFAE"
    )
        port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => \axi_rdata[10]_i_3_n_0\,
      I2 => \axi_rdata[10]_i_4_n_0\,
      I3 => \axi_araddr_reg_n_0_[2]\,
      I4 => \axi_rdata[10]_i_5_n_0\,
      I5 => \axi_rdata[10]_i_6_n_0\,
      O => \axi_rdata[10]_i_1_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => bram_douta(10),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0EEFF"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[4]\,
      I1 => \ctrl_regs_reg[2]\(10),
      I2 => frame_counter_reg(10),
      I3 => \axi_araddr_reg_n_0_[3]\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000202A"
    )
        port map (
      I0 => \axi_rdata[15]_i_7_n_0\,
      I1 => \ctrl_regs_reg[4]\(10),
      I2 => \axi_araddr_reg_n_0_[4]\,
      I3 => \ctrl_regs_reg[0]\(10),
      I4 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0D00"
    )
        port map (
      I0 => \axi_rdata[10]_i_7_n_0\,
      I1 => \axi_rdata[31]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_araddr_reg_n_0_[2]\,
      I4 => \axi_rdata[10]_i_8_n_0\,
      I5 => bram_read_pending,
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl_regs_reg[5]\(10),
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \ctrl_regs_reg[1]\(10),
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020A0200A20AA20"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[3]\,
      I1 => \ctrl_regs_reg[6]\(10),
      I2 => \axi_araddr_reg_n_0_[4]\,
      I3 => \axi_araddr_reg_n_0_[2]\,
      I4 => \ctrl_regs_reg[7]\(10),
      I5 => \ctrl_regs_reg[3]\(10),
      O => \axi_rdata[10]_i_8_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4444444F"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[11]\,
      I2 => \axi_rdata[11]_i_2_n_0\,
      I3 => \axi_rdata_reg[11]_i_3_n_0\,
      I4 => \axi_rdata[30]_i_3_n_0\,
      I5 => \axi_rdata[11]_i_4_n_0\,
      O => \axi_rdata[11]_i_1_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(11),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_rdata[31]_i_6_n_0\,
      I4 => frame_counter_reg(11),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(11),
      I1 => \ctrl_regs_reg[2]\(11),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(11),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(11),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(11),
      I1 => \ctrl_regs_reg[6]\(11),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(11),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(11),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4444444F"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[12]\,
      I2 => \axi_rdata[12]_i_2_n_0\,
      I3 => \axi_rdata_reg[12]_i_3_n_0\,
      I4 => \axi_rdata[30]_i_3_n_0\,
      I5 => \axi_rdata[12]_i_4_n_0\,
      O => \axi_rdata[12]_i_1_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(12),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_rdata[31]_i_6_n_0\,
      I4 => frame_counter_reg(12),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(12),
      I1 => \ctrl_regs_reg[2]\(12),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(12),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(12),
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(12),
      I1 => \ctrl_regs_reg[6]\(12),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(12),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(12),
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => axi_aresetn,
      I1 => p_0_in3_in,
      I2 => \axi_rdata[13]_i_2_n_0\,
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata[13]_i_3_n_0\,
      I5 => \axi_rdata[13]_i_4_n_0\,
      O => \axi_rdata[13]_i_1_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(13),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_rdata[13]_i_5_n_0\,
      I1 => \axi_rdata[13]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_rdata[31]_i_6_n_0\,
      I4 => frame_counter_reg(13),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(13),
      I1 => \ctrl_regs_reg[6]\(13),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(13),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(13),
      O => \axi_rdata[13]_i_5_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(13),
      I1 => \ctrl_regs_reg[2]\(13),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(13),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(13),
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[14]\,
      I2 => \axi_rdata[14]_i_2_n_0\,
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata[14]_i_3_n_0\,
      I5 => \axi_rdata[14]_i_4_n_0\,
      O => \axi_rdata[14]_i_1_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(14),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \axi_rdata[14]_i_5_n_0\,
      I1 => \axi_rdata[14]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_rdata[31]_i_6_n_0\,
      I4 => frame_counter_reg(14),
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(14),
      I1 => \ctrl_regs_reg[6]\(14),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(14),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(14),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(14),
      I1 => \ctrl_regs_reg[2]\(14),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(14),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(14),
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFAE"
    )
        port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => \axi_rdata[15]_i_3_n_0\,
      I2 => \axi_rdata[15]_i_4_n_0\,
      I3 => \axi_araddr_reg_n_0_[2]\,
      I4 => \axi_rdata[15]_i_5_n_0\,
      I5 => \axi_rdata[15]_i_6_n_0\,
      O => \axi_rdata[15]_i_1_n_0\
    );
\axi_rdata[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[10]\,
      I1 => \axi_araddr_reg_n_0_[8]\,
      I2 => \axi_araddr_reg_n_0_[9]\,
      I3 => \axi_araddr_reg_n_0_[5]\,
      I4 => \axi_araddr_reg_n_0_[4]\,
      I5 => \axi_araddr_reg_n_0_[11]\,
      O => \axi_rdata[15]_i_10_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => bram_douta(15),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0EEFF"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[4]\,
      I1 => \ctrl_regs_reg[2]\(15),
      I2 => frame_counter_reg(15),
      I3 => \axi_araddr_reg_n_0_[3]\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000202A"
    )
        port map (
      I0 => \axi_rdata[15]_i_7_n_0\,
      I1 => \ctrl_regs_reg[4]\(15),
      I2 => \axi_araddr_reg_n_0_[4]\,
      I3 => \ctrl_regs_reg[0]\(15),
      I4 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0D00"
    )
        port map (
      I0 => \axi_rdata[15]_i_8_n_0\,
      I1 => \axi_rdata[31]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_araddr_reg_n_0_[2]\,
      I4 => \axi_rdata[15]_i_9_n_0\,
      I5 => bram_read_pending,
      O => \axi_rdata[15]_i_5_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[12]\,
      I1 => \axi_araddr_reg_n_0_[6]\,
      I2 => \axi_araddr_reg_n_0_[7]\,
      I3 => p_0_in3_in,
      I4 => \axi_rdata[15]_i_10_n_0\,
      O => \axi_rdata[15]_i_7_n_0\
    );
\axi_rdata[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl_regs_reg[5]\(15),
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \ctrl_regs_reg[1]\(15),
      O => \axi_rdata[15]_i_8_n_0\
    );
\axi_rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020A0200A20AA20"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[3]\,
      I1 => \ctrl_regs_reg[6]\(15),
      I2 => \axi_araddr_reg_n_0_[4]\,
      I3 => \axi_araddr_reg_n_0_[2]\,
      I4 => \ctrl_regs_reg[7]\(15),
      I5 => \ctrl_regs_reg[3]\(15),
      O => \axi_rdata[15]_i_9_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF75FF00FF75FF"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => frame_counter_reg(16),
      I3 => axi_aresetn,
      I4 => bram_read_pending,
      I5 => bram_douta(16),
      O => \axi_rdata[16]_i_1_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEBF"
    )
        port map (
      I0 => \axi_rdata[17]_i_5_n_0\,
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_rdata[16]_i_4_n_0\,
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(16),
      I1 => \ctrl_regs_reg[6]\(16),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(16),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(16),
      I1 => \ctrl_regs_reg[2]\(16),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(16),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(16),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F4000000F400"
    )
        port map (
      I0 => \axi_rdata[31]_i_4_n_0\,
      I1 => frame_counter_reg(17),
      I2 => \axi_rdata[17]_i_2_n_0\,
      I3 => axi_aresetn,
      I4 => bram_read_pending,
      I5 => bram_douta(17),
      O => \axi_rdata[17]_i_1_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[17]_i_3_n_0\,
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \axi_rdata[17]_i_4_n_0\,
      I3 => \axi_rdata[17]_i_5_n_0\,
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(17),
      I1 => \ctrl_regs_reg[2]\(17),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(17),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(17),
      I1 => \ctrl_regs_reg[6]\(17),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(17),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(17),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
        port map (
      I0 => \axi_rdata[17]_i_6_n_0\,
      I1 => \axi_rdata[17]_i_7_n_0\,
      I2 => \axi_araddr_reg_n_0_[12]\,
      I3 => \axi_araddr_reg_n_0_[11]\,
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_rdata[17]_i_5_n_0\
    );
\axi_rdata[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[7]\,
      I1 => \axi_araddr_reg_n_0_[8]\,
      I2 => \axi_araddr_reg_n_0_[5]\,
      I3 => \axi_araddr_reg_n_0_[6]\,
      O => \axi_rdata[17]_i_6_n_0\
    );
\axi_rdata[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[9]\,
      I1 => \axi_araddr_reg_n_0_[10]\,
      I2 => p_0_in3_in,
      I3 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[17]_i_7_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABABAFF"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => frame_counter_reg(18),
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata_reg[18]_i_2_n_0\,
      I5 => \axi_rdata[18]_i_3_n_0\,
      O => \axi_rdata[18]_i_1_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(18),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(18),
      I1 => \ctrl_regs_reg[2]\(18),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(18),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(18),
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(18),
      I1 => \ctrl_regs_reg[6]\(18),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(18),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(18),
      O => \axi_rdata[18]_i_5_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001F11"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      I2 => \axi_rdata[31]_i_4_n_0\,
      I3 => frame_counter_reg(19),
      I4 => bram_read_pending,
      I5 => \axi_rdata[19]_i_3_n_0\,
      O => \axi_rdata[19]_i_1_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \axi_rdata[19]_i_4_n_0\,
      I1 => \axi_rdata[19]_i_5_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => bram_douta(19),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(19),
      I1 => \ctrl_regs_reg[6]\(19),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(19),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(19),
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(19),
      I1 => \ctrl_regs_reg[2]\(19),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(19),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(19),
      O => \axi_rdata[19]_i_5_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[1]\,
      I2 => \axi_rdata[1]_i_2_n_0\,
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata[1]_i_3_n_0\,
      I5 => \axi_rdata[1]_i_4_n_0\,
      O => \axi_rdata[1]_i_1_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(1),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axi_rdata[1]_i_5_n_0\,
      I1 => \axi_rdata[1]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[1]_i_7_n_0\,
      I2 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(1),
      I1 => \ctrl_regs_reg[2]\(1),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(1),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(1),
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(1),
      I1 => \ctrl_regs_reg[6]\(1),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(1),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(1),
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => Q(1),
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_rdata[9]_i_4_0\(1),
      I3 => \axi_araddr_reg_n_0_[3]\,
      I4 => frame_counter_reg(1),
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001F11"
    )
        port map (
      I0 => \axi_rdata_reg[20]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      I2 => \axi_rdata[31]_i_4_n_0\,
      I3 => frame_counter_reg(20),
      I4 => bram_read_pending,
      I5 => \axi_rdata[20]_i_3_n_0\,
      O => \axi_rdata[20]_i_1_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => bram_douta(20),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(20),
      I1 => \ctrl_regs_reg[2]\(20),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(20),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(20),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(20),
      I1 => \ctrl_regs_reg[6]\(20),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(20),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(20),
      O => \axi_rdata[20]_i_5_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABABAFF"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => frame_counter_reg(21),
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata_reg[21]_i_2_n_0\,
      I5 => \axi_rdata[21]_i_3_n_0\,
      O => \axi_rdata[21]_i_1_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(21),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(21),
      I1 => \ctrl_regs_reg[2]\(21),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(21),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(21),
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(21),
      I1 => \ctrl_regs_reg[6]\(21),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(21),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(21),
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => frame_counter_reg(22),
      I3 => \axi_rdata[22]_i_2_n_0\,
      I4 => \axi_rdata[30]_i_3_n_0\,
      I5 => \axi_rdata[22]_i_3_n_0\,
      O => \axi_rdata[22]_i_1_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axi_rdata[22]_i_4_n_0\,
      I1 => \axi_rdata[22]_i_5_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(22),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(22),
      I1 => \ctrl_regs_reg[2]\(22),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(22),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(22),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(22),
      I1 => \ctrl_regs_reg[6]\(22),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(22),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(22),
      O => \axi_rdata[22]_i_5_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001F11"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      I2 => \axi_rdata[31]_i_4_n_0\,
      I3 => frame_counter_reg(23),
      I4 => bram_read_pending,
      I5 => \axi_rdata[23]_i_3_n_0\,
      O => \axi_rdata[23]_i_1_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \axi_rdata[23]_i_4_n_0\,
      I1 => \axi_rdata[23]_i_5_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => bram_douta(23),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(23),
      I1 => \ctrl_regs_reg[6]\(23),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(23),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(23),
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(23),
      I1 => \ctrl_regs_reg[2]\(23),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(23),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(23),
      O => \axi_rdata[23]_i_5_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF75FF00FF75FF"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => frame_counter_reg(24),
      I3 => axi_aresetn,
      I4 => bram_read_pending,
      I5 => bram_douta(24),
      O => \axi_rdata[24]_i_1_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1DFF1DFF1DFF1D"
    )
        port map (
      I0 => \axi_rdata[24]_i_3_n_0\,
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \axi_rdata[24]_i_4_n_0\,
      I3 => \axi_rdata[31]_i_6_n_0\,
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(24),
      I1 => \ctrl_regs_reg[2]\(24),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(24),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(24),
      I1 => \ctrl_regs_reg[6]\(24),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(24),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(24),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F4000000F400"
    )
        port map (
      I0 => \axi_rdata[31]_i_4_n_0\,
      I1 => frame_counter_reg(25),
      I2 => \axi_rdata[25]_i_2_n_0\,
      I3 => axi_aresetn,
      I4 => bram_read_pending,
      I5 => bram_douta(25),
      O => \axi_rdata[25]_i_1_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E200E200E2"
    )
        port map (
      I0 => \axi_rdata[25]_i_3_n_0\,
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \axi_rdata[25]_i_4_n_0\,
      I3 => \axi_rdata[31]_i_6_n_0\,
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(25),
      I1 => \ctrl_regs_reg[2]\(25),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(25),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(25),
      I1 => \ctrl_regs_reg[6]\(25),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(25),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(25),
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => frame_counter_reg(26),
      I3 => \axi_rdata[26]_i_2_n_0\,
      I4 => \axi_rdata[30]_i_3_n_0\,
      I5 => \axi_rdata[26]_i_3_n_0\,
      O => \axi_rdata[26]_i_1_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axi_rdata[26]_i_4_n_0\,
      I1 => \axi_rdata[26]_i_5_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(26),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(26),
      I1 => \ctrl_regs_reg[2]\(26),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(26),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(26),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(26),
      I1 => \ctrl_regs_reg[6]\(26),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(26),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(26),
      O => \axi_rdata[26]_i_5_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF75FF00FF75FF"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => frame_counter_reg(27),
      I3 => axi_aresetn,
      I4 => bram_read_pending,
      I5 => bram_douta(27),
      O => \axi_rdata[27]_i_1_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1DFF1DFF1DFF1D"
    )
        port map (
      I0 => \axi_rdata[27]_i_3_n_0\,
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \axi_rdata[27]_i_4_n_0\,
      I3 => \axi_rdata[31]_i_6_n_0\,
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(27),
      I1 => \ctrl_regs_reg[2]\(27),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(27),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(27),
      I1 => \ctrl_regs_reg[6]\(27),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(27),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(27),
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001F11"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      I2 => \axi_rdata[31]_i_4_n_0\,
      I3 => frame_counter_reg(28),
      I4 => bram_read_pending,
      I5 => \axi_rdata[28]_i_3_n_0\,
      O => \axi_rdata[28]_i_1_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \axi_rdata[28]_i_4_n_0\,
      I1 => \axi_rdata[28]_i_5_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => bram_douta(28),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(28),
      I1 => \ctrl_regs_reg[6]\(28),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(28),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(28),
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(28),
      I1 => \ctrl_regs_reg[2]\(28),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(28),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(28),
      O => \axi_rdata[28]_i_5_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F4000000F400"
    )
        port map (
      I0 => \axi_rdata[31]_i_4_n_0\,
      I1 => frame_counter_reg(29),
      I2 => \axi_rdata[29]_i_2_n_0\,
      I3 => axi_aresetn,
      I4 => bram_read_pending,
      I5 => bram_douta(29),
      O => \axi_rdata[29]_i_1_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E200E200E2"
    )
        port map (
      I0 => \axi_rdata[29]_i_3_n_0\,
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \axi_rdata[29]_i_4_n_0\,
      I3 => \axi_rdata[31]_i_6_n_0\,
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(29),
      I1 => \ctrl_regs_reg[2]\(29),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(29),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(29),
      I1 => \ctrl_regs_reg[6]\(29),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(29),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(29),
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_rdata[2]_i_2_n_0\,
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata[2]_i_3_n_0\,
      I5 => \axi_rdata[2]_i_4_n_0\,
      O => \axi_rdata[2]_i_1_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(2),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axi_rdata[2]_i_5_n_0\,
      I1 => \axi_rdata[2]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[2]_i_7_n_0\,
      I2 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(2),
      I1 => \ctrl_regs_reg[2]\(2),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(2),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(2),
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(2),
      I1 => \ctrl_regs_reg[6]\(2),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(2),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(2),
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => Q(2),
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_rdata[9]_i_4_0\(2),
      I3 => \axi_araddr_reg_n_0_[3]\,
      I4 => frame_counter_reg(2),
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => frame_counter_reg(30),
      I3 => \axi_rdata[30]_i_2_n_0\,
      I4 => \axi_rdata[30]_i_3_n_0\,
      I5 => \axi_rdata[30]_i_4_n_0\,
      O => \axi_rdata[30]_i_1_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axi_rdata[30]_i_5_n_0\,
      I1 => \axi_rdata[30]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_rdata[31]_i_6_n_0\,
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(30),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(30),
      I1 => \ctrl_regs_reg[2]\(30),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(30),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(30),
      O => \axi_rdata[30]_i_5_n_0\
    );
\axi_rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(30),
      I1 => \ctrl_regs_reg[6]\(30),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(30),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(30),
      O => \axi_rdata[30]_i_6_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAFFFFFFFF"
    )
        port map (
      I0 => bram_read_pending,
      I1 => p_0_in3_in,
      I2 => \^axi_arready_reg_0\,
      I3 => \^axi_rvalid_reg_0\,
      I4 => axi_arvalid,
      I5 => axi_aresetn,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF75FF00FF75FF"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => frame_counter_reg(31),
      I3 => axi_aresetn,
      I4 => bram_read_pending,
      I5 => bram_douta(31),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCC5DDDFFFF5DDD"
    )
        port map (
      I0 => \axi_rdata[31]_i_5_n_0\,
      I1 => \axi_rdata[31]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[2]\,
      I3 => \axi_araddr_reg_n_0_[3]\,
      I4 => \axi_araddr_reg_n_0_[4]\,
      I5 => \axi_rdata[31]_i_7_n_0\,
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[2]\,
      I1 => \axi_araddr_reg_n_0_[3]\,
      I2 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(31),
      I1 => \ctrl_regs_reg[2]\(31),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(31),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(31),
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[11]\,
      I1 => \axi_araddr_reg_n_0_[6]\,
      I2 => \axi_araddr_reg_n_0_[10]\,
      I3 => \axi_araddr_reg_n_0_[9]\,
      I4 => \axi_rdata[31]_i_8_n_0\,
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(31),
      I1 => \ctrl_regs_reg[6]\(31),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(31),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(31),
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[4]\,
      I1 => \axi_araddr_reg_n_0_[12]\,
      I2 => \axi_araddr_reg_n_0_[8]\,
      I3 => p_0_in3_in,
      I4 => \axi_araddr_reg_n_0_[7]\,
      I5 => \axi_araddr_reg_n_0_[5]\,
      O => \axi_rdata[31]_i_8_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[3]\,
      I2 => \axi_rdata[3]_i_2_n_0\,
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata[3]_i_3_n_0\,
      I5 => \axi_rdata[3]_i_4_n_0\,
      O => \axi_rdata[3]_i_1_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(3),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axi_rdata[3]_i_5_n_0\,
      I1 => \axi_rdata[3]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[3]_i_7_n_0\,
      I2 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(3),
      I1 => \ctrl_regs_reg[2]\(3),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(3),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(3),
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(3),
      I1 => \ctrl_regs_reg[6]\(3),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(3),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(3),
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => Q(3),
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_rdata[9]_i_4_0\(3),
      I3 => \axi_araddr_reg_n_0_[3]\,
      I4 => frame_counter_reg(3),
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \axi_rdata[4]_i_2_n_0\,
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata[4]_i_3_n_0\,
      I5 => \axi_rdata[4]_i_4_n_0\,
      O => \axi_rdata[4]_i_1_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(4),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axi_rdata[4]_i_5_n_0\,
      I1 => \axi_rdata[4]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[4]_i_7_n_0\,
      I2 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(4),
      I1 => \ctrl_regs_reg[2]\(4),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(4),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(4),
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(4),
      I1 => \ctrl_regs_reg[6]\(4),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(4),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(4),
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => addrb(0),
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_rdata[9]_i_4_0\(4),
      I3 => \axi_araddr_reg_n_0_[3]\,
      I4 => frame_counter_reg(4),
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[5]\,
      I2 => \axi_rdata[5]_i_2_n_0\,
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata[5]_i_3_n_0\,
      I5 => \axi_rdata[5]_i_4_n_0\,
      O => \axi_rdata[5]_i_1_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(5),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axi_rdata[5]_i_5_n_0\,
      I1 => \axi_rdata[5]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[5]_i_7_n_0\,
      I2 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(5),
      I1 => \ctrl_regs_reg[2]\(5),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(5),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(5),
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(5),
      I1 => \ctrl_regs_reg[6]\(5),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(5),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(5),
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => addrb(1),
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_rdata[9]_i_4_0\(5),
      I3 => \axi_araddr_reg_n_0_[3]\,
      I4 => frame_counter_reg(5),
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAAC0AA"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[6]\,
      I1 => bram_douta(6),
      I2 => bram_read_pending,
      I3 => axi_aresetn,
      I4 => \axi_rdata[6]_i_2_n_0\,
      I5 => \axi_rdata[6]_i_3_n_0\,
      O => \axi_rdata[6]_i_1_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E200E200E2"
    )
        port map (
      I0 => \axi_rdata[6]_i_4_n_0\,
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \axi_rdata[6]_i_5_n_0\,
      I3 => \axi_rdata[31]_i_6_n_0\,
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_6_n_0\,
      I1 => frame_counter_reg(6),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_rdata[9]_i_4_0\(6),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => addrb(2),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(6),
      I1 => \ctrl_regs_reg[2]\(6),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(6),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(6),
      I1 => \ctrl_regs_reg[6]\(6),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(6),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(6),
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[7]\,
      I2 => \axi_rdata[7]_i_2_n_0\,
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata[7]_i_3_n_0\,
      I5 => \axi_rdata[7]_i_4_n_0\,
      O => \axi_rdata[7]_i_1_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(7),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axi_rdata[7]_i_5_n_0\,
      I1 => \axi_rdata[7]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[7]_i_7_n_0\,
      I2 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(7),
      I1 => \ctrl_regs_reg[2]\(7),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(7),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(7),
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(7),
      I1 => \ctrl_regs_reg[6]\(7),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(7),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(7),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => Q(4),
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_rdata[9]_i_4_0\(7),
      I3 => \axi_araddr_reg_n_0_[3]\,
      I4 => frame_counter_reg(7),
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAAC0AA"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[8]\,
      I1 => bram_douta(8),
      I2 => bram_read_pending,
      I3 => axi_aresetn,
      I4 => \axi_rdata[8]_i_2_n_0\,
      I5 => \axi_rdata[8]_i_3_n_0\,
      O => \axi_rdata[8]_i_1_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E200E200E2"
    )
        port map (
      I0 => \axi_rdata[8]_i_4_n_0\,
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \axi_rdata[8]_i_5_n_0\,
      I3 => \axi_rdata[31]_i_6_n_0\,
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_6_n_0\,
      I1 => frame_counter_reg(8),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_rdata[9]_i_4_0\(8),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => Q(5),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(8),
      I1 => \ctrl_regs_reg[2]\(8),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(8),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(8),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(8),
      I1 => \ctrl_regs_reg[6]\(8),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(8),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(8),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => axi_aresetn,
      I1 => \axi_araddr_reg_n_0_[9]\,
      I2 => \axi_rdata[9]_i_2_n_0\,
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata[9]_i_3_n_0\,
      I5 => \axi_rdata[9]_i_4_n_0\,
      O => \axi_rdata[9]_i_1_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => bram_douta(9),
      I1 => bram_read_pending,
      I2 => axi_aresetn,
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axi_rdata[9]_i_5_n_0\,
      I1 => \axi_rdata[9]_i_6_n_0\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => bram_read_pending,
      I1 => \axi_rdata[9]_i_7_n_0\,
      I2 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[3]\(9),
      I1 => \ctrl_regs_reg[2]\(9),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[1]\(9),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[0]\(9),
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ctrl_regs_reg[7]\(9),
      I1 => \ctrl_regs_reg[6]\(9),
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \ctrl_regs_reg[5]\(9),
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => \ctrl_regs_reg[4]\(9),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => Q(6),
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_rdata[9]_i_4_0\(9),
      I3 => \axi_araddr_reg_n_0_[3]\,
      I4 => frame_counter_reg(9),
      O => \axi_rdata[9]_i_7_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[0]_i_1_n_0\,
      Q => axi_rdata(0),
      R => '0'
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[10]_i_1_n_0\,
      Q => axi_rdata(10),
      R => '0'
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[11]_i_1_n_0\,
      Q => axi_rdata(11),
      R => '0'
    );
\axi_rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_5_n_0\,
      I1 => \axi_rdata[11]_i_6_n_0\,
      O => \axi_rdata_reg[11]_i_3_n_0\,
      S => \axi_araddr_reg_n_0_[4]\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[12]_i_1_n_0\,
      Q => axi_rdata(12),
      R => '0'
    );
\axi_rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_5_n_0\,
      I1 => \axi_rdata[12]_i_6_n_0\,
      O => \axi_rdata_reg[12]_i_3_n_0\,
      S => \axi_araddr_reg_n_0_[4]\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[13]_i_1_n_0\,
      Q => axi_rdata(13),
      R => '0'
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[14]_i_1_n_0\,
      Q => axi_rdata(14),
      R => '0'
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[15]_i_1_n_0\,
      Q => axi_rdata(15),
      R => '0'
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[16]_i_1_n_0\,
      Q => axi_rdata(16),
      R => '0'
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[17]_i_1_n_0\,
      Q => axi_rdata(17),
      R => '0'
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[18]_i_1_n_0\,
      Q => axi_rdata(18),
      R => '0'
    );
\axi_rdata_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_4_n_0\,
      I1 => \axi_rdata[18]_i_5_n_0\,
      O => \axi_rdata_reg[18]_i_2_n_0\,
      S => \axi_araddr_reg_n_0_[4]\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[19]_i_1_n_0\,
      Q => axi_rdata(19),
      R => '0'
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[1]_i_1_n_0\,
      Q => axi_rdata(1),
      R => '0'
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[20]_i_1_n_0\,
      Q => axi_rdata(20),
      R => '0'
    );
\axi_rdata_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_4_n_0\,
      I1 => \axi_rdata[20]_i_5_n_0\,
      O => \axi_rdata_reg[20]_i_2_n_0\,
      S => \axi_araddr_reg_n_0_[4]\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[21]_i_1_n_0\,
      Q => axi_rdata(21),
      R => '0'
    );
\axi_rdata_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_4_n_0\,
      I1 => \axi_rdata[21]_i_5_n_0\,
      O => \axi_rdata_reg[21]_i_2_n_0\,
      S => \axi_araddr_reg_n_0_[4]\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[22]_i_1_n_0\,
      Q => axi_rdata(22),
      R => '0'
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[23]_i_1_n_0\,
      Q => axi_rdata(23),
      R => '0'
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[24]_i_1_n_0\,
      Q => axi_rdata(24),
      R => '0'
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[25]_i_1_n_0\,
      Q => axi_rdata(25),
      R => '0'
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[26]_i_1_n_0\,
      Q => axi_rdata(26),
      R => '0'
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[27]_i_1_n_0\,
      Q => axi_rdata(27),
      R => '0'
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[28]_i_1_n_0\,
      Q => axi_rdata(28),
      R => '0'
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[29]_i_1_n_0\,
      Q => axi_rdata(29),
      R => '0'
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[2]_i_1_n_0\,
      Q => axi_rdata(2),
      R => '0'
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[30]_i_1_n_0\,
      Q => axi_rdata(30),
      R => '0'
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[31]_i_2_n_0\,
      Q => axi_rdata(31),
      R => '0'
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[3]_i_1_n_0\,
      Q => axi_rdata(3),
      R => '0'
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[4]_i_1_n_0\,
      Q => axi_rdata(4),
      R => '0'
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[5]_i_1_n_0\,
      Q => axi_rdata(5),
      R => '0'
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[6]_i_1_n_0\,
      Q => axi_rdata(6),
      R => '0'
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[7]_i_1_n_0\,
      Q => axi_rdata(7),
      R => '0'
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[8]_i_1_n_0\,
      Q => axi_rdata(8),
      R => '0'
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[9]_i_1_n_0\,
      Q => axi_rdata(9),
      R => '0'
    );
axi_rvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFCCCDDDDCCCC"
    )
        port map (
      I0 => axi_rready,
      I1 => bram_read_pending,
      I2 => p_0_in3_in,
      I3 => \^axi_arready_reg_0\,
      I4 => \^axi_rvalid_reg_0\,
      I5 => axi_arvalid,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^axi_rvalid_reg_0\,
      R => \^axi_aresetn_0\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => aw_en_reg_n_0,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => \^axi_aresetn_0\
    );
bram_enb1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bram_enb1,
      CO(2) => bram_enb1_carry_n_1,
      CO(1) => bram_enb1_carry_n_2,
      CO(0) => bram_enb1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_bram_enb1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => bram_enb1_carry_i_1_n_0,
      S(2) => bram_enb1_carry_i_2_n_0,
      S(1) => bram_enb1_carry_i_3_n_0,
      S(0) => bram_enb1_carry_i_4_n_0
    );
bram_enb1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => bram_enb1_carry_i_5_n_0,
      I1 => addrb(9),
      I2 => bram_enb1_carry_i_6_n_0,
      I3 => addrb(10),
      O => bram_enb1_carry_i_1_n_0
    );
bram_enb1_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => bram_graphics_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[5]\,
      I3 => bram_graphics_i_19_n_0,
      O => bram_enb1_carry_i_10_n_0
    );
bram_enb1_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[7]\,
      I1 => bram_graphics_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[7]\,
      I3 => bram_graphics_i_19_n_0,
      O => bram_enb1_carry_i_11_n_0
    );
bram_enb1_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[6]\,
      I1 => bram_graphics_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[6]\,
      I3 => bram_graphics_i_19_n_0,
      O => bram_enb1_carry_i_12_n_0
    );
bram_enb1_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => bram_graphics_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[2]\,
      I3 => bram_graphics_i_19_n_0,
      O => bram_enb1_carry_i_13_n_0
    );
bram_enb1_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => bram_graphics_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => bram_graphics_i_19_n_0,
      O => bram_enb1_carry_i_14_n_0
    );
bram_enb1_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[4]\,
      I1 => bram_graphics_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[4]\,
      I3 => bram_graphics_i_19_n_0,
      O => bram_enb1_carry_i_15_n_0
    );
bram_enb1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => bram_enb1_carry_i_7_n_0,
      I1 => addrb(6),
      I2 => addrb(8),
      I3 => bram_enb1_carry_i_8_n_0,
      I4 => addrb(7),
      I5 => bram_enb1_carry_i_9_n_0,
      O => bram_enb1_carry_i_2_n_0
    );
bram_enb1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => bram_enb1_carry_i_10_n_0,
      I1 => addrb(3),
      I2 => addrb(5),
      I3 => bram_enb1_carry_i_11_n_0,
      I4 => addrb(4),
      I5 => bram_enb1_carry_i_12_n_0,
      O => bram_enb1_carry_i_3_n_0
    );
bram_enb1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => bram_enb1_carry_i_13_n_0,
      I1 => addrb(0),
      I2 => addrb(1),
      I3 => bram_enb1_carry_i_14_n_0,
      I4 => addrb(2),
      I5 => bram_enb1_carry_i_15_n_0,
      O => bram_enb1_carry_i_4_n_0
    );
bram_enb1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[11]\,
      I1 => bram_graphics_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[11]\,
      I3 => bram_graphics_i_19_n_0,
      O => bram_enb1_carry_i_5_n_0
    );
bram_enb1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[12]\,
      I1 => bram_graphics_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[12]\,
      I3 => bram_graphics_i_19_n_0,
      O => bram_enb1_carry_i_6_n_0
    );
bram_enb1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[8]\,
      I1 => bram_graphics_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[8]\,
      I3 => bram_graphics_i_19_n_0,
      O => bram_enb1_carry_i_7_n_0
    );
bram_enb1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[10]\,
      I1 => bram_graphics_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[10]\,
      I3 => bram_graphics_i_19_n_0,
      O => bram_enb1_carry_i_8_n_0
    );
bram_enb1_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[9]\,
      I1 => bram_graphics_i_20_n_0,
      I2 => \axi_araddr_reg_n_0_[9]\,
      I3 => bram_graphics_i_19_n_0,
      O => bram_enb1_carry_i_9_n_0
    );
bram_graphics: entity work.mb_block_hdmi_text_controller_0_4_blk_mem_gen_0
     port map (
      addra(10 downto 0) => bram_addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => axi_aclk,
      clkb => '0',
      dina(31 downto 0) => axi_wdata(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => bram_douta(31 downto 0),
      doutb(31) => NLW_bram_graphics_doutb_UNCONNECTED(31),
      doutb(30 downto 27) => bram_doutb(30 downto 27),
      doutb(26) => \^doutb\(1),
      doutb(25 downto 24) => bram_doutb(25 downto 24),
      doutb(23 downto 15) => NLW_bram_graphics_doutb_UNCONNECTED(23 downto 15),
      doutb(14 downto 11) => bram_doutb(14 downto 11),
      doutb(10) => \^doutb\(0),
      doutb(9 downto 8) => bram_doutb(9 downto 8),
      doutb(7 downto 0) => NLW_bram_graphics_doutb_UNCONNECTED(7 downto 0),
      ena => '1',
      enb => bram_enb,
      wea(3 downto 0) => bram_wea(3 downto 0),
      web(3 downto 0) => B"0000"
    );
bram_graphics_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => axi_awvalid,
      I2 => axi_wvalid,
      I3 => \^axi_awready_reg_0\,
      I4 => \^axi_wready_reg_0\,
      I5 => p_0_in7_in,
      O => bram_wea(3)
    );
bram_graphics_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => bram_graphics_i_19_n_0,
      I1 => \axi_araddr_reg_n_0_[7]\,
      I2 => bram_graphics_i_20_n_0,
      I3 => \axi_awaddr_reg_n_0_[7]\,
      O => bram_addra(5)
    );
bram_graphics_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => bram_graphics_i_19_n_0,
      I1 => \axi_araddr_reg_n_0_[6]\,
      I2 => bram_graphics_i_20_n_0,
      I3 => \axi_awaddr_reg_n_0_[6]\,
      O => bram_addra(4)
    );
bram_graphics_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => bram_graphics_i_19_n_0,
      I1 => \axi_araddr_reg_n_0_[5]\,
      I2 => bram_graphics_i_20_n_0,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      O => bram_addra(3)
    );
bram_graphics_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => bram_graphics_i_19_n_0,
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => bram_graphics_i_20_n_0,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      O => bram_addra(2)
    );
bram_graphics_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => bram_graphics_i_19_n_0,
      I1 => \axi_araddr_reg_n_0_[3]\,
      I2 => bram_graphics_i_20_n_0,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      O => bram_addra(1)
    );
bram_graphics_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => bram_graphics_i_19_n_0,
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => bram_graphics_i_20_n_0,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      O => bram_addra(0)
    );
bram_graphics_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F5F5F5F7"
    )
        port map (
      I0 => bram_enb1,
      I1 => axi_wstrb(0),
      I2 => bram_graphics_i_19_n_0,
      I3 => axi_wstrb(1),
      I4 => axi_wstrb(2),
      I5 => axi_wstrb(3),
      O => bram_enb
    );
bram_graphics_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \^axi_wready_reg_0\,
      I2 => \^axi_awready_reg_0\,
      I3 => axi_wvalid,
      I4 => axi_awvalid,
      O => bram_graphics_i_19_n_0
    );
bram_graphics_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => axi_awvalid,
      I2 => axi_wvalid,
      I3 => \^axi_awready_reg_0\,
      I4 => \^axi_wready_reg_0\,
      I5 => p_0_in7_in,
      O => bram_wea(2)
    );
bram_graphics_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \^axi_arready_reg_0\,
      I2 => \^axi_rvalid_reg_0\,
      I3 => axi_arvalid,
      O => bram_graphics_i_20_n_0
    );
bram_graphics_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => Q(6),
      O => \hc_reg[9]\(2)
    );
bram_graphics_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => Q(5),
      O => \hc_reg[9]\(1)
    );
bram_graphics_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_rdata[9]_i_4_0\(4),
      I1 => Q(4),
      O => \hc_reg[9]\(0)
    );
bram_graphics_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_rdata[9]_i_4_0\(9),
      I1 => \axi_rdata[9]_i_4_0\(7),
      O => \vc_reg[9]\(0)
    );
bram_graphics_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_rdata[9]_i_4_0\(8),
      I1 => \axi_rdata[9]_i_4_0\(6),
      O => S(2)
    );
bram_graphics_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_rdata[9]_i_4_0\(7),
      I1 => \axi_rdata[9]_i_4_0\(5),
      O => S(1)
    );
bram_graphics_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_rdata[9]_i_4_0\(6),
      I1 => \axi_rdata[9]_i_4_0\(4),
      O => S(0)
    );
bram_graphics_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => axi_awvalid,
      I2 => axi_wvalid,
      I3 => \^axi_awready_reg_0\,
      I4 => \^axi_wready_reg_0\,
      I5 => p_0_in7_in,
      O => bram_wea(1)
    );
bram_graphics_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => p_0_in7_in,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => axi_wvalid,
      I5 => axi_awvalid,
      O => bram_wea(0)
    );
bram_graphics_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => bram_graphics_i_19_n_0,
      I1 => \axi_araddr_reg_n_0_[12]\,
      I2 => bram_graphics_i_20_n_0,
      I3 => \axi_awaddr_reg_n_0_[12]\,
      O => bram_addra(10)
    );
bram_graphics_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => bram_graphics_i_19_n_0,
      I1 => \axi_araddr_reg_n_0_[11]\,
      I2 => bram_graphics_i_20_n_0,
      I3 => \axi_awaddr_reg_n_0_[11]\,
      O => bram_addra(9)
    );
bram_graphics_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => bram_graphics_i_19_n_0,
      I1 => \axi_araddr_reg_n_0_[10]\,
      I2 => bram_graphics_i_20_n_0,
      I3 => \axi_awaddr_reg_n_0_[10]\,
      O => bram_addra(8)
    );
bram_graphics_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => bram_graphics_i_19_n_0,
      I1 => \axi_araddr_reg_n_0_[9]\,
      I2 => bram_graphics_i_20_n_0,
      I3 => \axi_awaddr_reg_n_0_[9]\,
      O => bram_addra(7)
    );
bram_graphics_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => bram_graphics_i_19_n_0,
      I1 => \axi_araddr_reg_n_0_[8]\,
      I2 => bram_graphics_i_20_n_0,
      I3 => \axi_awaddr_reg_n_0_[8]\,
      O => bram_addra(6)
    );
bram_read_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => bram_read_pending,
      I2 => \^axi_arready_reg_0\,
      I3 => \^axi_rvalid_reg_0\,
      I4 => axi_arvalid,
      O => bram_read_pending_i_1_n_0
    );
bram_read_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => bram_read_pending_i_1_n_0,
      Q => bram_read_pending,
      R => \^axi_aresetn_0\
    );
\ctrl_regs[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => p_0_in7_in,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \ctrl_regs[0][31]_i_2_n_0\,
      I4 => axi_wstrb(1),
      I5 => \ctrl_regs[0][31]_i_3_n_0\,
      O => p_1_in(15)
    );
\ctrl_regs[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => p_0_in7_in,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \ctrl_regs[0][31]_i_2_n_0\,
      I4 => axi_wstrb(2),
      I5 => \ctrl_regs[0][31]_i_3_n_0\,
      O => p_1_in(23)
    );
\ctrl_regs[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => p_0_in7_in,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \ctrl_regs[0][31]_i_2_n_0\,
      I4 => axi_wstrb(3),
      I5 => \ctrl_regs[0][31]_i_3_n_0\,
      O => p_1_in(31)
    );
\ctrl_regs[0][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ctrl_regs[0][31]_i_4_n_0\,
      I1 => \axi_awaddr_reg_n_0_[10]\,
      I2 => \axi_awaddr_reg_n_0_[11]\,
      I3 => \axi_awaddr_reg_n_0_[12]\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      O => \ctrl_regs[0][31]_i_2_n_0\
    );
\ctrl_regs[0][31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => p_0_in7_in,
      O => \ctrl_regs[0][31]_i_3_n_0\
    );
\ctrl_regs[0][31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[4]\,
      I1 => \axi_awaddr_reg_n_0_[7]\,
      I2 => \axi_awaddr_reg_n_0_[6]\,
      I3 => \axi_awaddr_reg_n_0_[9]\,
      I4 => \axi_awaddr_reg_n_0_[8]\,
      O => \ctrl_regs[0][31]_i_4_n_0\
    );
\ctrl_regs[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => p_0_in7_in,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \ctrl_regs[0][31]_i_2_n_0\,
      I4 => axi_wstrb(0),
      I5 => \ctrl_regs[0][31]_i_3_n_0\,
      O => p_1_in(7)
    );
\ctrl_regs[1][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[1][31]_i_2_n_0\,
      O => p_0_in(15)
    );
\ctrl_regs[1][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[1][31]_i_2_n_0\,
      O => p_0_in(23)
    );
\ctrl_regs[1][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[1][31]_i_2_n_0\,
      O => p_0_in(31)
    );
\ctrl_regs[1][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ctrl_regs[1][31]_i_3_n_0\,
      I1 => \axi_awaddr_reg_n_0_[10]\,
      I2 => \axi_awaddr_reg_n_0_[11]\,
      I3 => \axi_awaddr_reg_n_0_[12]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \ctrl_regs[1][31]_i_2_n_0\
    );
\ctrl_regs[1][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \ctrl_regs[0][31]_i_4_n_0\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \axi_awaddr_reg_n_0_[5]\,
      I3 => p_0_in7_in,
      O => \ctrl_regs[1][31]_i_3_n_0\
    );
\ctrl_regs[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[1][31]_i_2_n_0\,
      O => p_0_in(7)
    );
\ctrl_regs[2][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[2][31]_i_2_n_0\,
      O => \ctrl_regs[2][15]_i_1_n_0\
    );
\ctrl_regs[2][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[2][31]_i_2_n_0\,
      O => \ctrl_regs[2][23]_i_1_n_0\
    );
\ctrl_regs[2][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[2][31]_i_2_n_0\,
      O => \ctrl_regs[2][31]_i_1_n_0\
    );
\ctrl_regs[2][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \ctrl_regs[0][31]_i_2_n_0\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[5]\,
      I3 => p_0_in7_in,
      O => \ctrl_regs[2][31]_i_2_n_0\
    );
\ctrl_regs[2][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[2][31]_i_2_n_0\,
      O => \ctrl_regs[2][7]_i_1_n_0\
    );
\ctrl_regs[3][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[3][31]_i_2_n_0\,
      O => \ctrl_regs[3][15]_i_1_n_0\
    );
\ctrl_regs[3][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[3][31]_i_2_n_0\,
      O => \ctrl_regs[3][23]_i_1_n_0\
    );
\ctrl_regs[3][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[3][31]_i_2_n_0\,
      O => \ctrl_regs[3][31]_i_1_n_0\
    );
\ctrl_regs[3][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \ctrl_regs[1][31]_i_3_n_0\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[10]\,
      I3 => \axi_awaddr_reg_n_0_[11]\,
      I4 => \axi_awaddr_reg_n_0_[12]\,
      O => \ctrl_regs[3][31]_i_2_n_0\
    );
\ctrl_regs[3][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[3][31]_i_2_n_0\,
      O => \ctrl_regs[3][7]_i_1_n_0\
    );
\ctrl_regs[4][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[4][31]_i_2_n_0\,
      O => \ctrl_regs[4][15]_i_1_n_0\
    );
\ctrl_regs[4][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[4][31]_i_2_n_0\,
      O => \ctrl_regs[4][23]_i_1_n_0\
    );
\ctrl_regs[4][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[4][31]_i_2_n_0\,
      O => \ctrl_regs[4][31]_i_1_n_0\
    );
\ctrl_regs[4][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \ctrl_regs[4][31]_i_3_n_0\,
      I1 => \axi_awaddr_reg_n_0_[5]\,
      I2 => p_0_in7_in,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      O => \ctrl_regs[4][31]_i_2_n_0\
    );
\ctrl_regs[4][31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[10]\,
      I1 => \axi_awaddr_reg_n_0_[11]\,
      I2 => \axi_awaddr_reg_n_0_[12]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => \ctrl_regs[4][31]_i_4_n_0\,
      O => \ctrl_regs[4][31]_i_3_n_0\
    );
\ctrl_regs[4][31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[7]\,
      I1 => \axi_awaddr_reg_n_0_[6]\,
      I2 => \axi_awaddr_reg_n_0_[9]\,
      I3 => \axi_awaddr_reg_n_0_[8]\,
      I4 => \axi_awaddr_reg_n_0_[4]\,
      O => \ctrl_regs[4][31]_i_4_n_0\
    );
\ctrl_regs[4][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[4][31]_i_2_n_0\,
      O => \ctrl_regs[4][7]_i_1_n_0\
    );
\ctrl_regs[5][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[5][31]_i_2_n_0\,
      O => \ctrl_regs[5][15]_i_1_n_0\
    );
\ctrl_regs[5][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[5][31]_i_2_n_0\,
      O => \ctrl_regs[5][23]_i_1_n_0\
    );
\ctrl_regs[5][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[5][31]_i_2_n_0\,
      O => \ctrl_regs[5][31]_i_1_n_0\
    );
\ctrl_regs[5][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[10]\,
      I1 => \axi_awaddr_reg_n_0_[11]\,
      I2 => \axi_awaddr_reg_n_0_[12]\,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      I4 => \ctrl_regs[5][31]_i_3_n_0\,
      O => \ctrl_regs[5][31]_i_2_n_0\
    );
\ctrl_regs[5][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \axi_awaddr_reg_n_0_[5]\,
      I2 => p_0_in7_in,
      I3 => \ctrl_regs[4][31]_i_4_n_0\,
      O => \ctrl_regs[5][31]_i_3_n_0\
    );
\ctrl_regs[5][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[5][31]_i_2_n_0\,
      O => \ctrl_regs[5][7]_i_1_n_0\
    );
\ctrl_regs[6][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[6][31]_i_2_n_0\,
      O => \ctrl_regs[6][15]_i_1_n_0\
    );
\ctrl_regs[6][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[6][31]_i_2_n_0\,
      O => \ctrl_regs[6][23]_i_1_n_0\
    );
\ctrl_regs[6][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[6][31]_i_2_n_0\,
      O => \ctrl_regs[6][31]_i_1_n_0\
    );
\ctrl_regs[6][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[5]\,
      I2 => p_0_in7_in,
      I3 => \ctrl_regs[4][31]_i_3_n_0\,
      O => \ctrl_regs[6][31]_i_2_n_0\
    );
\ctrl_regs[6][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[6][31]_i_2_n_0\,
      O => \ctrl_regs[6][7]_i_1_n_0\
    );
\ctrl_regs[7][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[7][31]_i_2_n_0\,
      O => \ctrl_regs[7][15]_i_1_n_0\
    );
\ctrl_regs[7][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[7][31]_i_2_n_0\,
      O => \ctrl_regs[7][23]_i_1_n_0\
    );
\ctrl_regs[7][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[7][31]_i_2_n_0\,
      O => \ctrl_regs[7][31]_i_1_n_0\
    );
\ctrl_regs[7][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[10]\,
      I2 => \axi_awaddr_reg_n_0_[11]\,
      I3 => \axi_awaddr_reg_n_0_[12]\,
      I4 => \ctrl_regs[5][31]_i_3_n_0\,
      O => \ctrl_regs[7][31]_i_2_n_0\
    );
\ctrl_regs[7][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => axi_aresetn,
      I2 => \ctrl_regs[0][31]_i_3_n_0\,
      I3 => \ctrl_regs[7][31]_i_2_n_0\,
      O => \ctrl_regs[7][7]_i_1_n_0\
    );
\ctrl_regs_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(0),
      Q => \ctrl_regs_reg[0]\(0),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(10),
      Q => \ctrl_regs_reg[0]\(10),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(11),
      Q => \ctrl_regs_reg[0]\(11),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(12),
      Q => \ctrl_regs_reg[0]\(12),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(13),
      Q => \ctrl_regs_reg[0]\(13),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(14),
      Q => \ctrl_regs_reg[0]\(14),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(15),
      Q => \ctrl_regs_reg[0]\(15),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(16),
      Q => \ctrl_regs_reg[0]\(16),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(17),
      Q => \ctrl_regs_reg[0]\(17),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(18),
      Q => \ctrl_regs_reg[0]\(18),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(19),
      Q => \ctrl_regs_reg[0]\(19),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(1),
      Q => \ctrl_regs_reg[0]\(1),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(20),
      Q => \ctrl_regs_reg[0]\(20),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(21),
      Q => \ctrl_regs_reg[0]\(21),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(22),
      Q => \ctrl_regs_reg[0]\(22),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(23),
      Q => \ctrl_regs_reg[0]\(23),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(24),
      Q => \ctrl_regs_reg[0]\(24),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(25),
      Q => \ctrl_regs_reg[0]\(25),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(26),
      Q => \ctrl_regs_reg[0]\(26),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(27),
      Q => \ctrl_regs_reg[0]\(27),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(28),
      Q => \ctrl_regs_reg[0]\(28),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(29),
      Q => \ctrl_regs_reg[0]\(29),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(2),
      Q => \ctrl_regs_reg[0]\(2),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(30),
      Q => \ctrl_regs_reg[0]\(30),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(31),
      Q => \ctrl_regs_reg[0]\(31),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(3),
      Q => \ctrl_regs_reg[0]\(3),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(4),
      Q => \ctrl_regs_reg[0]\(4),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(5),
      Q => \ctrl_regs_reg[0]\(5),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(6),
      Q => \ctrl_regs_reg[0]\(6),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(7),
      Q => \ctrl_regs_reg[0]\(7),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(8),
      Q => \ctrl_regs_reg[0]\(8),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(9),
      Q => \ctrl_regs_reg[0]\(9),
      R => \^axi_aresetn_0\
    );
\ctrl_regs_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(7),
      D => axi_wdata(0),
      Q => \ctrl_regs_reg[1]\(0),
      R => '0'
    );
\ctrl_regs_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(15),
      D => axi_wdata(10),
      Q => \ctrl_regs_reg[1]\(10),
      R => '0'
    );
\ctrl_regs_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(15),
      D => axi_wdata(11),
      Q => \ctrl_regs_reg[1]\(11),
      R => '0'
    );
\ctrl_regs_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(15),
      D => axi_wdata(12),
      Q => \ctrl_regs_reg[1]\(12),
      R => '0'
    );
\ctrl_regs_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(15),
      D => axi_wdata(13),
      Q => \ctrl_regs_reg[1]\(13),
      R => '0'
    );
\ctrl_regs_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(15),
      D => axi_wdata(14),
      Q => \ctrl_regs_reg[1]\(14),
      R => '0'
    );
\ctrl_regs_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(15),
      D => axi_wdata(15),
      Q => \ctrl_regs_reg[1]\(15),
      R => '0'
    );
\ctrl_regs_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(23),
      D => axi_wdata(16),
      Q => \ctrl_regs_reg[1]\(16),
      R => '0'
    );
\ctrl_regs_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(23),
      D => axi_wdata(17),
      Q => \ctrl_regs_reg[1]\(17),
      R => '0'
    );
\ctrl_regs_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(23),
      D => axi_wdata(18),
      Q => \ctrl_regs_reg[1]\(18),
      R => '0'
    );
\ctrl_regs_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(23),
      D => axi_wdata(19),
      Q => \ctrl_regs_reg[1]\(19),
      R => '0'
    );
\ctrl_regs_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(7),
      D => axi_wdata(1),
      Q => \ctrl_regs_reg[1]\(1),
      R => '0'
    );
\ctrl_regs_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(23),
      D => axi_wdata(20),
      Q => \ctrl_regs_reg[1]\(20),
      R => '0'
    );
\ctrl_regs_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(23),
      D => axi_wdata(21),
      Q => \ctrl_regs_reg[1]\(21),
      R => '0'
    );
\ctrl_regs_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(23),
      D => axi_wdata(22),
      Q => \ctrl_regs_reg[1]\(22),
      R => '0'
    );
\ctrl_regs_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(23),
      D => axi_wdata(23),
      Q => \ctrl_regs_reg[1]\(23),
      R => '0'
    );
\ctrl_regs_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(31),
      D => axi_wdata(24),
      Q => \ctrl_regs_reg[1]\(24),
      R => '0'
    );
\ctrl_regs_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(31),
      D => axi_wdata(25),
      Q => \ctrl_regs_reg[1]\(25),
      R => '0'
    );
\ctrl_regs_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(31),
      D => axi_wdata(26),
      Q => \ctrl_regs_reg[1]\(26),
      R => '0'
    );
\ctrl_regs_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(31),
      D => axi_wdata(27),
      Q => \ctrl_regs_reg[1]\(27),
      R => '0'
    );
\ctrl_regs_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(31),
      D => axi_wdata(28),
      Q => \ctrl_regs_reg[1]\(28),
      R => '0'
    );
\ctrl_regs_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(31),
      D => axi_wdata(29),
      Q => \ctrl_regs_reg[1]\(29),
      R => '0'
    );
\ctrl_regs_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(7),
      D => axi_wdata(2),
      Q => \ctrl_regs_reg[1]\(2),
      R => '0'
    );
\ctrl_regs_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(31),
      D => axi_wdata(30),
      Q => \ctrl_regs_reg[1]\(30),
      R => '0'
    );
\ctrl_regs_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(31),
      D => axi_wdata(31),
      Q => \ctrl_regs_reg[1]\(31),
      R => '0'
    );
\ctrl_regs_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(7),
      D => axi_wdata(3),
      Q => \ctrl_regs_reg[1]\(3),
      R => '0'
    );
\ctrl_regs_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(7),
      D => axi_wdata(4),
      Q => \ctrl_regs_reg[1]\(4),
      R => '0'
    );
\ctrl_regs_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(7),
      D => axi_wdata(5),
      Q => \ctrl_regs_reg[1]\(5),
      R => '0'
    );
\ctrl_regs_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(7),
      D => axi_wdata(6),
      Q => \ctrl_regs_reg[1]\(6),
      R => '0'
    );
\ctrl_regs_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(7),
      D => axi_wdata(7),
      Q => \ctrl_regs_reg[1]\(7),
      R => '0'
    );
\ctrl_regs_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(15),
      D => axi_wdata(8),
      Q => \ctrl_regs_reg[1]\(8),
      R => '0'
    );
\ctrl_regs_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_0_in(15),
      D => axi_wdata(9),
      Q => \ctrl_regs_reg[1]\(9),
      R => '0'
    );
\ctrl_regs_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \ctrl_regs_reg[2]\(0),
      R => '0'
    );
\ctrl_regs_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \ctrl_regs_reg[2]\(10),
      R => '0'
    );
\ctrl_regs_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \ctrl_regs_reg[2]\(11),
      R => '0'
    );
\ctrl_regs_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \ctrl_regs_reg[2]\(12),
      R => '0'
    );
\ctrl_regs_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \ctrl_regs_reg[2]\(13),
      R => '0'
    );
\ctrl_regs_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \ctrl_regs_reg[2]\(14),
      R => '0'
    );
\ctrl_regs_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \ctrl_regs_reg[2]\(15),
      R => '0'
    );
\ctrl_regs_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \ctrl_regs_reg[2]\(16),
      R => '0'
    );
\ctrl_regs_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \ctrl_regs_reg[2]\(17),
      R => '0'
    );
\ctrl_regs_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \ctrl_regs_reg[2]\(18),
      R => '0'
    );
\ctrl_regs_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \ctrl_regs_reg[2]\(19),
      R => '0'
    );
\ctrl_regs_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \ctrl_regs_reg[2]\(1),
      R => '0'
    );
\ctrl_regs_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \ctrl_regs_reg[2]\(20),
      R => '0'
    );
\ctrl_regs_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \ctrl_regs_reg[2]\(21),
      R => '0'
    );
\ctrl_regs_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \ctrl_regs_reg[2]\(22),
      R => '0'
    );
\ctrl_regs_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \ctrl_regs_reg[2]\(23),
      R => '0'
    );
\ctrl_regs_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \ctrl_regs_reg[2]\(24),
      R => '0'
    );
\ctrl_regs_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \ctrl_regs_reg[2]\(25),
      R => '0'
    );
\ctrl_regs_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \ctrl_regs_reg[2]\(26),
      R => '0'
    );
\ctrl_regs_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \ctrl_regs_reg[2]\(27),
      R => '0'
    );
\ctrl_regs_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \ctrl_regs_reg[2]\(28),
      R => '0'
    );
\ctrl_regs_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \ctrl_regs_reg[2]\(29),
      R => '0'
    );
\ctrl_regs_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \ctrl_regs_reg[2]\(2),
      R => '0'
    );
\ctrl_regs_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \ctrl_regs_reg[2]\(30),
      R => '0'
    );
\ctrl_regs_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \ctrl_regs_reg[2]\(31),
      R => '0'
    );
\ctrl_regs_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \ctrl_regs_reg[2]\(3),
      R => '0'
    );
\ctrl_regs_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \ctrl_regs_reg[2]\(4),
      R => '0'
    );
\ctrl_regs_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \ctrl_regs_reg[2]\(5),
      R => '0'
    );
\ctrl_regs_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \ctrl_regs_reg[2]\(6),
      R => '0'
    );
\ctrl_regs_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \ctrl_regs_reg[2]\(7),
      R => '0'
    );
\ctrl_regs_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \ctrl_regs_reg[2]\(8),
      R => '0'
    );
\ctrl_regs_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[2][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \ctrl_regs_reg[2]\(9),
      R => '0'
    );
\ctrl_regs_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \ctrl_regs_reg[3]\(0),
      R => '0'
    );
\ctrl_regs_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \ctrl_regs_reg[3]\(10),
      R => '0'
    );
\ctrl_regs_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \ctrl_regs_reg[3]\(11),
      R => '0'
    );
\ctrl_regs_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \ctrl_regs_reg[3]\(12),
      R => '0'
    );
\ctrl_regs_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \ctrl_regs_reg[3]\(13),
      R => '0'
    );
\ctrl_regs_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \ctrl_regs_reg[3]\(14),
      R => '0'
    );
\ctrl_regs_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \ctrl_regs_reg[3]\(15),
      R => '0'
    );
\ctrl_regs_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \ctrl_regs_reg[3]\(16),
      R => '0'
    );
\ctrl_regs_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \ctrl_regs_reg[3]\(17),
      R => '0'
    );
\ctrl_regs_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \ctrl_regs_reg[3]\(18),
      R => '0'
    );
\ctrl_regs_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \ctrl_regs_reg[3]\(19),
      R => '0'
    );
\ctrl_regs_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \ctrl_regs_reg[3]\(1),
      R => '0'
    );
\ctrl_regs_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \ctrl_regs_reg[3]\(20),
      R => '0'
    );
\ctrl_regs_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \ctrl_regs_reg[3]\(21),
      R => '0'
    );
\ctrl_regs_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \ctrl_regs_reg[3]\(22),
      R => '0'
    );
\ctrl_regs_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \ctrl_regs_reg[3]\(23),
      R => '0'
    );
\ctrl_regs_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \ctrl_regs_reg[3]\(24),
      R => '0'
    );
\ctrl_regs_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \ctrl_regs_reg[3]\(25),
      R => '0'
    );
\ctrl_regs_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \ctrl_regs_reg[3]\(26),
      R => '0'
    );
\ctrl_regs_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \ctrl_regs_reg[3]\(27),
      R => '0'
    );
\ctrl_regs_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \ctrl_regs_reg[3]\(28),
      R => '0'
    );
\ctrl_regs_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \ctrl_regs_reg[3]\(29),
      R => '0'
    );
\ctrl_regs_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \ctrl_regs_reg[3]\(2),
      R => '0'
    );
\ctrl_regs_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \ctrl_regs_reg[3]\(30),
      R => '0'
    );
\ctrl_regs_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \ctrl_regs_reg[3]\(31),
      R => '0'
    );
\ctrl_regs_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \ctrl_regs_reg[3]\(3),
      R => '0'
    );
\ctrl_regs_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \ctrl_regs_reg[3]\(4),
      R => '0'
    );
\ctrl_regs_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \ctrl_regs_reg[3]\(5),
      R => '0'
    );
\ctrl_regs_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \ctrl_regs_reg[3]\(6),
      R => '0'
    );
\ctrl_regs_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \ctrl_regs_reg[3]\(7),
      R => '0'
    );
\ctrl_regs_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \ctrl_regs_reg[3]\(8),
      R => '0'
    );
\ctrl_regs_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[3][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \ctrl_regs_reg[3]\(9),
      R => '0'
    );
\ctrl_regs_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \ctrl_regs_reg[4]\(0),
      R => '0'
    );
\ctrl_regs_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \ctrl_regs_reg[4]\(10),
      R => '0'
    );
\ctrl_regs_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \ctrl_regs_reg[4]\(11),
      R => '0'
    );
\ctrl_regs_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \ctrl_regs_reg[4]\(12),
      R => '0'
    );
\ctrl_regs_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \ctrl_regs_reg[4]\(13),
      R => '0'
    );
\ctrl_regs_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \ctrl_regs_reg[4]\(14),
      R => '0'
    );
\ctrl_regs_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \ctrl_regs_reg[4]\(15),
      R => '0'
    );
\ctrl_regs_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \ctrl_regs_reg[4]\(16),
      R => '0'
    );
\ctrl_regs_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \ctrl_regs_reg[4]\(17),
      R => '0'
    );
\ctrl_regs_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \ctrl_regs_reg[4]\(18),
      R => '0'
    );
\ctrl_regs_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \ctrl_regs_reg[4]\(19),
      R => '0'
    );
\ctrl_regs_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \ctrl_regs_reg[4]\(1),
      R => '0'
    );
\ctrl_regs_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \ctrl_regs_reg[4]\(20),
      R => '0'
    );
\ctrl_regs_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \ctrl_regs_reg[4]\(21),
      R => '0'
    );
\ctrl_regs_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \ctrl_regs_reg[4]\(22),
      R => '0'
    );
\ctrl_regs_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \ctrl_regs_reg[4]\(23),
      R => '0'
    );
\ctrl_regs_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \ctrl_regs_reg[4]\(24),
      R => '0'
    );
\ctrl_regs_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \ctrl_regs_reg[4]\(25),
      R => '0'
    );
\ctrl_regs_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \ctrl_regs_reg[4]\(26),
      R => '0'
    );
\ctrl_regs_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \ctrl_regs_reg[4]\(27),
      R => '0'
    );
\ctrl_regs_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \ctrl_regs_reg[4]\(28),
      R => '0'
    );
\ctrl_regs_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \ctrl_regs_reg[4]\(29),
      R => '0'
    );
\ctrl_regs_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \ctrl_regs_reg[4]\(2),
      R => '0'
    );
\ctrl_regs_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \ctrl_regs_reg[4]\(30),
      R => '0'
    );
\ctrl_regs_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \ctrl_regs_reg[4]\(31),
      R => '0'
    );
\ctrl_regs_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \ctrl_regs_reg[4]\(3),
      R => '0'
    );
\ctrl_regs_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \ctrl_regs_reg[4]\(4),
      R => '0'
    );
\ctrl_regs_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \ctrl_regs_reg[4]\(5),
      R => '0'
    );
\ctrl_regs_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \ctrl_regs_reg[4]\(6),
      R => '0'
    );
\ctrl_regs_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \ctrl_regs_reg[4]\(7),
      R => '0'
    );
\ctrl_regs_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \ctrl_regs_reg[4]\(8),
      R => '0'
    );
\ctrl_regs_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[4][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \ctrl_regs_reg[4]\(9),
      R => '0'
    );
\ctrl_regs_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \ctrl_regs_reg[5]\(0),
      R => '0'
    );
\ctrl_regs_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \ctrl_regs_reg[5]\(10),
      R => '0'
    );
\ctrl_regs_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \ctrl_regs_reg[5]\(11),
      R => '0'
    );
\ctrl_regs_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \ctrl_regs_reg[5]\(12),
      R => '0'
    );
\ctrl_regs_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \ctrl_regs_reg[5]\(13),
      R => '0'
    );
\ctrl_regs_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \ctrl_regs_reg[5]\(14),
      R => '0'
    );
\ctrl_regs_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \ctrl_regs_reg[5]\(15),
      R => '0'
    );
\ctrl_regs_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \ctrl_regs_reg[5]\(16),
      R => '0'
    );
\ctrl_regs_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \ctrl_regs_reg[5]\(17),
      R => '0'
    );
\ctrl_regs_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \ctrl_regs_reg[5]\(18),
      R => '0'
    );
\ctrl_regs_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \ctrl_regs_reg[5]\(19),
      R => '0'
    );
\ctrl_regs_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \ctrl_regs_reg[5]\(1),
      R => '0'
    );
\ctrl_regs_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \ctrl_regs_reg[5]\(20),
      R => '0'
    );
\ctrl_regs_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \ctrl_regs_reg[5]\(21),
      R => '0'
    );
\ctrl_regs_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \ctrl_regs_reg[5]\(22),
      R => '0'
    );
\ctrl_regs_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \ctrl_regs_reg[5]\(23),
      R => '0'
    );
\ctrl_regs_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \ctrl_regs_reg[5]\(24),
      R => '0'
    );
\ctrl_regs_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \ctrl_regs_reg[5]\(25),
      R => '0'
    );
\ctrl_regs_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \ctrl_regs_reg[5]\(26),
      R => '0'
    );
\ctrl_regs_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \ctrl_regs_reg[5]\(27),
      R => '0'
    );
\ctrl_regs_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \ctrl_regs_reg[5]\(28),
      R => '0'
    );
\ctrl_regs_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \ctrl_regs_reg[5]\(29),
      R => '0'
    );
\ctrl_regs_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \ctrl_regs_reg[5]\(2),
      R => '0'
    );
\ctrl_regs_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \ctrl_regs_reg[5]\(30),
      R => '0'
    );
\ctrl_regs_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \ctrl_regs_reg[5]\(31),
      R => '0'
    );
\ctrl_regs_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \ctrl_regs_reg[5]\(3),
      R => '0'
    );
\ctrl_regs_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \ctrl_regs_reg[5]\(4),
      R => '0'
    );
\ctrl_regs_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \ctrl_regs_reg[5]\(5),
      R => '0'
    );
\ctrl_regs_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \ctrl_regs_reg[5]\(6),
      R => '0'
    );
\ctrl_regs_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \ctrl_regs_reg[5]\(7),
      R => '0'
    );
\ctrl_regs_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \ctrl_regs_reg[5]\(8),
      R => '0'
    );
\ctrl_regs_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[5][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \ctrl_regs_reg[5]\(9),
      R => '0'
    );
\ctrl_regs_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \ctrl_regs_reg[6]\(0),
      R => '0'
    );
\ctrl_regs_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \ctrl_regs_reg[6]\(10),
      R => '0'
    );
\ctrl_regs_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \ctrl_regs_reg[6]\(11),
      R => '0'
    );
\ctrl_regs_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \ctrl_regs_reg[6]\(12),
      R => '0'
    );
\ctrl_regs_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \ctrl_regs_reg[6]\(13),
      R => '0'
    );
\ctrl_regs_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \ctrl_regs_reg[6]\(14),
      R => '0'
    );
\ctrl_regs_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \ctrl_regs_reg[6]\(15),
      R => '0'
    );
\ctrl_regs_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \ctrl_regs_reg[6]\(16),
      R => '0'
    );
\ctrl_regs_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \ctrl_regs_reg[6]\(17),
      R => '0'
    );
\ctrl_regs_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \ctrl_regs_reg[6]\(18),
      R => '0'
    );
\ctrl_regs_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \ctrl_regs_reg[6]\(19),
      R => '0'
    );
\ctrl_regs_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \ctrl_regs_reg[6]\(1),
      R => '0'
    );
\ctrl_regs_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \ctrl_regs_reg[6]\(20),
      R => '0'
    );
\ctrl_regs_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \ctrl_regs_reg[6]\(21),
      R => '0'
    );
\ctrl_regs_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \ctrl_regs_reg[6]\(22),
      R => '0'
    );
\ctrl_regs_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \ctrl_regs_reg[6]\(23),
      R => '0'
    );
\ctrl_regs_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \ctrl_regs_reg[6]\(24),
      R => '0'
    );
\ctrl_regs_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \ctrl_regs_reg[6]\(25),
      R => '0'
    );
\ctrl_regs_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \ctrl_regs_reg[6]\(26),
      R => '0'
    );
\ctrl_regs_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \ctrl_regs_reg[6]\(27),
      R => '0'
    );
\ctrl_regs_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \ctrl_regs_reg[6]\(28),
      R => '0'
    );
\ctrl_regs_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \ctrl_regs_reg[6]\(29),
      R => '0'
    );
\ctrl_regs_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \ctrl_regs_reg[6]\(2),
      R => '0'
    );
\ctrl_regs_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \ctrl_regs_reg[6]\(30),
      R => '0'
    );
\ctrl_regs_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \ctrl_regs_reg[6]\(31),
      R => '0'
    );
\ctrl_regs_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \ctrl_regs_reg[6]\(3),
      R => '0'
    );
\ctrl_regs_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \ctrl_regs_reg[6]\(4),
      R => '0'
    );
\ctrl_regs_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \ctrl_regs_reg[6]\(5),
      R => '0'
    );
\ctrl_regs_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \ctrl_regs_reg[6]\(6),
      R => '0'
    );
\ctrl_regs_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \ctrl_regs_reg[6]\(7),
      R => '0'
    );
\ctrl_regs_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \ctrl_regs_reg[6]\(8),
      R => '0'
    );
\ctrl_regs_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[6][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \ctrl_regs_reg[6]\(9),
      R => '0'
    );
\ctrl_regs_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \ctrl_regs_reg[7]\(0),
      R => '0'
    );
\ctrl_regs_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \ctrl_regs_reg[7]\(10),
      R => '0'
    );
\ctrl_regs_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \ctrl_regs_reg[7]\(11),
      R => '0'
    );
\ctrl_regs_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \ctrl_regs_reg[7]\(12),
      R => '0'
    );
\ctrl_regs_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \ctrl_regs_reg[7]\(13),
      R => '0'
    );
\ctrl_regs_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \ctrl_regs_reg[7]\(14),
      R => '0'
    );
\ctrl_regs_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \ctrl_regs_reg[7]\(15),
      R => '0'
    );
\ctrl_regs_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \ctrl_regs_reg[7]\(16),
      R => '0'
    );
\ctrl_regs_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \ctrl_regs_reg[7]\(17),
      R => '0'
    );
\ctrl_regs_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \ctrl_regs_reg[7]\(18),
      R => '0'
    );
\ctrl_regs_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \ctrl_regs_reg[7]\(19),
      R => '0'
    );
\ctrl_regs_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \ctrl_regs_reg[7]\(1),
      R => '0'
    );
\ctrl_regs_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \ctrl_regs_reg[7]\(20),
      R => '0'
    );
\ctrl_regs_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \ctrl_regs_reg[7]\(21),
      R => '0'
    );
\ctrl_regs_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \ctrl_regs_reg[7]\(22),
      R => '0'
    );
\ctrl_regs_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \ctrl_regs_reg[7]\(23),
      R => '0'
    );
\ctrl_regs_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \ctrl_regs_reg[7]\(24),
      R => '0'
    );
\ctrl_regs_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \ctrl_regs_reg[7]\(25),
      R => '0'
    );
\ctrl_regs_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \ctrl_regs_reg[7]\(26),
      R => '0'
    );
\ctrl_regs_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \ctrl_regs_reg[7]\(27),
      R => '0'
    );
\ctrl_regs_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \ctrl_regs_reg[7]\(28),
      R => '0'
    );
\ctrl_regs_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \ctrl_regs_reg[7]\(29),
      R => '0'
    );
\ctrl_regs_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \ctrl_regs_reg[7]\(2),
      R => '0'
    );
\ctrl_regs_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \ctrl_regs_reg[7]\(30),
      R => '0'
    );
\ctrl_regs_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \ctrl_regs_reg[7]\(31),
      R => '0'
    );
\ctrl_regs_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \ctrl_regs_reg[7]\(3),
      R => '0'
    );
\ctrl_regs_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \ctrl_regs_reg[7]\(4),
      R => '0'
    );
\ctrl_regs_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \ctrl_regs_reg[7]\(5),
      R => '0'
    );
\ctrl_regs_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \ctrl_regs_reg[7]\(6),
      R => '0'
    );
\ctrl_regs_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \ctrl_regs_reg[7]\(7),
      R => '0'
    );
\ctrl_regs_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \ctrl_regs_reg[7]\(8),
      R => '0'
    );
\ctrl_regs_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \ctrl_regs[7][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \ctrl_regs_reg[7]\(9),
      R => '0'
    );
\frame_counter[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_counter_reg(0),
      O => \frame_counter[0]_i_2_n_0\
    );
\frame_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[0]_i_1_n_7\,
      Q => frame_counter_reg(0),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \frame_counter_reg[0]_i_1_n_0\,
      CO(2) => \frame_counter_reg[0]_i_1_n_1\,
      CO(1) => \frame_counter_reg[0]_i_1_n_2\,
      CO(0) => \frame_counter_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \frame_counter_reg[0]_i_1_n_4\,
      O(2) => \frame_counter_reg[0]_i_1_n_5\,
      O(1) => \frame_counter_reg[0]_i_1_n_6\,
      O(0) => \frame_counter_reg[0]_i_1_n_7\,
      S(3 downto 1) => frame_counter_reg(3 downto 1),
      S(0) => \frame_counter[0]_i_2_n_0\
    );
\frame_counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[8]_i_1_n_5\,
      Q => frame_counter_reg(10),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[8]_i_1_n_4\,
      Q => frame_counter_reg(11),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[12]_i_1_n_7\,
      Q => frame_counter_reg(12),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_counter_reg[8]_i_1_n_0\,
      CO(3) => \frame_counter_reg[12]_i_1_n_0\,
      CO(2) => \frame_counter_reg[12]_i_1_n_1\,
      CO(1) => \frame_counter_reg[12]_i_1_n_2\,
      CO(0) => \frame_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_counter_reg[12]_i_1_n_4\,
      O(2) => \frame_counter_reg[12]_i_1_n_5\,
      O(1) => \frame_counter_reg[12]_i_1_n_6\,
      O(0) => \frame_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => frame_counter_reg(15 downto 12)
    );
\frame_counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[12]_i_1_n_6\,
      Q => frame_counter_reg(13),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[12]_i_1_n_5\,
      Q => frame_counter_reg(14),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[12]_i_1_n_4\,
      Q => frame_counter_reg(15),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[16]_i_1_n_7\,
      Q => frame_counter_reg(16),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_counter_reg[12]_i_1_n_0\,
      CO(3) => \frame_counter_reg[16]_i_1_n_0\,
      CO(2) => \frame_counter_reg[16]_i_1_n_1\,
      CO(1) => \frame_counter_reg[16]_i_1_n_2\,
      CO(0) => \frame_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_counter_reg[16]_i_1_n_4\,
      O(2) => \frame_counter_reg[16]_i_1_n_5\,
      O(1) => \frame_counter_reg[16]_i_1_n_6\,
      O(0) => \frame_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => frame_counter_reg(19 downto 16)
    );
\frame_counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[16]_i_1_n_6\,
      Q => frame_counter_reg(17),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[16]_i_1_n_5\,
      Q => frame_counter_reg(18),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[16]_i_1_n_4\,
      Q => frame_counter_reg(19),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[0]_i_1_n_6\,
      Q => frame_counter_reg(1),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[20]_i_1_n_7\,
      Q => frame_counter_reg(20),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_counter_reg[16]_i_1_n_0\,
      CO(3) => \frame_counter_reg[20]_i_1_n_0\,
      CO(2) => \frame_counter_reg[20]_i_1_n_1\,
      CO(1) => \frame_counter_reg[20]_i_1_n_2\,
      CO(0) => \frame_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_counter_reg[20]_i_1_n_4\,
      O(2) => \frame_counter_reg[20]_i_1_n_5\,
      O(1) => \frame_counter_reg[20]_i_1_n_6\,
      O(0) => \frame_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => frame_counter_reg(23 downto 20)
    );
\frame_counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[20]_i_1_n_6\,
      Q => frame_counter_reg(21),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[20]_i_1_n_5\,
      Q => frame_counter_reg(22),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[20]_i_1_n_4\,
      Q => frame_counter_reg(23),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[24]_i_1_n_7\,
      Q => frame_counter_reg(24),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_counter_reg[20]_i_1_n_0\,
      CO(3) => \frame_counter_reg[24]_i_1_n_0\,
      CO(2) => \frame_counter_reg[24]_i_1_n_1\,
      CO(1) => \frame_counter_reg[24]_i_1_n_2\,
      CO(0) => \frame_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_counter_reg[24]_i_1_n_4\,
      O(2) => \frame_counter_reg[24]_i_1_n_5\,
      O(1) => \frame_counter_reg[24]_i_1_n_6\,
      O(0) => \frame_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => frame_counter_reg(27 downto 24)
    );
\frame_counter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[24]_i_1_n_6\,
      Q => frame_counter_reg(25),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[24]_i_1_n_5\,
      Q => frame_counter_reg(26),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[24]_i_1_n_4\,
      Q => frame_counter_reg(27),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[28]_i_1_n_7\,
      Q => frame_counter_reg(28),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_frame_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \frame_counter_reg[28]_i_1_n_1\,
      CO(1) => \frame_counter_reg[28]_i_1_n_2\,
      CO(0) => \frame_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_counter_reg[28]_i_1_n_4\,
      O(2) => \frame_counter_reg[28]_i_1_n_5\,
      O(1) => \frame_counter_reg[28]_i_1_n_6\,
      O(0) => \frame_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => frame_counter_reg(31 downto 28)
    );
\frame_counter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[28]_i_1_n_6\,
      Q => frame_counter_reg(29),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[0]_i_1_n_5\,
      Q => frame_counter_reg(2),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[28]_i_1_n_5\,
      Q => frame_counter_reg(30),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[28]_i_1_n_4\,
      Q => frame_counter_reg(31),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[0]_i_1_n_4\,
      Q => frame_counter_reg(3),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[4]_i_1_n_7\,
      Q => frame_counter_reg(4),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_counter_reg[0]_i_1_n_0\,
      CO(3) => \frame_counter_reg[4]_i_1_n_0\,
      CO(2) => \frame_counter_reg[4]_i_1_n_1\,
      CO(1) => \frame_counter_reg[4]_i_1_n_2\,
      CO(0) => \frame_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_counter_reg[4]_i_1_n_4\,
      O(2) => \frame_counter_reg[4]_i_1_n_5\,
      O(1) => \frame_counter_reg[4]_i_1_n_6\,
      O(0) => \frame_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => frame_counter_reg(7 downto 4)
    );
\frame_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[4]_i_1_n_6\,
      Q => frame_counter_reg(5),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[4]_i_1_n_5\,
      Q => frame_counter_reg(6),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[4]_i_1_n_4\,
      Q => frame_counter_reg(7),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[8]_i_1_n_7\,
      Q => frame_counter_reg(8),
      R => \^axi_aresetn_0\
    );
\frame_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_counter_reg[4]_i_1_n_0\,
      CO(3) => \frame_counter_reg[8]_i_1_n_0\,
      CO(2) => \frame_counter_reg[8]_i_1_n_1\,
      CO(1) => \frame_counter_reg[8]_i_1_n_2\,
      CO(0) => \frame_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_counter_reg[8]_i_1_n_4\,
      O(2) => \frame_counter_reg[8]_i_1_n_5\,
      O(1) => \frame_counter_reg[8]_i_1_n_6\,
      O(0) => \frame_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => frame_counter_reg(11 downto 8)
    );
\frame_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vsync,
      CE => '1',
      D => \frame_counter_reg[8]_i_1_n_6\,
      Q => frame_counter_reg(9),
      R => \^axi_aresetn_0\
    );
g0_b0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bram_doutb(24),
      I1 => Q(3),
      I2 => bram_doutb(8),
      O => \^sel\(0)
    );
g0_b0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bram_doutb(25),
      I1 => Q(3),
      I2 => bram_doutb(9),
      O => \^sel\(1)
    );
g2_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5CCC555"
    )
        port map (
      I0 => \^sel\(0),
      I1 => vga_to_hdmi_i_42_0,
      I2 => \^doutb\(1),
      I3 => Q(3),
      I4 => \^doutb\(0),
      O => g2_b0_n_0
    );
vga_to_hdmi_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_aresetn,
      O => \^axi_aresetn_0\
    );
vga_to_hdmi_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_21_n_0,
      I1 => vga_to_hdmi_i_5,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      S => \^sel\(6)
    );
vga_to_hdmi_i_100: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^doutb\(0),
      I1 => Q(3),
      I2 => \^doutb\(1),
      I3 => vga_to_hdmi_i_42_2,
      O => vga_to_hdmi_i_100_n_0
    );
vga_to_hdmi_i_101: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^doutb\(0),
      I1 => Q(3),
      I2 => \^doutb\(1),
      I3 => vga_to_hdmi_i_42_1,
      O => vga_to_hdmi_i_101_n_0
    );
vga_to_hdmi_i_103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutb\(1),
      I1 => Q(3),
      I2 => \^doutb\(0),
      O => \^sel\(2)
    );
vga_to_hdmi_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bram_doutb(30),
      I1 => Q(3),
      I2 => bram_doutb(14),
      O => \^sel\(6)
    );
vga_to_hdmi_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_42_n_0,
      I1 => vga_to_hdmi_i_43_n_0,
      O => vga_to_hdmi_i_21_n_0,
      S => \^sel\(5)
    );
vga_to_hdmi_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bram_doutb(29),
      I1 => Q(3),
      I2 => bram_doutb(13),
      O => \^sel\(5)
    );
vga_to_hdmi_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_100_n_0,
      I1 => vga_to_hdmi_i_101_n_0,
      I2 => \^sel\(4),
      I3 => g2_b0_n_0,
      I4 => \^sel\(3),
      I5 => vga_to_hdmi_i_21_1,
      O => vga_to_hdmi_i_42_n_0
    );
vga_to_hdmi_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002020200020"
    )
        port map (
      I0 => vga_to_hdmi_i_21_0,
      I1 => \^sel\(2),
      I2 => \^sel\(3),
      I3 => bram_doutb(12),
      I4 => Q(3),
      I5 => bram_doutb(28),
      O => vga_to_hdmi_i_43_n_0
    );
vga_to_hdmi_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bram_doutb(28),
      I1 => Q(3),
      I2 => bram_doutb(12),
      O => \^sel\(4)
    );
vga_to_hdmi_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bram_doutb(27),
      I1 => Q(3),
      I2 => bram_doutb(11),
      O => \^sel\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4_hdmi_text_controller_v1_0 is
  port (
    axi_arready : out STD_LOGIC;
    axi_rvalid_reg : out STD_LOGIC;
    hdmi_tmds_clk_p : out STD_LOGIC;
    hdmi_tmds_clk_n : out STD_LOGIC;
    hdmi_tmds_data_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tmds_data_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_wready : out STD_LOGIC;
    axi_awready : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_bvalid : out STD_LOGIC;
    axi_arvalid : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aclk : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_rready : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_wvalid : in STD_LOGIC;
    axi_awvalid : in STD_LOGIC;
    axi_bready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mb_block_hdmi_text_controller_0_4_hdmi_text_controller_v1_0 : entity is "hdmi_text_controller_v1_0";
end mb_block_hdmi_text_controller_0_4_hdmi_text_controller_v1_0;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4_hdmi_text_controller_v1_0 is
  signal bram_addrb0 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \bram_addrb__0\ : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal bram_doutb : STD_LOGIC_VECTOR ( 26 downto 10 );
  signal clk_125MHz : STD_LOGIC;
  signal clk_25MHz : STD_LOGIC;
  signal drawX : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal drawY : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal green : STD_LOGIC_VECTOR ( 0 to 0 );
  signal hdmi_text_controller_v1_0_AXI_inst_n_15 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_3 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_48 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_49 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_50 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_51 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_52 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_53 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_54 : STD_LOGIC;
  signal hsync : STD_LOGIC;
  signal locked : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal vde : STD_LOGIC;
  signal vga_n_22 : STD_LOGIC;
  signal vga_n_23 : STD_LOGIC;
  signal vga_n_24 : STD_LOGIC;
  signal vga_n_25 : STD_LOGIC;
  signal vga_n_26 : STD_LOGIC;
  signal vga_n_27 : STD_LOGIC;
  signal vsync : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of vga_to_hdmi : label is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of vga_to_hdmi : label is "package_project";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vga_to_hdmi : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of vga_to_hdmi : label is "hdmi_tx_v1_0,Vivado 2022.2";
begin
clk_wiz: entity work.mb_block_hdmi_text_controller_0_4_clk_wiz_0
     port map (
      clk_in1 => axi_aclk,
      clk_out1 => clk_25MHz,
      clk_out2 => clk_125MHz,
      locked => locked,
      reset => hdmi_text_controller_v1_0_AXI_inst_n_3
    );
hdmi_text_controller_v1_0_AXI_inst: entity work.mb_block_hdmi_text_controller_0_4_hdmi_text_controller_v1_0_AXI
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => hdmi_text_controller_v1_0_AXI_inst_n_15,
      O(1 downto 0) => bram_addrb0(5 downto 4),
      Q(6 downto 4) => drawX(9 downto 7),
      Q(3 downto 0) => drawX(3 downto 0),
      S(2) => hdmi_text_controller_v1_0_AXI_inst_n_48,
      S(1) => hdmi_text_controller_v1_0_AXI_inst_n_49,
      S(0) => hdmi_text_controller_v1_0_AXI_inst_n_50,
      addrb(10 downto 3) => \bram_addrb__0\(10 downto 3),
      addrb(2 downto 0) => drawX(6 downto 4),
      axi_aclk => axi_aclk,
      axi_araddr(15 downto 0) => axi_araddr(15 downto 0),
      axi_aresetn => axi_aresetn,
      axi_aresetn_0 => hdmi_text_controller_v1_0_AXI_inst_n_3,
      axi_arready_reg_0 => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awaddr(11 downto 0) => axi_awaddr(11 downto 0),
      axi_awready_reg_0 => axi_awready,
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid => axi_bvalid,
      axi_rdata(31 downto 0) => axi_rdata(31 downto 0),
      \axi_rdata[9]_i_4_0\(9 downto 0) => drawY(9 downto 0),
      axi_rready => axi_rready,
      axi_rvalid_reg_0 => axi_rvalid_reg,
      axi_wdata(31 downto 0) => axi_wdata(31 downto 0),
      axi_wready_reg_0 => axi_wready,
      axi_wstrb(3 downto 0) => axi_wstrb(3 downto 0),
      axi_wvalid => axi_wvalid,
      doutb(1) => bram_doutb(26),
      doutb(0) => bram_doutb(10),
      \hc_reg[9]\(2) => hdmi_text_controller_v1_0_AXI_inst_n_52,
      \hc_reg[9]\(1) => hdmi_text_controller_v1_0_AXI_inst_n_53,
      \hc_reg[9]\(0) => hdmi_text_controller_v1_0_AXI_inst_n_54,
      sel(6 downto 0) => sel(10 downto 4),
      \vc_reg[9]\(0) => hdmi_text_controller_v1_0_AXI_inst_n_51,
      vga_to_hdmi_i_21_0 => vga_n_24,
      vga_to_hdmi_i_21_1 => vga_n_26,
      vga_to_hdmi_i_42_0 => vga_n_22,
      vga_to_hdmi_i_42_1 => vga_n_25,
      vga_to_hdmi_i_42_2 => vga_n_23,
      vga_to_hdmi_i_5 => vga_n_27,
      vsync => vsync
    );
vga: entity work.mb_block_hdmi_text_controller_0_4_vga_controller
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => vga_n_26,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => vga_n_27,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => hdmi_text_controller_v1_0_AXI_inst_n_51,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(2) => hdmi_text_controller_v1_0_AXI_inst_n_52,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(1) => hdmi_text_controller_v1_0_AXI_inst_n_53,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => hdmi_text_controller_v1_0_AXI_inst_n_54,
      O(1 downto 0) => bram_addrb0(5 downto 4),
      Q(9 downto 0) => drawX(9 downto 0),
      S(2) => hdmi_text_controller_v1_0_AXI_inst_n_48,
      S(1) => hdmi_text_controller_v1_0_AXI_inst_n_49,
      S(0) => hdmi_text_controller_v1_0_AXI_inst_n_50,
      addrb(7 downto 0) => \bram_addrb__0\(10 downto 3),
      clk_out1 => clk_25MHz,
      doutb(1) => bram_doutb(26),
      doutb(0) => bram_doutb(10),
      \hc_reg[0]_0\ => hdmi_text_controller_v1_0_AXI_inst_n_3,
      hsync => hsync,
      red(0) => green(0),
      sel(6 downto 0) => sel(10 downto 4),
      \srl[28].srl16_i\ => hdmi_text_controller_v1_0_AXI_inst_n_15,
      \vc_reg[0]_0\ => vga_n_22,
      \vc_reg[0]_1\ => vga_n_23,
      \vc_reg[0]_2\ => vga_n_24,
      \vc_reg[1]_0\ => vga_n_25,
      \vc_reg[9]_0\(9 downto 0) => drawY(9 downto 0),
      vde => vde,
      vsync => vsync
    );
vga_to_hdmi: entity work.mb_block_hdmi_text_controller_0_4_hdmi_tx_0
     port map (
      TMDS_CLK_N => hdmi_tmds_clk_n,
      TMDS_CLK_P => hdmi_tmds_clk_p,
      TMDS_DATA_N(2 downto 0) => hdmi_tmds_data_n(2 downto 0),
      TMDS_DATA_P(2 downto 0) => hdmi_tmds_data_p(2 downto 0),
      ade => '0',
      aux0_din(3 downto 0) => B"0000",
      aux1_din(3 downto 0) => B"0000",
      aux2_din(3 downto 0) => B"0000",
      blue(3 downto 0) => B"0000",
      green(3 downto 0) => B"0000",
      hsync => hsync,
      pix_clk => clk_25MHz,
      pix_clk_locked => locked,
      pix_clkx5 => clk_125MHz,
      red(3 downto 2) => B"00",
      red(1) => green(0),
      red(0) => '0',
      rst => hdmi_text_controller_v1_0_AXI_inst_n_3,
      vde => vde,
      vsync => vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_block_hdmi_text_controller_0_4 is
  port (
    hdmi_tmds_clk_p : out STD_LOGIC;
    hdmi_tmds_clk_n : out STD_LOGIC;
    hdmi_tmds_data_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tmds_data_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_aclk : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : out STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_wvalid : in STD_LOGIC;
    axi_wready : out STD_LOGIC;
    axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : out STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rvalid : out STD_LOGIC;
    axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mb_block_hdmi_text_controller_0_4 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mb_block_hdmi_text_controller_0_4 : entity is "mb_block_hdmi_text_controller_0_4,hdmi_text_controller_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mb_block_hdmi_text_controller_0_4 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mb_block_hdmi_text_controller_0_4 : entity is "hdmi_text_controller_v1_0,Vivado 2022.2";
end mb_block_hdmi_text_controller_0_4;

architecture STRUCTURE of mb_block_hdmi_text_controller_0_4 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME axi_aclk, ASSOCIATED_RESET axi_aresetn, ASSOCIATED_BUSIF axi:AXI, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_aresetn : signal is "xilinx.com:signal:reset:1.0 axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of axi_aresetn : signal is "XIL_INTERFACENAME axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 AXI RREADY";
  attribute X_INTERFACE_PARAMETER of axi_rready : signal is "XIL_INTERFACENAME AXI, ADDR_WIDTH 16, AWUSER_WIDTH 16, ARUSER_WIDTH 16, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 AXI WVALID";
  attribute X_INTERFACE_INFO of hdmi_tmds_clk_n : signal is "xilinx.com:signal:clock:1.0 hdmi_tmds_clk_n CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_N";
  attribute X_INTERFACE_PARAMETER of hdmi_tmds_clk_n : signal is "XIL_INTERFACENAME hdmi_tmds_clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hdmi_tmds_clk_p : signal is "xilinx.com:signal:clock:1.0 hdmi_tmds_clk_p CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_P";
  attribute X_INTERFACE_PARAMETER of hdmi_tmds_clk_p : signal is "XIL_INTERFACENAME hdmi_tmds_clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arprot : signal is "xilinx.com:interface:aximm:1.0 AXI ARPROT";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 AXI WSTRB";
  attribute X_INTERFACE_INFO of hdmi_tmds_data_n : signal is "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_N";
  attribute X_INTERFACE_INFO of hdmi_tmds_data_p : signal is "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_P";
begin
  axi_bresp(1) <= \<const0>\;
  axi_bresp(0) <= \<const0>\;
  axi_rresp(1) <= \<const0>\;
  axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.mb_block_hdmi_text_controller_0_4_hdmi_text_controller_v1_0
     port map (
      axi_aclk => axi_aclk,
      axi_araddr(15 downto 0) => axi_araddr(15 downto 0),
      axi_aresetn => axi_aresetn,
      axi_arready => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awaddr(11 downto 0) => axi_awaddr(13 downto 2),
      axi_awready => axi_awready,
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid => axi_bvalid,
      axi_rdata(31 downto 0) => axi_rdata(31 downto 0),
      axi_rready => axi_rready,
      axi_rvalid_reg => axi_rvalid,
      axi_wdata(31 downto 0) => axi_wdata(31 downto 0),
      axi_wready => axi_wready,
      axi_wstrb(3 downto 0) => axi_wstrb(3 downto 0),
      axi_wvalid => axi_wvalid,
      hdmi_tmds_clk_n => hdmi_tmds_clk_n,
      hdmi_tmds_clk_p => hdmi_tmds_clk_p,
      hdmi_tmds_data_n(2 downto 0) => hdmi_tmds_data_n(2 downto 0),
      hdmi_tmds_data_p(2 downto 0) => hdmi_tmds_data_p(2 downto 0)
    );
end STRUCTURE;
