Uday Teja Bandaru Hardware and ASIC Design Portfolio

Overview
This repository serves as a technical portfolio showcasing selected academic and personal projects in digital hardware design and VLSI systems. The work presented here focuses on RTL design, ASIC implementation flows, FPGA prototyping, and CAD automation, with emphasis on correctness, architecture, and design methodology.

Repository Structure

ASIC
Contains RTL design projects, synthesis and timing experiments, DFT related work, and ASIC-oriented design flows.

FPGA
Includes FPGA implementations, hardware accelerators, HLS based designs, and hardware software co-design projects.

CAD
Contains EDA automation scripts, Python based utilities, and tooling related to VLSI and digital design flows.

VLSI
Includes integrated digital design coursework and system level hardware projects.

Each directory contains its own README file with project level explanations.

Technical Areas Covered

RTL and Digital Design
Finite state machines
Pipelined datapaths
Fixed point arithmetic units
Hardware neural network blocks
Parameterized Verilog and SystemVerilog modules

ASIC Design and Verification
Logic synthesis and implementation flows
Static timing analysis
Design for testability concepts
Assertion based verification and formal methods
Power performance and area tradeoff analysis

FPGA and Hardware Acceleration
RTL prototyping on FPGA
High level synthesis based accelerators
AXI and memory mapped interfaces
Hardware software co-design approaches

CAD and Automation
Python scripting for EDA workflows
Netlist analysis and design utilities
Automation for validation and analysis

Tools and Technologies

HDL
Verilog
SystemVerilog

Programming Languages
Python
C
C plus plus

EDA Tools
Cadence Genus Innovus Tempus Modus
Synopsys Design Compiler PrimeTime TetraMAX
Siemens ModelSim Questa
JasperGold

FPGA Tools
Vivado
ISE
High Level Synthesis tools

Version Control
Git
GitHub

Usage Disclaimer

This repository is shared strictly for portfolio demonstration and evaluation purposes only.

Reuse redistribution or replication of any part of this repository is not permitted.
Commercial use or academic submission use is strictly prohibited.
Recruiters and reviewers may browse the contents for evaluation only.

All rights are reserved by the author.
For permissions or access requests please contact the author directly.

About Me

Uday Teja Bandaru
Master of Science in Computer Engineering VLSI
The University of Texas at Dallas

Primary interests include RTL and ASIC design FPGA based systems digital microarchitecture EDA and CAD algorithm development and hardware verification.

Location
Dallas Texas

LinkedIn
https://www.linkedin.com/in/uday-teja-bandaru

Notes for Recruiters

Additional design collateral testbenches and implementation details can be shared upon request during interviews or technical discussions.
