|exp12
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN10
KEY[0] => reset.IN3
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] << array_ctrl:ac.port12
LEDR[1] << array_ctrl:ac.port12
LEDR[2] << array_ctrl:ac.port12
LEDR[3] << array_ctrl:ac.port12
LEDR[4] << array_ctrl:ac.port12
LEDR[5] << array_ctrl:ac.port12
LEDR[6] << array_ctrl:ac.port12
LEDR[7] << array_ctrl:ac.port12
LEDR[8] << array_ctrl:ac.port12
LEDR[9] << array_ctrl:ac.port12
VGA_BLANK_N << VGA_BLANK_N.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] << vga_ctrl:controller.port10
VGA_B[1] << vga_ctrl:controller.port10
VGA_B[2] << vga_ctrl:controller.port10
VGA_B[3] << vga_ctrl:controller.port10
VGA_B[4] << vga_ctrl:controller.port10
VGA_B[5] << vga_ctrl:controller.port10
VGA_B[6] << vga_ctrl:controller.port10
VGA_B[7] << vga_ctrl:controller.port10
VGA_CLK << VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] << vga_ctrl:controller.port9
VGA_G[1] << vga_ctrl:controller.port9
VGA_G[2] << vga_ctrl:controller.port9
VGA_G[3] << vga_ctrl:controller.port9
VGA_G[4] << vga_ctrl:controller.port9
VGA_G[5] << vga_ctrl:controller.port9
VGA_G[6] << vga_ctrl:controller.port9
VGA_G[7] << vga_ctrl:controller.port9
VGA_HS << vga_ctrl:controller.port5
VGA_R[0] << vga_ctrl:controller.port8
VGA_R[1] << vga_ctrl:controller.port8
VGA_R[2] << vga_ctrl:controller.port8
VGA_R[3] << vga_ctrl:controller.port8
VGA_R[4] << vga_ctrl:controller.port8
VGA_R[5] << vga_ctrl:controller.port8
VGA_R[6] << vga_ctrl:controller.port8
VGA_R[7] << vga_ctrl:controller.port8
VGA_SYNC_N << <GND>
VGA_VS << vga_ctrl:controller.port6
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT << <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK << <GND>
PS2_CLK <> ps2_keyboard:PS2K.port2
PS2_CLK2 <> <UNC>
PS2_DAT <> ps2_keyboard:PS2K.port3
PS2_DAT2 <> <UNC>
FPGA_I2C_SCLK << <GND>
FPGA_I2C_SDAT <> <UNC>


|exp12|clkgen:c2c
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|exp12|vga_ctrl:controller
pclk => y_cnt[0].CLK
pclk => y_cnt[1].CLK
pclk => y_cnt[2].CLK
pclk => y_cnt[3].CLK
pclk => y_cnt[4].CLK
pclk => y_cnt[5].CLK
pclk => y_cnt[6].CLK
pclk => y_cnt[7].CLK
pclk => y_cnt[8].CLK
pclk => y_cnt[9].CLK
pclk => x_cnt[0].CLK
pclk => x_cnt[1].CLK
pclk => x_cnt[2].CLK
pclk => x_cnt[3].CLK
pclk => x_cnt[4].CLK
pclk => x_cnt[5].CLK
pclk => x_cnt[6].CLK
pclk => x_cnt[7].CLK
pclk => x_cnt[8].CLK
pclk => x_cnt[9].CLK
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => x_cnt[0].PRESET
reset => x_cnt[1].ACLR
reset => x_cnt[2].ACLR
reset => x_cnt[3].ACLR
reset => x_cnt[4].ACLR
reset => x_cnt[5].ACLR
reset => x_cnt[6].ACLR
reset => x_cnt[7].ACLR
reset => x_cnt[8].ACLR
reset => x_cnt[9].ACLR
vga_data[0] => vga_b[0].DATAIN
vga_data[1] => vga_b[1].DATAIN
vga_data[2] => vga_b[2].DATAIN
vga_data[3] => vga_b[3].DATAIN
vga_data[4] => vga_b[4].DATAIN
vga_data[5] => vga_b[5].DATAIN
vga_data[6] => vga_b[6].DATAIN
vga_data[7] => vga_b[7].DATAIN
vga_data[8] => vga_g[0].DATAIN
vga_data[9] => vga_g[1].DATAIN
vga_data[10] => vga_g[2].DATAIN
vga_data[11] => vga_g[3].DATAIN
vga_data[12] => vga_g[4].DATAIN
vga_data[13] => vga_g[5].DATAIN
vga_data[14] => vga_g[6].DATAIN
vga_data[15] => vga_g[7].DATAIN
vga_data[16] => vga_r[0].DATAIN
vga_data[17] => vga_r[1].DATAIN
vga_data[18] => vga_r[2].DATAIN
vga_data[19] => vga_r[3].DATAIN
vga_data[20] => vga_r[4].DATAIN
vga_data[21] => vga_r[5].DATAIN
vga_data[22] => vga_r[6].DATAIN
vga_data[23] => vga_r[7].DATAIN
h_addr[0] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[1] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[2] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[3] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[4] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[5] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[6] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[7] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[8] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[9] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[0] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[1] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[2] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[3] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[4] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[5] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[6] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[7] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[8] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[9] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
hsync <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_data[16].DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_data[17].DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_data[18].DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_data[19].DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_data[20].DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_data[21].DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_data[22].DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_data[23].DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_data[8].DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_data[9].DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_data[10].DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_data[11].DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_data[12].DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_data[13].DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_data[14].DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_data[15].DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_data[0].DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_data[1].DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_data[2].DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_data[3].DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_data[4].DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_data[5].DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_data[6].DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_data[7].DB_MAX_OUTPUT_PORT_TYPE


|exp12|vga_out:outer
shang[0] <= shang[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shang[1] <= shang[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shang[2] <= shang[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shang[3] <= shang[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shang[4] <= shang[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shang[5] <= shang[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colordata[0] => vga_data.DATAB
colordata[1] => vga_data.DATAB
colordata[2] => vga_data.DATAB
colordata[3] => vga_data.DATAB
colordata[4] => vga_data.DATAB
colordata[5] => vga_data.DATAB
colordata[6] => vga_data.DATAB
colordata[7] => vga_data.DATAB
colordata[8] => vga_data.DATAB
colordata[9] => vga_data.DATAB
colordata[10] => vga_data.DATAB
colordata[11] => vga_data.DATAB
colordata[12] => vga_data.DATAB
colordata[13] => vga_data.DATAB
colordata[14] => vga_data.DATAB
colordata[15] => vga_data.DATAB
colordata[16] => vga_data.DATAB
colordata[17] => vga_data.DATAB
colordata[18] => vga_data.DATAB
colordata[19] => vga_data.DATAB
colordata[20] => vga_data.DATAB
colordata[21] => vga_data.DATAB
colordata[22] => vga_data.DATAB
colordata[23] => vga_data.DATAB
valid => always0.IN1
ascii[0] => Add0.IN10
ascii[0] => color[0].DATAIN
ascii[0] => s_addr[0].DATAIN
ascii[0] => Equal1.IN31
ascii[1] => Add0.IN9
ascii[1] => color[1].DATAIN
ascii[1] => s_addr[1].DATAIN
ascii[1] => Equal1.IN30
ascii[2] => Add0.IN8
ascii[2] => color[2].DATAIN
ascii[2] => Equal1.IN29
ascii[3] => Add0.IN7
ascii[3] => Equal1.IN28
ascii[4] => Add0.IN6
ascii[4] => Equal1.IN27
ascii[5] => Add0.IN5
ascii[5] => Equal1.IN26
ascii[6] => Add0.IN4
ascii[6] => Equal1.IN25
ascii[7] => Add0.IN3
ascii[7] => Equal1.IN24
v_addr[0] => Add1.IN26
v_addr[0] => Add4.IN20
v_addr[0] => LessThan5.IN20
v_addr[0] => LessThan6.IN20
v_addr[0] => LessThan8.IN20
v_addr[0] => LessThan9.IN20
v_addr[0] => LessThan11.IN20
v_addr[0] => LessThan12.IN20
v_addr[0] => LessThan15.IN20
v_addr[0] => LessThan16.IN20
v_addr[0] => LessThan17.IN20
v_addr[0] => LessThan18.IN20
v_addr[0] => addr.DATAB
v_addr[0] => addr.DATAB
v_addr[0] => addr.DATAB
v_addr[0] => addr.DATAB
v_addr[0] => addr.DATAB
v_addr[1] => Add1.IN25
v_addr[1] => Add4.IN19
v_addr[1] => LessThan5.IN19
v_addr[1] => LessThan6.IN19
v_addr[1] => LessThan8.IN19
v_addr[1] => LessThan9.IN19
v_addr[1] => LessThan11.IN19
v_addr[1] => LessThan12.IN19
v_addr[1] => LessThan15.IN19
v_addr[1] => LessThan16.IN19
v_addr[1] => LessThan17.IN19
v_addr[1] => LessThan18.IN19
v_addr[1] => addr.DATAB
v_addr[1] => addr.DATAB
v_addr[1] => addr.DATAB
v_addr[1] => addr.DATAB
v_addr[1] => addr.DATAB
v_addr[2] => Add1.IN24
v_addr[2] => Add4.IN18
v_addr[2] => LessThan5.IN18
v_addr[2] => LessThan6.IN18
v_addr[2] => LessThan8.IN18
v_addr[2] => LessThan9.IN18
v_addr[2] => Add16.IN16
v_addr[2] => LessThan11.IN18
v_addr[2] => LessThan12.IN18
v_addr[2] => LessThan15.IN18
v_addr[2] => LessThan16.IN18
v_addr[2] => Add26.IN16
v_addr[2] => LessThan17.IN18
v_addr[2] => LessThan18.IN18
v_addr[2] => addr.DATAB
v_addr[2] => addr.DATAB
v_addr[2] => addr.DATAB
v_addr[3] => Add1.IN23
v_addr[3] => Add4.IN17
v_addr[3] => LessThan5.IN17
v_addr[3] => LessThan6.IN17
v_addr[3] => LessThan8.IN17
v_addr[3] => LessThan9.IN17
v_addr[3] => Add16.IN15
v_addr[3] => LessThan11.IN17
v_addr[3] => LessThan12.IN17
v_addr[3] => LessThan15.IN17
v_addr[3] => LessThan16.IN17
v_addr[3] => Add26.IN15
v_addr[3] => LessThan17.IN17
v_addr[3] => LessThan18.IN17
v_addr[3] => addr.DATAB
v_addr[3] => addr.DATAB
v_addr[3] => addr.DATAB
v_addr[4] => Add0.IN16
v_addr[4] => Add4.IN16
v_addr[4] => LessThan5.IN16
v_addr[4] => LessThan6.IN16
v_addr[4] => Add10.IN12
v_addr[4] => LessThan8.IN16
v_addr[4] => LessThan9.IN16
v_addr[4] => Add16.IN14
v_addr[4] => LessThan11.IN16
v_addr[4] => LessThan12.IN16
v_addr[4] => Add21.IN56
v_addr[4] => LessThan15.IN16
v_addr[4] => LessThan16.IN16
v_addr[4] => Add26.IN14
v_addr[4] => LessThan17.IN16
v_addr[4] => LessThan18.IN16
v_addr[4] => addr.DATAB
v_addr[5] => Add0.IN15
v_addr[5] => Add4.IN15
v_addr[5] => LessThan5.IN15
v_addr[5] => LessThan6.IN15
v_addr[5] => Add10.IN11
v_addr[5] => LessThan8.IN15
v_addr[5] => LessThan9.IN15
v_addr[5] => Add16.IN13
v_addr[5] => LessThan11.IN15
v_addr[5] => LessThan12.IN15
v_addr[5] => Add21.IN55
v_addr[5] => LessThan15.IN15
v_addr[5] => LessThan16.IN15
v_addr[5] => Add26.IN13
v_addr[5] => LessThan17.IN15
v_addr[5] => LessThan18.IN15
v_addr[5] => Add31.IN10
v_addr[6] => Add0.IN14
v_addr[6] => Add4.IN14
v_addr[6] => LessThan5.IN14
v_addr[6] => LessThan6.IN14
v_addr[6] => Add10.IN10
v_addr[6] => LessThan8.IN14
v_addr[6] => LessThan9.IN14
v_addr[6] => Add16.IN12
v_addr[6] => LessThan11.IN14
v_addr[6] => LessThan12.IN14
v_addr[6] => Add21.IN54
v_addr[6] => LessThan15.IN14
v_addr[6] => LessThan16.IN14
v_addr[6] => Add26.IN12
v_addr[6] => LessThan17.IN14
v_addr[6] => LessThan18.IN14
v_addr[6] => Add31.IN9
v_addr[7] => Add0.IN13
v_addr[7] => Add4.IN13
v_addr[7] => LessThan5.IN13
v_addr[7] => LessThan6.IN13
v_addr[7] => Add10.IN9
v_addr[7] => LessThan8.IN13
v_addr[7] => LessThan9.IN13
v_addr[7] => Add16.IN11
v_addr[7] => LessThan11.IN13
v_addr[7] => LessThan12.IN13
v_addr[7] => Add21.IN53
v_addr[7] => LessThan15.IN13
v_addr[7] => LessThan16.IN13
v_addr[7] => Add26.IN11
v_addr[7] => LessThan17.IN13
v_addr[7] => LessThan18.IN13
v_addr[7] => Add31.IN8
v_addr[8] => Add0.IN12
v_addr[8] => Add4.IN12
v_addr[8] => LessThan5.IN12
v_addr[8] => LessThan6.IN12
v_addr[8] => Add10.IN8
v_addr[8] => LessThan8.IN12
v_addr[8] => LessThan9.IN12
v_addr[8] => Add16.IN10
v_addr[8] => LessThan11.IN12
v_addr[8] => LessThan12.IN12
v_addr[8] => Add21.IN52
v_addr[8] => LessThan15.IN12
v_addr[8] => LessThan16.IN12
v_addr[8] => Add26.IN10
v_addr[8] => LessThan17.IN12
v_addr[8] => LessThan18.IN12
v_addr[8] => Add31.IN7
v_addr[9] => Add0.IN11
v_addr[9] => Add4.IN11
v_addr[9] => LessThan5.IN11
v_addr[9] => LessThan6.IN11
v_addr[9] => Add10.IN7
v_addr[9] => LessThan8.IN11
v_addr[9] => LessThan9.IN11
v_addr[9] => Add16.IN9
v_addr[9] => LessThan11.IN11
v_addr[9] => LessThan12.IN11
v_addr[9] => Add21.IN51
v_addr[9] => LessThan15.IN11
v_addr[9] => LessThan16.IN11
v_addr[9] => Add26.IN9
v_addr[9] => LessThan17.IN11
v_addr[9] => LessThan18.IN11
v_addr[9] => Add31.IN6
h_addr[0] => LessThan0.IN20
h_addr[0] => LessThan2.IN20
h_addr[0] => LessThan7.IN20
h_addr[0] => LessThan10.IN20
h_addr[0] => LessThan13.IN20
h_addr[0] => LessThan14.IN20
h_addr[0] => LessThan19.IN20
h_addr[1] => LessThan0.IN19
h_addr[1] => LessThan2.IN19
h_addr[1] => LessThan7.IN19
h_addr[1] => LessThan10.IN19
h_addr[1] => LessThan13.IN19
h_addr[1] => LessThan14.IN19
h_addr[1] => LessThan19.IN19
h_addr[2] => LessThan0.IN18
h_addr[2] => LessThan2.IN18
h_addr[2] => LessThan7.IN18
h_addr[2] => LessThan10.IN18
h_addr[2] => LessThan13.IN18
h_addr[2] => LessThan14.IN18
h_addr[2] => LessThan19.IN18
h_addr[3] => LessThan0.IN17
h_addr[3] => LessThan2.IN17
h_addr[3] => LessThan7.IN17
h_addr[3] => LessThan10.IN17
h_addr[3] => LessThan13.IN17
h_addr[3] => LessThan14.IN17
h_addr[3] => LessThan19.IN17
h_addr[4] => LessThan0.IN16
h_addr[4] => LessThan2.IN16
h_addr[4] => LessThan7.IN16
h_addr[4] => LessThan10.IN16
h_addr[4] => LessThan13.IN16
h_addr[4] => LessThan14.IN16
h_addr[4] => LessThan19.IN16
h_addr[5] => LessThan0.IN15
h_addr[5] => LessThan2.IN15
h_addr[5] => LessThan7.IN15
h_addr[5] => LessThan10.IN15
h_addr[5] => LessThan13.IN15
h_addr[5] => LessThan14.IN15
h_addr[5] => LessThan19.IN15
h_addr[6] => LessThan0.IN14
h_addr[6] => LessThan2.IN14
h_addr[6] => LessThan7.IN14
h_addr[6] => LessThan10.IN14
h_addr[6] => LessThan13.IN14
h_addr[6] => LessThan14.IN14
h_addr[6] => LessThan19.IN14
h_addr[7] => LessThan0.IN13
h_addr[7] => LessThan2.IN13
h_addr[7] => LessThan7.IN13
h_addr[7] => LessThan10.IN13
h_addr[7] => LessThan13.IN13
h_addr[7] => LessThan14.IN13
h_addr[7] => LessThan19.IN13
h_addr[8] => LessThan0.IN12
h_addr[8] => LessThan2.IN12
h_addr[8] => LessThan7.IN12
h_addr[8] => LessThan10.IN12
h_addr[8] => LessThan13.IN12
h_addr[8] => LessThan14.IN12
h_addr[8] => LessThan19.IN12
h_addr[9] => LessThan0.IN11
h_addr[9] => LessThan2.IN11
h_addr[9] => LessThan7.IN11
h_addr[9] => LessThan10.IN11
h_addr[9] => LessThan13.IN11
h_addr[9] => LessThan14.IN11
h_addr[9] => LessThan19.IN11
vga_clk => shang3[0].CLK
vga_clk => shang3[1].CLK
vga_clk => shang3[2].CLK
vga_clk => shang3[3].CLK
vga_clk => shang3[4].CLK
vga_clk => shang3[5].CLK
vga_clk => shang3[6].CLK
vga_clk => shang3[7].CLK
vga_clk => shang3[8].CLK
vga_clk => shang3[9].CLK
vga_clk => shang3[10].CLK
vga_clk => shang3[11].CLK
vga_clk => shang3[12].CLK
vga_clk => shang3[13].CLK
vga_clk => shang3[14].CLK
vga_clk => shang3[15].CLK
vga_clk => shang3[16].CLK
vga_clk => shang3[17].CLK
vga_clk => shang3[18].CLK
vga_clk => shang3[19].CLK
vga_clk => shang3[20].CLK
vga_clk => shang3[21].CLK
vga_clk => shang3[22].CLK
vga_clk => shang3[23].CLK
vga_clk => shang3[24].CLK
vga_clk => shang3[25].CLK
vga_clk => shang3[26].CLK
vga_clk => shang3[27].CLK
vga_clk => shang3[28].CLK
vga_clk => shang3[29].CLK
vga_clk => shang3[30].CLK
vga_clk => shang3[31].CLK
vga_clk => yushu3[0].CLK
vga_clk => yushu3[1].CLK
vga_clk => yushu3[2].CLK
vga_clk => yushu3[3].CLK
vga_clk => yushu3[4].CLK
vga_clk => yushu3[5].CLK
vga_clk => yushu3[6].CLK
vga_clk => yushu3[7].CLK
vga_clk => yushu3[8].CLK
vga_clk => yushu3[9].CLK
vga_clk => yushu3[10].CLK
vga_clk => yushu3[11].CLK
vga_clk => yushu3[12].CLK
vga_clk => yushu3[13].CLK
vga_clk => yushu3[14].CLK
vga_clk => yushu3[15].CLK
vga_clk => yushu3[16].CLK
vga_clk => yushu3[17].CLK
vga_clk => yushu3[18].CLK
vga_clk => yushu3[19].CLK
vga_clk => yushu3[20].CLK
vga_clk => yushu3[21].CLK
vga_clk => yushu3[22].CLK
vga_clk => yushu3[23].CLK
vga_clk => yushu3[24].CLK
vga_clk => yushu3[25].CLK
vga_clk => yushu3[26].CLK
vga_clk => yushu3[27].CLK
vga_clk => yushu3[28].CLK
vga_clk => yushu3[29].CLK
vga_clk => yushu3[30].CLK
vga_clk => yushu3[31].CLK
vga_clk => shang5[0].CLK
vga_clk => shang5[1].CLK
vga_clk => shang5[2].CLK
vga_clk => shang5[3].CLK
vga_clk => shang5[4].CLK
vga_clk => shang5[5].CLK
vga_clk => shang5[6].CLK
vga_clk => shang5[7].CLK
vga_clk => shang5[8].CLK
vga_clk => shang5[9].CLK
vga_clk => shang5[10].CLK
vga_clk => shang5[11].CLK
vga_clk => shang5[12].CLK
vga_clk => shang5[13].CLK
vga_clk => shang5[14].CLK
vga_clk => shang5[15].CLK
vga_clk => shang5[16].CLK
vga_clk => shang5[17].CLK
vga_clk => shang5[18].CLK
vga_clk => shang5[19].CLK
vga_clk => shang5[20].CLK
vga_clk => shang5[21].CLK
vga_clk => shang5[22].CLK
vga_clk => shang5[23].CLK
vga_clk => shang5[24].CLK
vga_clk => shang5[25].CLK
vga_clk => shang5[26].CLK
vga_clk => shang5[27].CLK
vga_clk => shang5[28].CLK
vga_clk => shang5[29].CLK
vga_clk => shang5[30].CLK
vga_clk => shang5[31].CLK
vga_clk => yushu5[0].CLK
vga_clk => yushu5[1].CLK
vga_clk => yushu5[2].CLK
vga_clk => yushu5[3].CLK
vga_clk => yushu5[4].CLK
vga_clk => yushu5[5].CLK
vga_clk => yushu5[6].CLK
vga_clk => yushu5[7].CLK
vga_clk => yushu5[8].CLK
vga_clk => yushu5[9].CLK
vga_clk => yushu5[10].CLK
vga_clk => yushu5[11].CLK
vga_clk => yushu5[12].CLK
vga_clk => yushu5[13].CLK
vga_clk => yushu5[14].CLK
vga_clk => yushu5[15].CLK
vga_clk => yushu5[16].CLK
vga_clk => yushu5[17].CLK
vga_clk => yushu5[18].CLK
vga_clk => yushu5[19].CLK
vga_clk => yushu5[20].CLK
vga_clk => yushu5[21].CLK
vga_clk => yushu5[22].CLK
vga_clk => yushu5[23].CLK
vga_clk => yushu5[24].CLK
vga_clk => yushu5[25].CLK
vga_clk => yushu5[26].CLK
vga_clk => yushu5[27].CLK
vga_clk => yushu5[28].CLK
vga_clk => yushu5[29].CLK
vga_clk => yushu5[30].CLK
vga_clk => yushu5[31].CLK
vga_clk => shang2[0].CLK
vga_clk => shang2[1].CLK
vga_clk => shang2[2].CLK
vga_clk => shang2[3].CLK
vga_clk => shang2[4].CLK
vga_clk => shang2[5].CLK
vga_clk => shang2[6].CLK
vga_clk => shang2[7].CLK
vga_clk => shang2[8].CLK
vga_clk => shang2[9].CLK
vga_clk => shang2[10].CLK
vga_clk => shang2[11].CLK
vga_clk => shang2[12].CLK
vga_clk => shang2[13].CLK
vga_clk => shang2[14].CLK
vga_clk => shang2[15].CLK
vga_clk => shang2[16].CLK
vga_clk => shang2[17].CLK
vga_clk => shang2[18].CLK
vga_clk => shang2[19].CLK
vga_clk => shang2[20].CLK
vga_clk => shang2[21].CLK
vga_clk => shang2[22].CLK
vga_clk => shang2[23].CLK
vga_clk => shang2[24].CLK
vga_clk => shang2[25].CLK
vga_clk => shang2[26].CLK
vga_clk => shang2[27].CLK
vga_clk => shang2[28].CLK
vga_clk => shang2[29].CLK
vga_clk => shang2[30].CLK
vga_clk => shang2[31].CLK
vga_clk => yushu2[0].CLK
vga_clk => yushu2[1].CLK
vga_clk => yushu2[2].CLK
vga_clk => yushu2[3].CLK
vga_clk => yushu2[4].CLK
vga_clk => yushu2[5].CLK
vga_clk => yushu2[6].CLK
vga_clk => yushu2[7].CLK
vga_clk => yushu2[8].CLK
vga_clk => yushu2[9].CLK
vga_clk => yushu2[10].CLK
vga_clk => yushu2[11].CLK
vga_clk => yushu2[12].CLK
vga_clk => yushu2[13].CLK
vga_clk => yushu2[14].CLK
vga_clk => yushu2[15].CLK
vga_clk => yushu2[16].CLK
vga_clk => yushu2[17].CLK
vga_clk => yushu2[18].CLK
vga_clk => yushu2[19].CLK
vga_clk => yushu2[20].CLK
vga_clk => yushu2[21].CLK
vga_clk => yushu2[22].CLK
vga_clk => yushu2[23].CLK
vga_clk => yushu2[24].CLK
vga_clk => yushu2[25].CLK
vga_clk => yushu2[26].CLK
vga_clk => yushu2[27].CLK
vga_clk => yushu2[28].CLK
vga_clk => yushu2[29].CLK
vga_clk => yushu2[30].CLK
vga_clk => yushu2[31].CLK
vga_clk => shang4[0].CLK
vga_clk => shang4[1].CLK
vga_clk => shang4[2].CLK
vga_clk => shang4[3].CLK
vga_clk => shang4[4].CLK
vga_clk => shang4[5].CLK
vga_clk => shang4[6].CLK
vga_clk => shang4[7].CLK
vga_clk => shang4[8].CLK
vga_clk => shang4[9].CLK
vga_clk => shang4[10].CLK
vga_clk => shang4[11].CLK
vga_clk => shang4[12].CLK
vga_clk => shang4[13].CLK
vga_clk => shang4[14].CLK
vga_clk => shang4[15].CLK
vga_clk => shang4[16].CLK
vga_clk => shang4[17].CLK
vga_clk => shang4[18].CLK
vga_clk => shang4[19].CLK
vga_clk => shang4[20].CLK
vga_clk => shang4[21].CLK
vga_clk => shang4[22].CLK
vga_clk => shang4[23].CLK
vga_clk => shang4[24].CLK
vga_clk => shang4[25].CLK
vga_clk => shang4[26].CLK
vga_clk => shang4[27].CLK
vga_clk => shang4[28].CLK
vga_clk => shang4[29].CLK
vga_clk => shang4[30].CLK
vga_clk => shang4[31].CLK
vga_clk => yushu4[0].CLK
vga_clk => yushu4[1].CLK
vga_clk => yushu4[2].CLK
vga_clk => yushu4[3].CLK
vga_clk => yushu4[4].CLK
vga_clk => yushu4[5].CLK
vga_clk => yushu4[6].CLK
vga_clk => yushu4[7].CLK
vga_clk => yushu4[8].CLK
vga_clk => yushu4[9].CLK
vga_clk => yushu4[10].CLK
vga_clk => yushu4[11].CLK
vga_clk => yushu4[12].CLK
vga_clk => yushu4[13].CLK
vga_clk => yushu4[14].CLK
vga_clk => yushu4[15].CLK
vga_clk => yushu4[16].CLK
vga_clk => yushu4[17].CLK
vga_clk => yushu4[18].CLK
vga_clk => yushu4[19].CLK
vga_clk => yushu4[20].CLK
vga_clk => yushu4[21].CLK
vga_clk => yushu4[22].CLK
vga_clk => yushu4[23].CLK
vga_clk => yushu4[24].CLK
vga_clk => yushu4[25].CLK
vga_clk => yushu4[26].CLK
vga_clk => yushu4[27].CLK
vga_clk => yushu4[28].CLK
vga_clk => yushu4[29].CLK
vga_clk => yushu4[30].CLK
vga_clk => yushu4[31].CLK
vga_clk => addr[0]~reg0.CLK
vga_clk => addr[1]~reg0.CLK
vga_clk => addr[2]~reg0.CLK
vga_clk => addr[3]~reg0.CLK
vga_clk => addr[4]~reg0.CLK
vga_clk => addr[5]~reg0.CLK
vga_clk => addr[6]~reg0.CLK
vga_clk => addr[7]~reg0.CLK
vga_clk => addr[8]~reg0.CLK
vga_clk => addr[9]~reg0.CLK
vga_clk => addr[10]~reg0.CLK
vga_clk => addr[11]~reg0.CLK
vga_clk => addr[12]~reg0.CLK
vga_clk => shang1[0].CLK
vga_clk => shang1[1].CLK
vga_clk => shang1[2].CLK
vga_clk => shang1[3].CLK
vga_clk => shang1[4].CLK
vga_clk => shang1[5].CLK
vga_clk => shang1[6].CLK
vga_clk => shang1[7].CLK
vga_clk => shang1[8].CLK
vga_clk => shang1[9].CLK
vga_clk => shang1[10].CLK
vga_clk => shang1[11].CLK
vga_clk => shang1[12].CLK
vga_clk => shang1[13].CLK
vga_clk => shang1[14].CLK
vga_clk => shang1[15].CLK
vga_clk => shang1[16].CLK
vga_clk => shang1[17].CLK
vga_clk => shang1[18].CLK
vga_clk => shang1[19].CLK
vga_clk => shang1[20].CLK
vga_clk => shang1[21].CLK
vga_clk => shang1[22].CLK
vga_clk => shang1[23].CLK
vga_clk => shang1[24].CLK
vga_clk => shang1[25].CLK
vga_clk => shang1[26].CLK
vga_clk => shang1[27].CLK
vga_clk => shang1[28].CLK
vga_clk => shang1[29].CLK
vga_clk => shang1[30].CLK
vga_clk => shang1[31].CLK
vga_clk => yushu1[0].CLK
vga_clk => yushu1[1].CLK
vga_clk => yushu1[2].CLK
vga_clk => yushu1[3].CLK
vga_clk => yushu1[4].CLK
vga_clk => yushu1[5].CLK
vga_clk => yushu1[6].CLK
vga_clk => yushu1[7].CLK
vga_clk => yushu1[8].CLK
vga_clk => yushu1[9].CLK
vga_clk => yushu1[10].CLK
vga_clk => yushu1[11].CLK
vga_clk => yushu1[12].CLK
vga_clk => yushu1[13].CLK
vga_clk => yushu1[14].CLK
vga_clk => yushu1[15].CLK
vga_clk => yushu1[16].CLK
vga_clk => yushu1[17].CLK
vga_clk => yushu1[18].CLK
vga_clk => yushu1[19].CLK
vga_clk => yushu1[20].CLK
vga_clk => yushu1[21].CLK
vga_clk => yushu1[22].CLK
vga_clk => yushu1[23].CLK
vga_clk => yushu1[24].CLK
vga_clk => yushu1[25].CLK
vga_clk => yushu1[26].CLK
vga_clk => yushu1[27].CLK
vga_clk => yushu1[28].CLK
vga_clk => yushu1[29].CLK
vga_clk => yushu1[30].CLK
vga_clk => yushu1[31].CLK
vga_clk => vga_data[0]~reg0.CLK
vga_clk => vga_data[1]~reg0.CLK
vga_clk => vga_data[2]~reg0.CLK
vga_clk => vga_data[3]~reg0.CLK
vga_clk => vga_data[4]~reg0.CLK
vga_clk => vga_data[5]~reg0.CLK
vga_clk => vga_data[6]~reg0.CLK
vga_clk => vga_data[7]~reg0.CLK
vga_clk => vga_data[8]~reg0.CLK
vga_clk => vga_data[9]~reg0.CLK
vga_clk => vga_data[10]~reg0.CLK
vga_clk => vga_data[11]~reg0.CLK
vga_clk => vga_data[12]~reg0.CLK
vga_clk => vga_data[13]~reg0.CLK
vga_clk => vga_data[14]~reg0.CLK
vga_clk => vga_data[15]~reg0.CLK
vga_clk => vga_data[16]~reg0.CLK
vga_clk => vga_data[17]~reg0.CLK
vga_clk => vga_data[18]~reg0.CLK
vga_clk => vga_data[19]~reg0.CLK
vga_clk => vga_data[20]~reg0.CLK
vga_clk => vga_data[21]~reg0.CLK
vga_clk => vga_data[22]~reg0.CLK
vga_clk => vga_data[23]~reg0.CLK
vga_clk => bottom~reg0.CLK
vga_clk => offset_tmp[0][0].CLK
vga_clk => offset_tmp[0][1].CLK
vga_clk => offset_tmp[0][2].CLK
vga_clk => offset_tmp[0][3].CLK
vga_clk => offset_tmp[0][4].CLK
vga_clk => offset_tmp[0][5].CLK
vga_clk => offset_tmp[0][6].CLK
vga_clk => offset_tmp[0][7].CLK
vga_clk => offset_tmp[0][8].CLK
vga_clk => offset_tmp[1][0].CLK
vga_clk => offset_tmp[1][1].CLK
vga_clk => offset_tmp[1][2].CLK
vga_clk => offset_tmp[1][3].CLK
vga_clk => offset_tmp[1][4].CLK
vga_clk => offset_tmp[1][5].CLK
vga_clk => offset_tmp[1][6].CLK
vga_clk => offset_tmp[1][7].CLK
vga_clk => offset_tmp[1][8].CLK
vga_clk => offset_tmp[2][0].CLK
vga_clk => offset_tmp[2][1].CLK
vga_clk => offset_tmp[2][2].CLK
vga_clk => offset_tmp[2][3].CLK
vga_clk => offset_tmp[2][4].CLK
vga_clk => offset_tmp[2][5].CLK
vga_clk => offset_tmp[2][6].CLK
vga_clk => offset_tmp[2][7].CLK
vga_clk => offset_tmp[2][8].CLK
vga_clk => offset_tmp[3][0].CLK
vga_clk => offset_tmp[3][1].CLK
vga_clk => offset_tmp[3][2].CLK
vga_clk => offset_tmp[3][3].CLK
vga_clk => offset_tmp[3][4].CLK
vga_clk => offset_tmp[3][5].CLK
vga_clk => offset_tmp[3][6].CLK
vga_clk => offset_tmp[3][7].CLK
vga_clk => offset_tmp[3][8].CLK
vga_clk => offset_tmp[4][0].CLK
vga_clk => offset_tmp[4][1].CLK
vga_clk => offset_tmp[4][2].CLK
vga_clk => offset_tmp[4][3].CLK
vga_clk => offset_tmp[4][4].CLK
vga_clk => offset_tmp[4][5].CLK
vga_clk => offset_tmp[4][6].CLK
vga_clk => offset_tmp[4][7].CLK
vga_clk => offset_tmp[4][8].CLK
vga_clk => offset_tmp[5][0].CLK
vga_clk => offset_tmp[5][1].CLK
vga_clk => offset_tmp[5][2].CLK
vga_clk => offset_tmp[5][3].CLK
vga_clk => offset_tmp[5][4].CLK
vga_clk => offset_tmp[5][5].CLK
vga_clk => offset_tmp[5][6].CLK
vga_clk => offset_tmp[5][7].CLK
vga_clk => offset_tmp[5][8].CLK
vga_clk => offset_tmp[6][0].CLK
vga_clk => offset_tmp[6][1].CLK
vga_clk => offset_tmp[6][2].CLK
vga_clk => offset_tmp[6][3].CLK
vga_clk => offset_tmp[6][4].CLK
vga_clk => offset_tmp[6][5].CLK
vga_clk => offset_tmp[6][6].CLK
vga_clk => offset_tmp[6][7].CLK
vga_clk => offset_tmp[6][8].CLK
vga_clk => offset_tmp[7][0].CLK
vga_clk => offset_tmp[7][1].CLK
vga_clk => offset_tmp[7][2].CLK
vga_clk => offset_tmp[7][3].CLK
vga_clk => offset_tmp[7][4].CLK
vga_clk => offset_tmp[7][5].CLK
vga_clk => offset_tmp[7][6].CLK
vga_clk => offset_tmp[7][7].CLK
vga_clk => offset_tmp[7][8].CLK
vga_clk => offset_tmp[8][0].CLK
vga_clk => offset_tmp[8][1].CLK
vga_clk => offset_tmp[8][2].CLK
vga_clk => offset_tmp[8][3].CLK
vga_clk => offset_tmp[8][4].CLK
vga_clk => offset_tmp[8][5].CLK
vga_clk => offset_tmp[8][6].CLK
vga_clk => offset_tmp[8][7].CLK
vga_clk => offset_tmp[8][8].CLK
vga_clk => offset_tmp[9][0].CLK
vga_clk => offset_tmp[9][1].CLK
vga_clk => offset_tmp[9][2].CLK
vga_clk => offset_tmp[9][3].CLK
vga_clk => offset_tmp[9][4].CLK
vga_clk => offset_tmp[9][5].CLK
vga_clk => offset_tmp[9][6].CLK
vga_clk => offset_tmp[9][7].CLK
vga_clk => offset_tmp[9][8].CLK
vga_clk => offset_tmp[10][0].CLK
vga_clk => offset_tmp[10][1].CLK
vga_clk => offset_tmp[10][2].CLK
vga_clk => offset_tmp[10][3].CLK
vga_clk => offset_tmp[10][4].CLK
vga_clk => offset_tmp[10][5].CLK
vga_clk => offset_tmp[10][6].CLK
vga_clk => offset_tmp[10][7].CLK
vga_clk => offset_tmp[10][8].CLK
vga_clk => offset_tmp[11][0].CLK
vga_clk => offset_tmp[11][1].CLK
vga_clk => offset_tmp[11][2].CLK
vga_clk => offset_tmp[11][3].CLK
vga_clk => offset_tmp[11][4].CLK
vga_clk => offset_tmp[11][5].CLK
vga_clk => offset_tmp[11][6].CLK
vga_clk => offset_tmp[11][7].CLK
vga_clk => offset_tmp[11][8].CLK
vga_clk => offset_tmp[12][0].CLK
vga_clk => offset_tmp[12][1].CLK
vga_clk => offset_tmp[12][2].CLK
vga_clk => offset_tmp[12][3].CLK
vga_clk => offset_tmp[12][4].CLK
vga_clk => offset_tmp[12][5].CLK
vga_clk => offset_tmp[12][6].CLK
vga_clk => offset_tmp[12][7].CLK
vga_clk => offset_tmp[12][8].CLK
vga_clk => offset_tmp[13][0].CLK
vga_clk => offset_tmp[13][1].CLK
vga_clk => offset_tmp[13][2].CLK
vga_clk => offset_tmp[13][3].CLK
vga_clk => offset_tmp[13][4].CLK
vga_clk => offset_tmp[13][5].CLK
vga_clk => offset_tmp[13][6].CLK
vga_clk => offset_tmp[13][7].CLK
vga_clk => offset_tmp[13][8].CLK
vga_clk => offset_tmp[14][0].CLK
vga_clk => offset_tmp[14][1].CLK
vga_clk => offset_tmp[14][2].CLK
vga_clk => offset_tmp[14][3].CLK
vga_clk => offset_tmp[14][4].CLK
vga_clk => offset_tmp[14][5].CLK
vga_clk => offset_tmp[14][6].CLK
vga_clk => offset_tmp[14][7].CLK
vga_clk => offset_tmp[14][8].CLK
vga_clk => offset_tmp[15][0].CLK
vga_clk => offset_tmp[15][1].CLK
vga_clk => offset_tmp[15][2].CLK
vga_clk => offset_tmp[15][3].CLK
vga_clk => offset_tmp[15][4].CLK
vga_clk => offset_tmp[15][5].CLK
vga_clk => offset_tmp[15][6].CLK
vga_clk => offset_tmp[15][7].CLK
vga_clk => offset_tmp[15][8].CLK
vga_clk => offset_tmp[16][0].CLK
vga_clk => offset_tmp[16][1].CLK
vga_clk => offset_tmp[16][2].CLK
vga_clk => offset_tmp[16][3].CLK
vga_clk => offset_tmp[16][4].CLK
vga_clk => offset_tmp[16][5].CLK
vga_clk => offset_tmp[16][6].CLK
vga_clk => offset_tmp[16][7].CLK
vga_clk => offset_tmp[16][8].CLK
vga_clk => offset_tmp[17][0].CLK
vga_clk => offset_tmp[17][1].CLK
vga_clk => offset_tmp[17][2].CLK
vga_clk => offset_tmp[17][3].CLK
vga_clk => offset_tmp[17][4].CLK
vga_clk => offset_tmp[17][5].CLK
vga_clk => offset_tmp[17][6].CLK
vga_clk => offset_tmp[17][7].CLK
vga_clk => offset_tmp[17][8].CLK
vga_clk => offset_tmp[18][0].CLK
vga_clk => offset_tmp[18][1].CLK
vga_clk => offset_tmp[18][2].CLK
vga_clk => offset_tmp[18][3].CLK
vga_clk => offset_tmp[18][4].CLK
vga_clk => offset_tmp[18][5].CLK
vga_clk => offset_tmp[18][6].CLK
vga_clk => offset_tmp[18][7].CLK
vga_clk => offset_tmp[18][8].CLK
vga_clk => offset_tmp[19][0].CLK
vga_clk => offset_tmp[19][1].CLK
vga_clk => offset_tmp[19][2].CLK
vga_clk => offset_tmp[19][3].CLK
vga_clk => offset_tmp[19][4].CLK
vga_clk => offset_tmp[19][5].CLK
vga_clk => offset_tmp[19][6].CLK
vga_clk => offset_tmp[19][7].CLK
vga_clk => offset_tmp[19][8].CLK
vga_clk => offset_tmp[20][0].CLK
vga_clk => offset_tmp[20][1].CLK
vga_clk => offset_tmp[20][2].CLK
vga_clk => offset_tmp[20][3].CLK
vga_clk => offset_tmp[20][4].CLK
vga_clk => offset_tmp[20][5].CLK
vga_clk => offset_tmp[20][6].CLK
vga_clk => offset_tmp[20][7].CLK
vga_clk => offset_tmp[20][8].CLK
vga_clk => offset_tmp[21][0].CLK
vga_clk => offset_tmp[21][1].CLK
vga_clk => offset_tmp[21][2].CLK
vga_clk => offset_tmp[21][3].CLK
vga_clk => offset_tmp[21][4].CLK
vga_clk => offset_tmp[21][5].CLK
vga_clk => offset_tmp[21][6].CLK
vga_clk => offset_tmp[21][7].CLK
vga_clk => offset_tmp[21][8].CLK
vga_clk => offset_tmp[22][0].CLK
vga_clk => offset_tmp[22][1].CLK
vga_clk => offset_tmp[22][2].CLK
vga_clk => offset_tmp[22][3].CLK
vga_clk => offset_tmp[22][4].CLK
vga_clk => offset_tmp[22][5].CLK
vga_clk => offset_tmp[22][6].CLK
vga_clk => offset_tmp[22][7].CLK
vga_clk => offset_tmp[22][8].CLK
vga_clk => offset_tmp[23][0].CLK
vga_clk => offset_tmp[23][1].CLK
vga_clk => offset_tmp[23][2].CLK
vga_clk => offset_tmp[23][3].CLK
vga_clk => offset_tmp[23][4].CLK
vga_clk => offset_tmp[23][5].CLK
vga_clk => offset_tmp[23][6].CLK
vga_clk => offset_tmp[23][7].CLK
vga_clk => offset_tmp[23][8].CLK
vga_clk => offset_tmp[24][0].CLK
vga_clk => offset_tmp[24][1].CLK
vga_clk => offset_tmp[24][2].CLK
vga_clk => offset_tmp[24][3].CLK
vga_clk => offset_tmp[24][4].CLK
vga_clk => offset_tmp[24][5].CLK
vga_clk => offset_tmp[24][6].CLK
vga_clk => offset_tmp[24][7].CLK
vga_clk => offset_tmp[24][8].CLK
vga_clk => offset_tmp[25][0].CLK
vga_clk => offset_tmp[25][1].CLK
vga_clk => offset_tmp[25][2].CLK
vga_clk => offset_tmp[25][3].CLK
vga_clk => offset_tmp[25][4].CLK
vga_clk => offset_tmp[25][5].CLK
vga_clk => offset_tmp[25][6].CLK
vga_clk => offset_tmp[25][7].CLK
vga_clk => offset_tmp[25][8].CLK
vga_clk => offset_tmp[26][0].CLK
vga_clk => offset_tmp[26][1].CLK
vga_clk => offset_tmp[26][2].CLK
vga_clk => offset_tmp[26][3].CLK
vga_clk => offset_tmp[26][4].CLK
vga_clk => offset_tmp[26][5].CLK
vga_clk => offset_tmp[26][6].CLK
vga_clk => offset_tmp[26][7].CLK
vga_clk => offset_tmp[26][8].CLK
vga_clk => offset_tmp[27][0].CLK
vga_clk => offset_tmp[27][1].CLK
vga_clk => offset_tmp[27][2].CLK
vga_clk => offset_tmp[27][3].CLK
vga_clk => offset_tmp[27][4].CLK
vga_clk => offset_tmp[27][5].CLK
vga_clk => offset_tmp[27][6].CLK
vga_clk => offset_tmp[27][7].CLK
vga_clk => offset_tmp[27][8].CLK
vga_clk => offset_tmp[28][0].CLK
vga_clk => offset_tmp[28][1].CLK
vga_clk => offset_tmp[28][2].CLK
vga_clk => offset_tmp[28][3].CLK
vga_clk => offset_tmp[28][4].CLK
vga_clk => offset_tmp[28][5].CLK
vga_clk => offset_tmp[28][6].CLK
vga_clk => offset_tmp[28][7].CLK
vga_clk => offset_tmp[28][8].CLK
vga_clk => offset_tmp[29][0].CLK
vga_clk => offset_tmp[29][1].CLK
vga_clk => offset_tmp[29][2].CLK
vga_clk => offset_tmp[29][3].CLK
vga_clk => offset_tmp[29][4].CLK
vga_clk => offset_tmp[29][5].CLK
vga_clk => offset_tmp[29][6].CLK
vga_clk => offset_tmp[29][7].CLK
vga_clk => offset_tmp[29][8].CLK
vga_clk => offset_tmp[30][0].CLK
vga_clk => offset_tmp[30][1].CLK
vga_clk => offset_tmp[30][2].CLK
vga_clk => offset_tmp[30][3].CLK
vga_clk => offset_tmp[30][4].CLK
vga_clk => offset_tmp[30][5].CLK
vga_clk => offset_tmp[30][6].CLK
vga_clk => offset_tmp[30][7].CLK
vga_clk => offset_tmp[30][8].CLK
vga_clk => offset_tmp[31][0].CLK
vga_clk => offset_tmp[31][1].CLK
vga_clk => offset_tmp[31][2].CLK
vga_clk => offset_tmp[31][3].CLK
vga_clk => offset_tmp[31][4].CLK
vga_clk => offset_tmp[31][5].CLK
vga_clk => offset_tmp[31][6].CLK
vga_clk => offset_tmp[31][7].CLK
vga_clk => offset_tmp[31][8].CLK
vga_clk => offset_tmp[32][0].CLK
vga_clk => offset_tmp[32][1].CLK
vga_clk => offset_tmp[32][2].CLK
vga_clk => offset_tmp[32][3].CLK
vga_clk => offset_tmp[32][4].CLK
vga_clk => offset_tmp[32][5].CLK
vga_clk => offset_tmp[32][6].CLK
vga_clk => offset_tmp[32][7].CLK
vga_clk => offset_tmp[32][8].CLK
vga_clk => offset_tmp[33][0].CLK
vga_clk => offset_tmp[33][1].CLK
vga_clk => offset_tmp[33][2].CLK
vga_clk => offset_tmp[33][3].CLK
vga_clk => offset_tmp[33][4].CLK
vga_clk => offset_tmp[33][5].CLK
vga_clk => offset_tmp[33][6].CLK
vga_clk => offset_tmp[33][7].CLK
vga_clk => offset_tmp[33][8].CLK
vga_clk => offset_tmp[34][0].CLK
vga_clk => offset_tmp[34][1].CLK
vga_clk => offset_tmp[34][2].CLK
vga_clk => offset_tmp[34][3].CLK
vga_clk => offset_tmp[34][4].CLK
vga_clk => offset_tmp[34][5].CLK
vga_clk => offset_tmp[34][6].CLK
vga_clk => offset_tmp[34][7].CLK
vga_clk => offset_tmp[34][8].CLK
vga_clk => offset_tmp[35][0].CLK
vga_clk => offset_tmp[35][1].CLK
vga_clk => offset_tmp[35][2].CLK
vga_clk => offset_tmp[35][3].CLK
vga_clk => offset_tmp[35][4].CLK
vga_clk => offset_tmp[35][5].CLK
vga_clk => offset_tmp[35][6].CLK
vga_clk => offset_tmp[35][7].CLK
vga_clk => offset_tmp[35][8].CLK
vga_clk => offset_tmp[36][0].CLK
vga_clk => offset_tmp[36][1].CLK
vga_clk => offset_tmp[36][2].CLK
vga_clk => offset_tmp[36][3].CLK
vga_clk => offset_tmp[36][4].CLK
vga_clk => offset_tmp[36][5].CLK
vga_clk => offset_tmp[36][6].CLK
vga_clk => offset_tmp[36][7].CLK
vga_clk => offset_tmp[36][8].CLK
vga_clk => offset_tmp[37][0].CLK
vga_clk => offset_tmp[37][1].CLK
vga_clk => offset_tmp[37][2].CLK
vga_clk => offset_tmp[37][3].CLK
vga_clk => offset_tmp[37][4].CLK
vga_clk => offset_tmp[37][5].CLK
vga_clk => offset_tmp[37][6].CLK
vga_clk => offset_tmp[37][7].CLK
vga_clk => offset_tmp[37][8].CLK
vga_clk => offset_tmp[38][0].CLK
vga_clk => offset_tmp[38][1].CLK
vga_clk => offset_tmp[38][2].CLK
vga_clk => offset_tmp[38][3].CLK
vga_clk => offset_tmp[38][4].CLK
vga_clk => offset_tmp[38][5].CLK
vga_clk => offset_tmp[38][6].CLK
vga_clk => offset_tmp[38][7].CLK
vga_clk => offset_tmp[38][8].CLK
vga_clk => offset_tmp[39][0].CLK
vga_clk => offset_tmp[39][1].CLK
vga_clk => offset_tmp[39][2].CLK
vga_clk => offset_tmp[39][3].CLK
vga_clk => offset_tmp[39][4].CLK
vga_clk => offset_tmp[39][5].CLK
vga_clk => offset_tmp[39][6].CLK
vga_clk => offset_tmp[39][7].CLK
vga_clk => offset_tmp[39][8].CLK
vga_clk => offset_tmp[40][0].CLK
vga_clk => offset_tmp[40][1].CLK
vga_clk => offset_tmp[40][2].CLK
vga_clk => offset_tmp[40][3].CLK
vga_clk => offset_tmp[40][4].CLK
vga_clk => offset_tmp[40][5].CLK
vga_clk => offset_tmp[40][6].CLK
vga_clk => offset_tmp[40][7].CLK
vga_clk => offset_tmp[40][8].CLK
vga_clk => offset_tmp[41][0].CLK
vga_clk => offset_tmp[41][1].CLK
vga_clk => offset_tmp[41][2].CLK
vga_clk => offset_tmp[41][3].CLK
vga_clk => offset_tmp[41][4].CLK
vga_clk => offset_tmp[41][5].CLK
vga_clk => offset_tmp[41][6].CLK
vga_clk => offset_tmp[41][7].CLK
vga_clk => offset_tmp[41][8].CLK
vga_clk => offset_tmp[42][0].CLK
vga_clk => offset_tmp[42][1].CLK
vga_clk => offset_tmp[42][2].CLK
vga_clk => offset_tmp[42][3].CLK
vga_clk => offset_tmp[42][4].CLK
vga_clk => offset_tmp[42][5].CLK
vga_clk => offset_tmp[42][6].CLK
vga_clk => offset_tmp[42][7].CLK
vga_clk => offset_tmp[42][8].CLK
vga_clk => offset_tmp[43][0].CLK
vga_clk => offset_tmp[43][1].CLK
vga_clk => offset_tmp[43][2].CLK
vga_clk => offset_tmp[43][3].CLK
vga_clk => offset_tmp[43][4].CLK
vga_clk => offset_tmp[43][5].CLK
vga_clk => offset_tmp[43][6].CLK
vga_clk => offset_tmp[43][7].CLK
vga_clk => offset_tmp[43][8].CLK
vga_clk => offset_tmp[44][0].CLK
vga_clk => offset_tmp[44][1].CLK
vga_clk => offset_tmp[44][2].CLK
vga_clk => offset_tmp[44][3].CLK
vga_clk => offset_tmp[44][4].CLK
vga_clk => offset_tmp[44][5].CLK
vga_clk => offset_tmp[44][6].CLK
vga_clk => offset_tmp[44][7].CLK
vga_clk => offset_tmp[44][8].CLK
vga_clk => offset_tmp[45][0].CLK
vga_clk => offset_tmp[45][1].CLK
vga_clk => offset_tmp[45][2].CLK
vga_clk => offset_tmp[45][3].CLK
vga_clk => offset_tmp[45][4].CLK
vga_clk => offset_tmp[45][5].CLK
vga_clk => offset_tmp[45][6].CLK
vga_clk => offset_tmp[45][7].CLK
vga_clk => offset_tmp[45][8].CLK
vga_clk => offset_tmp[46][0].CLK
vga_clk => offset_tmp[46][1].CLK
vga_clk => offset_tmp[46][2].CLK
vga_clk => offset_tmp[46][3].CLK
vga_clk => offset_tmp[46][4].CLK
vga_clk => offset_tmp[46][5].CLK
vga_clk => offset_tmp[46][6].CLK
vga_clk => offset_tmp[46][7].CLK
vga_clk => offset_tmp[46][8].CLK
vga_clk => offset_tmp[47][0].CLK
vga_clk => offset_tmp[47][1].CLK
vga_clk => offset_tmp[47][2].CLK
vga_clk => offset_tmp[47][3].CLK
vga_clk => offset_tmp[47][4].CLK
vga_clk => offset_tmp[47][5].CLK
vga_clk => offset_tmp[47][6].CLK
vga_clk => offset_tmp[47][7].CLK
vga_clk => offset_tmp[47][8].CLK
vga_clk => offset_tmp[48][0].CLK
vga_clk => offset_tmp[48][1].CLK
vga_clk => offset_tmp[48][2].CLK
vga_clk => offset_tmp[48][3].CLK
vga_clk => offset_tmp[48][4].CLK
vga_clk => offset_tmp[48][5].CLK
vga_clk => offset_tmp[48][6].CLK
vga_clk => offset_tmp[48][7].CLK
vga_clk => offset_tmp[48][8].CLK
vga_clk => offset_tmp[49][0].CLK
vga_clk => offset_tmp[49][1].CLK
vga_clk => offset_tmp[49][2].CLK
vga_clk => offset_tmp[49][3].CLK
vga_clk => offset_tmp[49][4].CLK
vga_clk => offset_tmp[49][5].CLK
vga_clk => offset_tmp[49][6].CLK
vga_clk => offset_tmp[49][7].CLK
vga_clk => offset_tmp[49][8].CLK
vga_clk => offset_tmp[50][0].CLK
vga_clk => offset_tmp[50][1].CLK
vga_clk => offset_tmp[50][2].CLK
vga_clk => offset_tmp[50][3].CLK
vga_clk => offset_tmp[50][4].CLK
vga_clk => offset_tmp[50][5].CLK
vga_clk => offset_tmp[50][6].CLK
vga_clk => offset_tmp[50][7].CLK
vga_clk => offset_tmp[50][8].CLK
vga_clk => offset_tmp[51][0].CLK
vga_clk => offset_tmp[51][1].CLK
vga_clk => offset_tmp[51][2].CLK
vga_clk => offset_tmp[51][3].CLK
vga_clk => offset_tmp[51][4].CLK
vga_clk => offset_tmp[51][5].CLK
vga_clk => offset_tmp[51][6].CLK
vga_clk => offset_tmp[51][7].CLK
vga_clk => offset_tmp[51][8].CLK
vga_clk => offset_tmp[52][0].CLK
vga_clk => offset_tmp[52][1].CLK
vga_clk => offset_tmp[52][2].CLK
vga_clk => offset_tmp[52][3].CLK
vga_clk => offset_tmp[52][4].CLK
vga_clk => offset_tmp[52][5].CLK
vga_clk => offset_tmp[52][6].CLK
vga_clk => offset_tmp[52][7].CLK
vga_clk => offset_tmp[52][8].CLK
vga_clk => offset_tmp[53][0].CLK
vga_clk => offset_tmp[53][1].CLK
vga_clk => offset_tmp[53][2].CLK
vga_clk => offset_tmp[53][3].CLK
vga_clk => offset_tmp[53][4].CLK
vga_clk => offset_tmp[53][5].CLK
vga_clk => offset_tmp[53][6].CLK
vga_clk => offset_tmp[53][7].CLK
vga_clk => offset_tmp[53][8].CLK
vga_clk => offset_tmp[54][0].CLK
vga_clk => offset_tmp[54][1].CLK
vga_clk => offset_tmp[54][2].CLK
vga_clk => offset_tmp[54][3].CLK
vga_clk => offset_tmp[54][4].CLK
vga_clk => offset_tmp[54][5].CLK
vga_clk => offset_tmp[54][6].CLK
vga_clk => offset_tmp[54][7].CLK
vga_clk => offset_tmp[54][8].CLK
vga_clk => offset_tmp[55][0].CLK
vga_clk => offset_tmp[55][1].CLK
vga_clk => offset_tmp[55][2].CLK
vga_clk => offset_tmp[55][3].CLK
vga_clk => offset_tmp[55][4].CLK
vga_clk => offset_tmp[55][5].CLK
vga_clk => offset_tmp[55][6].CLK
vga_clk => offset_tmp[55][7].CLK
vga_clk => offset_tmp[55][8].CLK
vga_clk => offset_tmp[56][0].CLK
vga_clk => offset_tmp[56][1].CLK
vga_clk => offset_tmp[56][2].CLK
vga_clk => offset_tmp[56][3].CLK
vga_clk => offset_tmp[56][4].CLK
vga_clk => offset_tmp[56][5].CLK
vga_clk => offset_tmp[56][6].CLK
vga_clk => offset_tmp[56][7].CLK
vga_clk => offset_tmp[56][8].CLK
vga_clk => offset_tmp[57][0].CLK
vga_clk => offset_tmp[57][1].CLK
vga_clk => offset_tmp[57][2].CLK
vga_clk => offset_tmp[57][3].CLK
vga_clk => offset_tmp[57][4].CLK
vga_clk => offset_tmp[57][5].CLK
vga_clk => offset_tmp[57][6].CLK
vga_clk => offset_tmp[57][7].CLK
vga_clk => offset_tmp[57][8].CLK
vga_clk => offset_tmp[58][0].CLK
vga_clk => offset_tmp[58][1].CLK
vga_clk => offset_tmp[58][2].CLK
vga_clk => offset_tmp[58][3].CLK
vga_clk => offset_tmp[58][4].CLK
vga_clk => offset_tmp[58][5].CLK
vga_clk => offset_tmp[58][6].CLK
vga_clk => offset_tmp[58][7].CLK
vga_clk => offset_tmp[58][8].CLK
vga_clk => offset_tmp[59][0].CLK
vga_clk => offset_tmp[59][1].CLK
vga_clk => offset_tmp[59][2].CLK
vga_clk => offset_tmp[59][3].CLK
vga_clk => offset_tmp[59][4].CLK
vga_clk => offset_tmp[59][5].CLK
vga_clk => offset_tmp[59][6].CLK
vga_clk => offset_tmp[59][7].CLK
vga_clk => offset_tmp[59][8].CLK
vga_clk => offset_tmp[60][0].CLK
vga_clk => offset_tmp[60][1].CLK
vga_clk => offset_tmp[60][2].CLK
vga_clk => offset_tmp[60][3].CLK
vga_clk => offset_tmp[60][4].CLK
vga_clk => offset_tmp[60][5].CLK
vga_clk => offset_tmp[60][6].CLK
vga_clk => offset_tmp[60][7].CLK
vga_clk => offset_tmp[60][8].CLK
vga_clk => offset_tmp[61][0].CLK
vga_clk => offset_tmp[61][1].CLK
vga_clk => offset_tmp[61][2].CLK
vga_clk => offset_tmp[61][3].CLK
vga_clk => offset_tmp[61][4].CLK
vga_clk => offset_tmp[61][5].CLK
vga_clk => offset_tmp[61][6].CLK
vga_clk => offset_tmp[61][7].CLK
vga_clk => offset_tmp[61][8].CLK
vga_clk => offset_tmp[62][0].CLK
vga_clk => offset_tmp[62][1].CLK
vga_clk => offset_tmp[62][2].CLK
vga_clk => offset_tmp[62][3].CLK
vga_clk => offset_tmp[62][4].CLK
vga_clk => offset_tmp[62][5].CLK
vga_clk => offset_tmp[62][6].CLK
vga_clk => offset_tmp[62][7].CLK
vga_clk => offset_tmp[62][8].CLK
vga_clk => offset_tmp[63][0].CLK
vga_clk => offset_tmp[63][1].CLK
vga_clk => offset_tmp[63][2].CLK
vga_clk => offset_tmp[63][3].CLK
vga_clk => offset_tmp[63][4].CLK
vga_clk => offset_tmp[63][5].CLK
vga_clk => offset_tmp[63][6].CLK
vga_clk => offset_tmp[63][7].CLK
vga_clk => offset_tmp[63][8].CLK
vga_clk => yushu[0].CLK
vga_clk => yushu[1].CLK
vga_clk => yushu[2].CLK
vga_clk => yushu[3].CLK
vga_clk => yushu[4].CLK
vga_clk => yushu[5].CLK
vga_clk => yushu[6].CLK
vga_clk => yushu[7].CLK
vga_clk => yushu[8].CLK
vga_clk => yushu[9].CLK
vga_clk => yushu[10].CLK
vga_clk => yushu[11].CLK
vga_clk => yushu[12].CLK
vga_clk => yushu[13].CLK
vga_clk => yushu[14].CLK
vga_clk => yushu[15].CLK
vga_clk => yushu[16].CLK
vga_clk => yushu[17].CLK
vga_clk => yushu[18].CLK
vga_clk => yushu[19].CLK
vga_clk => yushu[20].CLK
vga_clk => yushu[21].CLK
vga_clk => yushu[22].CLK
vga_clk => yushu[23].CLK
vga_clk => yushu[24].CLK
vga_clk => yushu[25].CLK
vga_clk => yushu[26].CLK
vga_clk => yushu[27].CLK
vga_clk => yushu[28].CLK
vga_clk => yushu[29].CLK
vga_clk => yushu[30].CLK
vga_clk => yushu[31].CLK
vga_clk => shang[0]~reg0.CLK
vga_clk => shang[1]~reg0.CLK
vga_clk => shang[2]~reg0.CLK
vga_clk => shang[3]~reg0.CLK
vga_clk => shang[4]~reg0.CLK
vga_clk => shang[5]~reg0.CLK
vga_clk => offset[0][0].CLK
vga_clk => offset[0][1].CLK
vga_clk => offset[0][2].CLK
vga_clk => offset[0][3].CLK
vga_clk => offset[0][4].CLK
vga_clk => offset[0][5].CLK
vga_clk => offset[0][6].CLK
vga_clk => offset[0][7].CLK
vga_clk => offset[0][8].CLK
vga_clk => offset[1][0].CLK
vga_clk => offset[1][1].CLK
vga_clk => offset[1][2].CLK
vga_clk => offset[1][3].CLK
vga_clk => offset[1][4].CLK
vga_clk => offset[1][5].CLK
vga_clk => offset[1][6].CLK
vga_clk => offset[1][7].CLK
vga_clk => offset[1][8].CLK
vga_clk => offset[2][0].CLK
vga_clk => offset[2][1].CLK
vga_clk => offset[2][2].CLK
vga_clk => offset[2][3].CLK
vga_clk => offset[2][4].CLK
vga_clk => offset[2][5].CLK
vga_clk => offset[2][6].CLK
vga_clk => offset[2][7].CLK
vga_clk => offset[2][8].CLK
vga_clk => offset[3][0].CLK
vga_clk => offset[3][1].CLK
vga_clk => offset[3][2].CLK
vga_clk => offset[3][3].CLK
vga_clk => offset[3][4].CLK
vga_clk => offset[3][5].CLK
vga_clk => offset[3][6].CLK
vga_clk => offset[3][7].CLK
vga_clk => offset[3][8].CLK
vga_clk => offset[4][0].CLK
vga_clk => offset[4][1].CLK
vga_clk => offset[4][2].CLK
vga_clk => offset[4][3].CLK
vga_clk => offset[4][4].CLK
vga_clk => offset[4][5].CLK
vga_clk => offset[4][6].CLK
vga_clk => offset[4][7].CLK
vga_clk => offset[4][8].CLK
vga_clk => offset[5][0].CLK
vga_clk => offset[5][1].CLK
vga_clk => offset[5][2].CLK
vga_clk => offset[5][3].CLK
vga_clk => offset[5][4].CLK
vga_clk => offset[5][5].CLK
vga_clk => offset[5][6].CLK
vga_clk => offset[5][7].CLK
vga_clk => offset[5][8].CLK
vga_clk => offset[6][0].CLK
vga_clk => offset[6][1].CLK
vga_clk => offset[6][2].CLK
vga_clk => offset[6][3].CLK
vga_clk => offset[6][4].CLK
vga_clk => offset[6][5].CLK
vga_clk => offset[6][6].CLK
vga_clk => offset[6][7].CLK
vga_clk => offset[6][8].CLK
vga_clk => offset[7][0].CLK
vga_clk => offset[7][1].CLK
vga_clk => offset[7][2].CLK
vga_clk => offset[7][3].CLK
vga_clk => offset[7][4].CLK
vga_clk => offset[7][5].CLK
vga_clk => offset[7][6].CLK
vga_clk => offset[7][7].CLK
vga_clk => offset[7][8].CLK
vga_clk => offset[8][0].CLK
vga_clk => offset[8][1].CLK
vga_clk => offset[8][2].CLK
vga_clk => offset[8][3].CLK
vga_clk => offset[8][4].CLK
vga_clk => offset[8][5].CLK
vga_clk => offset[8][6].CLK
vga_clk => offset[8][7].CLK
vga_clk => offset[8][8].CLK
vga_clk => offset[9][0].CLK
vga_clk => offset[9][1].CLK
vga_clk => offset[9][2].CLK
vga_clk => offset[9][3].CLK
vga_clk => offset[9][4].CLK
vga_clk => offset[9][5].CLK
vga_clk => offset[9][6].CLK
vga_clk => offset[9][7].CLK
vga_clk => offset[9][8].CLK
vga_clk => offset[10][0].CLK
vga_clk => offset[10][1].CLK
vga_clk => offset[10][2].CLK
vga_clk => offset[10][3].CLK
vga_clk => offset[10][4].CLK
vga_clk => offset[10][5].CLK
vga_clk => offset[10][6].CLK
vga_clk => offset[10][7].CLK
vga_clk => offset[10][8].CLK
vga_clk => offset[11][0].CLK
vga_clk => offset[11][1].CLK
vga_clk => offset[11][2].CLK
vga_clk => offset[11][3].CLK
vga_clk => offset[11][4].CLK
vga_clk => offset[11][5].CLK
vga_clk => offset[11][6].CLK
vga_clk => offset[11][7].CLK
vga_clk => offset[11][8].CLK
vga_clk => offset[12][0].CLK
vga_clk => offset[12][1].CLK
vga_clk => offset[12][2].CLK
vga_clk => offset[12][3].CLK
vga_clk => offset[12][4].CLK
vga_clk => offset[12][5].CLK
vga_clk => offset[12][6].CLK
vga_clk => offset[12][7].CLK
vga_clk => offset[12][8].CLK
vga_clk => offset[13][0].CLK
vga_clk => offset[13][1].CLK
vga_clk => offset[13][2].CLK
vga_clk => offset[13][3].CLK
vga_clk => offset[13][4].CLK
vga_clk => offset[13][5].CLK
vga_clk => offset[13][6].CLK
vga_clk => offset[13][7].CLK
vga_clk => offset[13][8].CLK
vga_clk => offset[14][0].CLK
vga_clk => offset[14][1].CLK
vga_clk => offset[14][2].CLK
vga_clk => offset[14][3].CLK
vga_clk => offset[14][4].CLK
vga_clk => offset[14][5].CLK
vga_clk => offset[14][6].CLK
vga_clk => offset[14][7].CLK
vga_clk => offset[14][8].CLK
vga_clk => offset[15][0].CLK
vga_clk => offset[15][1].CLK
vga_clk => offset[15][2].CLK
vga_clk => offset[15][3].CLK
vga_clk => offset[15][4].CLK
vga_clk => offset[15][5].CLK
vga_clk => offset[15][6].CLK
vga_clk => offset[15][7].CLK
vga_clk => offset[15][8].CLK
vga_clk => offset[16][0].CLK
vga_clk => offset[16][1].CLK
vga_clk => offset[16][2].CLK
vga_clk => offset[16][3].CLK
vga_clk => offset[16][4].CLK
vga_clk => offset[16][5].CLK
vga_clk => offset[16][6].CLK
vga_clk => offset[16][7].CLK
vga_clk => offset[16][8].CLK
vga_clk => offset[17][0].CLK
vga_clk => offset[17][1].CLK
vga_clk => offset[17][2].CLK
vga_clk => offset[17][3].CLK
vga_clk => offset[17][4].CLK
vga_clk => offset[17][5].CLK
vga_clk => offset[17][6].CLK
vga_clk => offset[17][7].CLK
vga_clk => offset[17][8].CLK
vga_clk => offset[18][0].CLK
vga_clk => offset[18][1].CLK
vga_clk => offset[18][2].CLK
vga_clk => offset[18][3].CLK
vga_clk => offset[18][4].CLK
vga_clk => offset[18][5].CLK
vga_clk => offset[18][6].CLK
vga_clk => offset[18][7].CLK
vga_clk => offset[18][8].CLK
vga_clk => offset[19][0].CLK
vga_clk => offset[19][1].CLK
vga_clk => offset[19][2].CLK
vga_clk => offset[19][3].CLK
vga_clk => offset[19][4].CLK
vga_clk => offset[19][5].CLK
vga_clk => offset[19][6].CLK
vga_clk => offset[19][7].CLK
vga_clk => offset[19][8].CLK
vga_clk => offset[20][0].CLK
vga_clk => offset[20][1].CLK
vga_clk => offset[20][2].CLK
vga_clk => offset[20][3].CLK
vga_clk => offset[20][4].CLK
vga_clk => offset[20][5].CLK
vga_clk => offset[20][6].CLK
vga_clk => offset[20][7].CLK
vga_clk => offset[20][8].CLK
vga_clk => offset[21][0].CLK
vga_clk => offset[21][1].CLK
vga_clk => offset[21][2].CLK
vga_clk => offset[21][3].CLK
vga_clk => offset[21][4].CLK
vga_clk => offset[21][5].CLK
vga_clk => offset[21][6].CLK
vga_clk => offset[21][7].CLK
vga_clk => offset[21][8].CLK
vga_clk => offset[22][0].CLK
vga_clk => offset[22][1].CLK
vga_clk => offset[22][2].CLK
vga_clk => offset[22][3].CLK
vga_clk => offset[22][4].CLK
vga_clk => offset[22][5].CLK
vga_clk => offset[22][6].CLK
vga_clk => offset[22][7].CLK
vga_clk => offset[22][8].CLK
vga_clk => offset[23][0].CLK
vga_clk => offset[23][1].CLK
vga_clk => offset[23][2].CLK
vga_clk => offset[23][3].CLK
vga_clk => offset[23][4].CLK
vga_clk => offset[23][5].CLK
vga_clk => offset[23][6].CLK
vga_clk => offset[23][7].CLK
vga_clk => offset[23][8].CLK
vga_clk => offset[24][0].CLK
vga_clk => offset[24][1].CLK
vga_clk => offset[24][2].CLK
vga_clk => offset[24][3].CLK
vga_clk => offset[24][4].CLK
vga_clk => offset[24][5].CLK
vga_clk => offset[24][6].CLK
vga_clk => offset[24][7].CLK
vga_clk => offset[24][8].CLK
vga_clk => offset[25][0].CLK
vga_clk => offset[25][1].CLK
vga_clk => offset[25][2].CLK
vga_clk => offset[25][3].CLK
vga_clk => offset[25][4].CLK
vga_clk => offset[25][5].CLK
vga_clk => offset[25][6].CLK
vga_clk => offset[25][7].CLK
vga_clk => offset[25][8].CLK
vga_clk => offset[26][0].CLK
vga_clk => offset[26][1].CLK
vga_clk => offset[26][2].CLK
vga_clk => offset[26][3].CLK
vga_clk => offset[26][4].CLK
vga_clk => offset[26][5].CLK
vga_clk => offset[26][6].CLK
vga_clk => offset[26][7].CLK
vga_clk => offset[26][8].CLK
vga_clk => offset[27][0].CLK
vga_clk => offset[27][1].CLK
vga_clk => offset[27][2].CLK
vga_clk => offset[27][3].CLK
vga_clk => offset[27][4].CLK
vga_clk => offset[27][5].CLK
vga_clk => offset[27][6].CLK
vga_clk => offset[27][7].CLK
vga_clk => offset[27][8].CLK
vga_clk => offset[28][0].CLK
vga_clk => offset[28][1].CLK
vga_clk => offset[28][2].CLK
vga_clk => offset[28][3].CLK
vga_clk => offset[28][4].CLK
vga_clk => offset[28][5].CLK
vga_clk => offset[28][6].CLK
vga_clk => offset[28][7].CLK
vga_clk => offset[28][8].CLK
vga_clk => offset[29][0].CLK
vga_clk => offset[29][1].CLK
vga_clk => offset[29][2].CLK
vga_clk => offset[29][3].CLK
vga_clk => offset[29][4].CLK
vga_clk => offset[29][5].CLK
vga_clk => offset[29][6].CLK
vga_clk => offset[29][7].CLK
vga_clk => offset[29][8].CLK
vga_clk => offset[30][0].CLK
vga_clk => offset[30][1].CLK
vga_clk => offset[30][2].CLK
vga_clk => offset[30][3].CLK
vga_clk => offset[30][4].CLK
vga_clk => offset[30][5].CLK
vga_clk => offset[30][6].CLK
vga_clk => offset[30][7].CLK
vga_clk => offset[30][8].CLK
vga_clk => offset[31][0].CLK
vga_clk => offset[31][1].CLK
vga_clk => offset[31][2].CLK
vga_clk => offset[31][3].CLK
vga_clk => offset[31][4].CLK
vga_clk => offset[31][5].CLK
vga_clk => offset[31][6].CLK
vga_clk => offset[31][7].CLK
vga_clk => offset[31][8].CLK
vga_clk => offset[32][0].CLK
vga_clk => offset[32][1].CLK
vga_clk => offset[32][2].CLK
vga_clk => offset[32][3].CLK
vga_clk => offset[32][4].CLK
vga_clk => offset[32][5].CLK
vga_clk => offset[32][6].CLK
vga_clk => offset[32][7].CLK
vga_clk => offset[32][8].CLK
vga_clk => offset[33][0].CLK
vga_clk => offset[33][1].CLK
vga_clk => offset[33][2].CLK
vga_clk => offset[33][3].CLK
vga_clk => offset[33][4].CLK
vga_clk => offset[33][5].CLK
vga_clk => offset[33][6].CLK
vga_clk => offset[33][7].CLK
vga_clk => offset[33][8].CLK
vga_clk => offset[34][0].CLK
vga_clk => offset[34][1].CLK
vga_clk => offset[34][2].CLK
vga_clk => offset[34][3].CLK
vga_clk => offset[34][4].CLK
vga_clk => offset[34][5].CLK
vga_clk => offset[34][6].CLK
vga_clk => offset[34][7].CLK
vga_clk => offset[34][8].CLK
vga_clk => offset[35][0].CLK
vga_clk => offset[35][1].CLK
vga_clk => offset[35][2].CLK
vga_clk => offset[35][3].CLK
vga_clk => offset[35][4].CLK
vga_clk => offset[35][5].CLK
vga_clk => offset[35][6].CLK
vga_clk => offset[35][7].CLK
vga_clk => offset[35][8].CLK
vga_clk => offset[36][0].CLK
vga_clk => offset[36][1].CLK
vga_clk => offset[36][2].CLK
vga_clk => offset[36][3].CLK
vga_clk => offset[36][4].CLK
vga_clk => offset[36][5].CLK
vga_clk => offset[36][6].CLK
vga_clk => offset[36][7].CLK
vga_clk => offset[36][8].CLK
vga_clk => offset[37][0].CLK
vga_clk => offset[37][1].CLK
vga_clk => offset[37][2].CLK
vga_clk => offset[37][3].CLK
vga_clk => offset[37][4].CLK
vga_clk => offset[37][5].CLK
vga_clk => offset[37][6].CLK
vga_clk => offset[37][7].CLK
vga_clk => offset[37][8].CLK
vga_clk => offset[38][0].CLK
vga_clk => offset[38][1].CLK
vga_clk => offset[38][2].CLK
vga_clk => offset[38][3].CLK
vga_clk => offset[38][4].CLK
vga_clk => offset[38][5].CLK
vga_clk => offset[38][6].CLK
vga_clk => offset[38][7].CLK
vga_clk => offset[38][8].CLK
vga_clk => offset[39][0].CLK
vga_clk => offset[39][1].CLK
vga_clk => offset[39][2].CLK
vga_clk => offset[39][3].CLK
vga_clk => offset[39][4].CLK
vga_clk => offset[39][5].CLK
vga_clk => offset[39][6].CLK
vga_clk => offset[39][7].CLK
vga_clk => offset[39][8].CLK
vga_clk => offset[40][0].CLK
vga_clk => offset[40][1].CLK
vga_clk => offset[40][2].CLK
vga_clk => offset[40][3].CLK
vga_clk => offset[40][4].CLK
vga_clk => offset[40][5].CLK
vga_clk => offset[40][6].CLK
vga_clk => offset[40][7].CLK
vga_clk => offset[40][8].CLK
vga_clk => offset[41][0].CLK
vga_clk => offset[41][1].CLK
vga_clk => offset[41][2].CLK
vga_clk => offset[41][3].CLK
vga_clk => offset[41][4].CLK
vga_clk => offset[41][5].CLK
vga_clk => offset[41][6].CLK
vga_clk => offset[41][7].CLK
vga_clk => offset[41][8].CLK
vga_clk => offset[42][0].CLK
vga_clk => offset[42][1].CLK
vga_clk => offset[42][2].CLK
vga_clk => offset[42][3].CLK
vga_clk => offset[42][4].CLK
vga_clk => offset[42][5].CLK
vga_clk => offset[42][6].CLK
vga_clk => offset[42][7].CLK
vga_clk => offset[42][8].CLK
vga_clk => offset[43][0].CLK
vga_clk => offset[43][1].CLK
vga_clk => offset[43][2].CLK
vga_clk => offset[43][3].CLK
vga_clk => offset[43][4].CLK
vga_clk => offset[43][5].CLK
vga_clk => offset[43][6].CLK
vga_clk => offset[43][7].CLK
vga_clk => offset[43][8].CLK
vga_clk => offset[44][0].CLK
vga_clk => offset[44][1].CLK
vga_clk => offset[44][2].CLK
vga_clk => offset[44][3].CLK
vga_clk => offset[44][4].CLK
vga_clk => offset[44][5].CLK
vga_clk => offset[44][6].CLK
vga_clk => offset[44][7].CLK
vga_clk => offset[44][8].CLK
vga_clk => offset[45][0].CLK
vga_clk => offset[45][1].CLK
vga_clk => offset[45][2].CLK
vga_clk => offset[45][3].CLK
vga_clk => offset[45][4].CLK
vga_clk => offset[45][5].CLK
vga_clk => offset[45][6].CLK
vga_clk => offset[45][7].CLK
vga_clk => offset[45][8].CLK
vga_clk => offset[46][0].CLK
vga_clk => offset[46][1].CLK
vga_clk => offset[46][2].CLK
vga_clk => offset[46][3].CLK
vga_clk => offset[46][4].CLK
vga_clk => offset[46][5].CLK
vga_clk => offset[46][6].CLK
vga_clk => offset[46][7].CLK
vga_clk => offset[46][8].CLK
vga_clk => offset[47][0].CLK
vga_clk => offset[47][1].CLK
vga_clk => offset[47][2].CLK
vga_clk => offset[47][3].CLK
vga_clk => offset[47][4].CLK
vga_clk => offset[47][5].CLK
vga_clk => offset[47][6].CLK
vga_clk => offset[47][7].CLK
vga_clk => offset[47][8].CLK
vga_clk => offset[48][0].CLK
vga_clk => offset[48][1].CLK
vga_clk => offset[48][2].CLK
vga_clk => offset[48][3].CLK
vga_clk => offset[48][4].CLK
vga_clk => offset[48][5].CLK
vga_clk => offset[48][6].CLK
vga_clk => offset[48][7].CLK
vga_clk => offset[48][8].CLK
vga_clk => offset[49][0].CLK
vga_clk => offset[49][1].CLK
vga_clk => offset[49][2].CLK
vga_clk => offset[49][3].CLK
vga_clk => offset[49][4].CLK
vga_clk => offset[49][5].CLK
vga_clk => offset[49][6].CLK
vga_clk => offset[49][7].CLK
vga_clk => offset[49][8].CLK
vga_clk => offset[50][0].CLK
vga_clk => offset[50][1].CLK
vga_clk => offset[50][2].CLK
vga_clk => offset[50][3].CLK
vga_clk => offset[50][4].CLK
vga_clk => offset[50][5].CLK
vga_clk => offset[50][6].CLK
vga_clk => offset[50][7].CLK
vga_clk => offset[50][8].CLK
vga_clk => offset[51][0].CLK
vga_clk => offset[51][1].CLK
vga_clk => offset[51][2].CLK
vga_clk => offset[51][3].CLK
vga_clk => offset[51][4].CLK
vga_clk => offset[51][5].CLK
vga_clk => offset[51][6].CLK
vga_clk => offset[51][7].CLK
vga_clk => offset[51][8].CLK
vga_clk => offset[52][0].CLK
vga_clk => offset[52][1].CLK
vga_clk => offset[52][2].CLK
vga_clk => offset[52][3].CLK
vga_clk => offset[52][4].CLK
vga_clk => offset[52][5].CLK
vga_clk => offset[52][6].CLK
vga_clk => offset[52][7].CLK
vga_clk => offset[52][8].CLK
vga_clk => offset[53][0].CLK
vga_clk => offset[53][1].CLK
vga_clk => offset[53][2].CLK
vga_clk => offset[53][3].CLK
vga_clk => offset[53][4].CLK
vga_clk => offset[53][5].CLK
vga_clk => offset[53][6].CLK
vga_clk => offset[53][7].CLK
vga_clk => offset[53][8].CLK
vga_clk => offset[54][0].CLK
vga_clk => offset[54][1].CLK
vga_clk => offset[54][2].CLK
vga_clk => offset[54][3].CLK
vga_clk => offset[54][4].CLK
vga_clk => offset[54][5].CLK
vga_clk => offset[54][6].CLK
vga_clk => offset[54][7].CLK
vga_clk => offset[54][8].CLK
vga_clk => offset[55][0].CLK
vga_clk => offset[55][1].CLK
vga_clk => offset[55][2].CLK
vga_clk => offset[55][3].CLK
vga_clk => offset[55][4].CLK
vga_clk => offset[55][5].CLK
vga_clk => offset[55][6].CLK
vga_clk => offset[55][7].CLK
vga_clk => offset[55][8].CLK
vga_clk => offset[56][0].CLK
vga_clk => offset[56][1].CLK
vga_clk => offset[56][2].CLK
vga_clk => offset[56][3].CLK
vga_clk => offset[56][4].CLK
vga_clk => offset[56][5].CLK
vga_clk => offset[56][6].CLK
vga_clk => offset[56][7].CLK
vga_clk => offset[56][8].CLK
vga_clk => offset[57][0].CLK
vga_clk => offset[57][1].CLK
vga_clk => offset[57][2].CLK
vga_clk => offset[57][3].CLK
vga_clk => offset[57][4].CLK
vga_clk => offset[57][5].CLK
vga_clk => offset[57][6].CLK
vga_clk => offset[57][7].CLK
vga_clk => offset[57][8].CLK
vga_clk => offset[58][0].CLK
vga_clk => offset[58][1].CLK
vga_clk => offset[58][2].CLK
vga_clk => offset[58][3].CLK
vga_clk => offset[58][4].CLK
vga_clk => offset[58][5].CLK
vga_clk => offset[58][6].CLK
vga_clk => offset[58][7].CLK
vga_clk => offset[58][8].CLK
vga_clk => offset[59][0].CLK
vga_clk => offset[59][1].CLK
vga_clk => offset[59][2].CLK
vga_clk => offset[59][3].CLK
vga_clk => offset[59][4].CLK
vga_clk => offset[59][5].CLK
vga_clk => offset[59][6].CLK
vga_clk => offset[59][7].CLK
vga_clk => offset[59][8].CLK
vga_clk => offset[60][0].CLK
vga_clk => offset[60][1].CLK
vga_clk => offset[60][2].CLK
vga_clk => offset[60][3].CLK
vga_clk => offset[60][4].CLK
vga_clk => offset[60][5].CLK
vga_clk => offset[60][6].CLK
vga_clk => offset[60][7].CLK
vga_clk => offset[60][8].CLK
vga_clk => offset[61][0].CLK
vga_clk => offset[61][1].CLK
vga_clk => offset[61][2].CLK
vga_clk => offset[61][3].CLK
vga_clk => offset[61][4].CLK
vga_clk => offset[61][5].CLK
vga_clk => offset[61][6].CLK
vga_clk => offset[61][7].CLK
vga_clk => offset[61][8].CLK
vga_clk => offset[62][0].CLK
vga_clk => offset[62][1].CLK
vga_clk => offset[62][2].CLK
vga_clk => offset[62][3].CLK
vga_clk => offset[62][4].CLK
vga_clk => offset[62][5].CLK
vga_clk => offset[62][6].CLK
vga_clk => offset[62][7].CLK
vga_clk => offset[62][8].CLK
vga_clk => offset[63][0].CLK
vga_clk => offset[63][1].CLK
vga_clk => offset[63][2].CLK
vga_clk => offset[63][3].CLK
vga_clk => offset[63][4].CLK
vga_clk => offset[63][5].CLK
vga_clk => offset[63][6].CLK
vga_clk => offset[63][7].CLK
vga_clk => offset[63][8].CLK
color[0] <= ascii[0].DB_MAX_OUTPUT_PORT_TYPE
color[1] <= ascii[1].DB_MAX_OUTPUT_PORT_TYPE
color[2] <= ascii[2].DB_MAX_OUTPUT_PORT_TYPE
read_addr[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
read_addr[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
q[0] => Mux45.IN19
q[1] => Mux45.IN18
q[2] => Mux45.IN17
q[3] => Mux45.IN16
q[4] => Mux45.IN15
q[5] => Mux45.IN14
q[6] => Mux45.IN13
q[7] => Mux45.IN12
q[8] => Mux45.IN11
q[9] => Mux45.IN10
q[10] => Mux45.IN9
q[11] => Mux45.IN8
vga_data[0] <= vga_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[1] <= vga_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[2] <= vga_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[3] <= vga_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[4] <= vga_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[5] <= vga_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[6] <= vga_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[7] <= vga_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[8] <= vga_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[9] <= vga_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[10] <= vga_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[11] <= vga_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[12] <= vga_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[13] <= vga_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[14] <= vga_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[15] <= vga_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[16] <= vga_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[17] <= vga_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[18] <= vga_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[19] <= vga_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[20] <= vga_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[21] <= vga_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[22] <= vga_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[23] <= vga_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bottom <= bottom~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_h[0] => Add15.IN56
score_h[1] => Add15.IN55
score_h[2] => Add15.IN54
score_h[3] => Add15.IN53
score_l[0] => Add17.IN56
score_l[1] => Add17.IN55
score_l[2] => Add17.IN54
score_l[3] => Add17.IN53
pause => always0.IN1
s_addr[0] <= ascii[0].DB_MAX_OUTPUT_PORT_TYPE
s_addr[1] <= ascii[1].DB_MAX_OUTPUT_PORT_TYPE
s_data[0] => LessThan3.IN18
s_data[1] => LessThan3.IN17
s_data[2] => LessThan3.IN16
s_data[3] => LessThan3.IN15
s_data[4] => LessThan3.IN14
s_data[5] => LessThan3.IN13
s_data[6] => LessThan3.IN12
s_data[7] => LessThan3.IN11
s_data[8] => LessThan3.IN10
time_h[0] => Add25.IN56
time_h[1] => Add25.IN55
time_h[2] => Add25.IN54
time_h[3] => Add25.IN53
time_l[0] => Add27.IN56
time_l[1] => Add27.IN55
time_l[2] => Add27.IN54
time_l[3] => Add27.IN53
heart[0] => LessThan20.IN64
heart[1] => LessThan20.IN63
heart[2] => LessThan20.IN62
rq[0] => Mux46.IN19
rq[0] => Mux47.IN19
rq[0] => Mux48.IN19
rq[0] => Mux49.IN19
rq[0] => Mux50.IN19
rq[1] => Mux46.IN18
rq[1] => Mux47.IN18
rq[1] => Mux48.IN18
rq[1] => Mux49.IN18
rq[1] => Mux50.IN18
rq[2] => Mux46.IN17
rq[2] => Mux47.IN17
rq[2] => Mux48.IN17
rq[2] => Mux49.IN17
rq[2] => Mux50.IN17
rq[3] => Mux46.IN16
rq[3] => Mux47.IN16
rq[3] => Mux48.IN16
rq[3] => Mux49.IN16
rq[3] => Mux50.IN16
rq[4] => Mux46.IN15
rq[4] => Mux47.IN15
rq[4] => Mux48.IN15
rq[4] => Mux49.IN15
rq[4] => Mux50.IN15
rq[5] => Mux46.IN14
rq[5] => Mux47.IN14
rq[5] => Mux48.IN14
rq[5] => Mux49.IN14
rq[5] => Mux50.IN14
rq[6] => Mux46.IN13
rq[6] => Mux47.IN13
rq[6] => Mux48.IN13
rq[6] => Mux49.IN13
rq[6] => Mux50.IN13
rq[7] => Mux46.IN12
rq[7] => Mux47.IN12
rq[7] => Mux48.IN12
rq[7] => Mux49.IN12
rq[7] => Mux50.IN12
rq[8] => Mux46.IN11
rq[8] => Mux47.IN11
rq[8] => Mux48.IN11
rq[8] => Mux49.IN11
rq[8] => Mux50.IN11
rq[9] => Mux46.IN10
rq[9] => Mux47.IN10
rq[9] => Mux48.IN10
rq[9] => Mux49.IN10
rq[9] => Mux50.IN10
rq[10] => Mux46.IN9
rq[10] => Mux47.IN9
rq[10] => Mux48.IN9
rq[10] => Mux49.IN9
rq[10] => Mux50.IN9
rq[11] => Mux46.IN8
rq[11] => Mux47.IN8
rq[11] => Mux48.IN8
rq[11] => Mux49.IN8
rq[11] => Mux50.IN8
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|exp12|ps2_keyboard:PS2K
clk => fifo.we_a.CLK
clk => fifo.waddr_a[2].CLK
clk => fifo.waddr_a[1].CLK
clk => fifo.waddr_a[0].CLK
clk => fifo.data_a[7].CLK
clk => fifo.data_a[6].CLK
clk => fifo.data_a[5].CLK
clk => fifo.data_a[4].CLK
clk => fifo.data_a[3].CLK
clk => fifo.data_a[2].CLK
clk => fifo.data_a[1].CLK
clk => fifo.data_a[0].CLK
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => ready~reg0.CLK
clk => overflow~reg0.CLK
clk => r_ptr[0].CLK
clk => r_ptr[1].CLK
clk => r_ptr[2].CLK
clk => w_ptr[0].CLK
clk => w_ptr[1].CLK
clk => w_ptr[2].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => ps2_clk_sync[0].CLK
clk => ps2_clk_sync[1].CLK
clk => ps2_clk_sync[2].CLK
clk => fifo.CLK0
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => w_ptr.OUTPUTSELECT
clrn => w_ptr.OUTPUTSELECT
clrn => w_ptr.OUTPUTSELECT
clrn => r_ptr.OUTPUTSELECT
clrn => r_ptr.OUTPUTSELECT
clrn => r_ptr.OUTPUTSELECT
clrn => overflow.OUTPUTSELECT
clrn => ready.OUTPUTSELECT
clrn => fifo.OUTPUTSELECT
clrn => buffer[0].ENA
clrn => buffer[1].ENA
clrn => buffer[2].ENA
clrn => buffer[3].ENA
clrn => buffer[4].ENA
clrn => buffer[5].ENA
clrn => buffer[6].ENA
clrn => buffer[7].ENA
clrn => buffer[8].ENA
clrn => buffer[9].ENA
ps2_clk => ps2_clk_sync[0].DATAIN
ps2_data => always1.IN1
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
data[0] <= fifo.DATAOUT
data[1] <= fifo.DATAOUT1
data[2] <= fifo.DATAOUT2
data[3] <= fifo.DATAOUT3
data[4] <= fifo.DATAOUT4
data[5] <= fifo.DATAOUT5
data[6] <= fifo.DATAOUT6
data[7] <= fifo.DATAOUT7
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextdata_n => r_ptr.OUTPUTSELECT
nextdata_n => r_ptr.OUTPUTSELECT
nextdata_n => r_ptr.OUTPUTSELECT
nextdata_n => ready.OUTPUTSELECT
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE


|exp12|keyboard_scan:K2S
clk => sc[0]~reg0.CLK
clk => sc[1]~reg0.CLK
clk => sc[2]~reg0.CLK
clk => sc[3]~reg0.CLK
clk => sc[4]~reg0.CLK
clk => sc[5]~reg0.CLK
clk => sc[6]~reg0.CLK
clk => sc[7]~reg0.CLK
clk => P0[0].CLK
clk => P0[1].CLK
clk => P0[2].CLK
clk => P0[3].CLK
clk => P0[4].CLK
clk => P0[5].CLK
clk => P0[6].CLK
clk => P0[7].CLK
clk => P1[0].CLK
clk => P1[1].CLK
clk => P1[2].CLK
clk => P1[3].CLK
clk => P1[4].CLK
clk => P1[5].CLK
clk => P1[6].CLK
clk => P1[7].CLK
clk => state~3.DATAIN
data[0] => P0[0].DATAIN
data[1] => P0[1].DATAIN
data[2] => P0[2].DATAIN
data[3] => P0[3].DATAIN
data[4] => P0[4].DATAIN
data[5] => P0[5].DATAIN
data[6] => P0[6].DATAIN
data[7] => P0[7].DATAIN
ready => state.OUTPUTSELECT
ready => state.OUTPUTSELECT
ready => state.OUTPUTSELECT
ready => P0[0].ENA
ready => P0[1].ENA
ready => P0[2].ENA
ready => P0[3].ENA
ready => P0[4].ENA
ready => P0[5].ENA
ready => P0[6].ENA
ready => P0[7].ENA
ready => P1[0].ENA
ready => P1[1].ENA
ready => P1[2].ENA
ready => P1[3].ENA
ready => P1[4].ENA
ready => P1[5].ENA
ready => P1[6].ENA
ready => P1[7].ENA
nextdata_n <= <GND>
sc[0] <= sc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc[1] <= sc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc[2] <= sc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc[3] <= sc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc[4] <= sc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc[5] <= sc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc[6] <= sc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sc[7] <= sc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write <= write.DB_MAX_OUTPUT_PORT_TYPE


|exp12|scan_HEX:S2H
clk => ~NO_FANOUT~
write => wren.IN1
sc[0] => ascii_big.RADDR
sc[1] => ascii_big.RADDR1
sc[2] => ascii_big.RADDR2
sc[3] => ascii_big.RADDR3
sc[4] => ascii_big.RADDR4
sc[5] => ascii_big.RADDR5
sc[6] => ascii_big.RADDR6
sc[7] => ascii_big.RADDR7
ascii[0] <= ascii_big.DATAOUT
ascii[1] <= ascii_big.DATAOUT1
ascii[2] <= ascii_big.DATAOUT2
ascii[3] <= ascii_big.DATAOUT3
ascii[4] <= ascii_big.DATAOUT4
ascii[5] <= ascii_big.DATAOUT5
ascii[6] <= ascii_big.DATAOUT6
ascii[7] <= ascii_big.DATAOUT7
wren <= wren.DB_MAX_OUTPUT_PORT_TYPE


|exp12|array_ctrl:ac
clk => score_h[0]~reg0.CLK
clk => score_h[1]~reg0.CLK
clk => score_h[2]~reg0.CLK
clk => score_h[3]~reg0.CLK
clk => p_score.CLK
clk => score_l[0]~reg0.CLK
clk => score_l[1]~reg0.CLK
clk => score_l[2]~reg0.CLK
clk => score_l[3]~reg0.CLK
clk => letter_vaddr[0][0].CLK
clk => letter_vaddr[0][1].CLK
clk => letter_vaddr[0][2].CLK
clk => letter_vaddr[0][3].CLK
clk => letter_vaddr[0][4].CLK
clk => letter_vaddr[0][5].CLK
clk => letter_vaddr[1][0].CLK
clk => letter_vaddr[1][1].CLK
clk => letter_vaddr[1][2].CLK
clk => letter_vaddr[1][3].CLK
clk => letter_vaddr[1][4].CLK
clk => letter_vaddr[1][5].CLK
clk => letter_vaddr[2][0].CLK
clk => letter_vaddr[2][1].CLK
clk => letter_vaddr[2][2].CLK
clk => letter_vaddr[2][3].CLK
clk => letter_vaddr[2][4].CLK
clk => letter_vaddr[2][5].CLK
clk => letter_vaddr[3][0].CLK
clk => letter_vaddr[3][1].CLK
clk => letter_vaddr[3][2].CLK
clk => letter_vaddr[3][3].CLK
clk => letter_vaddr[3][4].CLK
clk => letter_vaddr[3][5].CLK
clk => letter_vaddr[4][0].CLK
clk => letter_vaddr[4][1].CLK
clk => letter_vaddr[4][2].CLK
clk => letter_vaddr[4][3].CLK
clk => letter_vaddr[4][4].CLK
clk => letter_vaddr[4][5].CLK
clk => letter_vaddr[5][0].CLK
clk => letter_vaddr[5][1].CLK
clk => letter_vaddr[5][2].CLK
clk => letter_vaddr[5][3].CLK
clk => letter_vaddr[5][4].CLK
clk => letter_vaddr[5][5].CLK
clk => letter_vaddr[6][0].CLK
clk => letter_vaddr[6][1].CLK
clk => letter_vaddr[6][2].CLK
clk => letter_vaddr[6][3].CLK
clk => letter_vaddr[6][4].CLK
clk => letter_vaddr[6][5].CLK
clk => letter_vaddr[7][0].CLK
clk => letter_vaddr[7][1].CLK
clk => letter_vaddr[7][2].CLK
clk => letter_vaddr[7][3].CLK
clk => letter_vaddr[7][4].CLK
clk => letter_vaddr[7][5].CLK
clk => letter_vaddr[8][0].CLK
clk => letter_vaddr[8][1].CLK
clk => letter_vaddr[8][2].CLK
clk => letter_vaddr[8][3].CLK
clk => letter_vaddr[8][4].CLK
clk => letter_vaddr[8][5].CLK
clk => letter_vaddr[9][0].CLK
clk => letter_vaddr[9][1].CLK
clk => letter_vaddr[9][2].CLK
clk => letter_vaddr[9][3].CLK
clk => letter_vaddr[9][4].CLK
clk => letter_vaddr[9][5].CLK
clk => letter_vaddr[10][0].CLK
clk => letter_vaddr[10][1].CLK
clk => letter_vaddr[10][2].CLK
clk => letter_vaddr[10][3].CLK
clk => letter_vaddr[10][4].CLK
clk => letter_vaddr[10][5].CLK
clk => letter_vaddr[11][0].CLK
clk => letter_vaddr[11][1].CLK
clk => letter_vaddr[11][2].CLK
clk => letter_vaddr[11][3].CLK
clk => letter_vaddr[11][4].CLK
clk => letter_vaddr[11][5].CLK
clk => letter_vaddr[12][0].CLK
clk => letter_vaddr[12][1].CLK
clk => letter_vaddr[12][2].CLK
clk => letter_vaddr[12][3].CLK
clk => letter_vaddr[12][4].CLK
clk => letter_vaddr[12][5].CLK
clk => letter_vaddr[13][0].CLK
clk => letter_vaddr[13][1].CLK
clk => letter_vaddr[13][2].CLK
clk => letter_vaddr[13][3].CLK
clk => letter_vaddr[13][4].CLK
clk => letter_vaddr[13][5].CLK
clk => letter_vaddr[14][0].CLK
clk => letter_vaddr[14][1].CLK
clk => letter_vaddr[14][2].CLK
clk => letter_vaddr[14][3].CLK
clk => letter_vaddr[14][4].CLK
clk => letter_vaddr[14][5].CLK
clk => letter_vaddr[15][0].CLK
clk => letter_vaddr[15][1].CLK
clk => letter_vaddr[15][2].CLK
clk => letter_vaddr[15][3].CLK
clk => letter_vaddr[15][4].CLK
clk => letter_vaddr[15][5].CLK
clk => letter_vaddr[16][0].CLK
clk => letter_vaddr[16][1].CLK
clk => letter_vaddr[16][2].CLK
clk => letter_vaddr[16][3].CLK
clk => letter_vaddr[16][4].CLK
clk => letter_vaddr[16][5].CLK
clk => letter_vaddr[17][0].CLK
clk => letter_vaddr[17][1].CLK
clk => letter_vaddr[17][2].CLK
clk => letter_vaddr[17][3].CLK
clk => letter_vaddr[17][4].CLK
clk => letter_vaddr[17][5].CLK
clk => letter_vaddr[18][0].CLK
clk => letter_vaddr[18][1].CLK
clk => letter_vaddr[18][2].CLK
clk => letter_vaddr[18][3].CLK
clk => letter_vaddr[18][4].CLK
clk => letter_vaddr[18][5].CLK
clk => letter_vaddr[19][0].CLK
clk => letter_vaddr[19][1].CLK
clk => letter_vaddr[19][2].CLK
clk => letter_vaddr[19][3].CLK
clk => letter_vaddr[19][4].CLK
clk => letter_vaddr[19][5].CLK
clk => letter_vaddr[20][0].CLK
clk => letter_vaddr[20][1].CLK
clk => letter_vaddr[20][2].CLK
clk => letter_vaddr[20][3].CLK
clk => letter_vaddr[20][4].CLK
clk => letter_vaddr[20][5].CLK
clk => letter_vaddr[21][0].CLK
clk => letter_vaddr[21][1].CLK
clk => letter_vaddr[21][2].CLK
clk => letter_vaddr[21][3].CLK
clk => letter_vaddr[21][4].CLK
clk => letter_vaddr[21][5].CLK
clk => letter_vaddr[22][0].CLK
clk => letter_vaddr[22][1].CLK
clk => letter_vaddr[22][2].CLK
clk => letter_vaddr[22][3].CLK
clk => letter_vaddr[22][4].CLK
clk => letter_vaddr[22][5].CLK
clk => letter_vaddr[23][0].CLK
clk => letter_vaddr[23][1].CLK
clk => letter_vaddr[23][2].CLK
clk => letter_vaddr[23][3].CLK
clk => letter_vaddr[23][4].CLK
clk => letter_vaddr[23][5].CLK
clk => letter_vaddr[24][0].CLK
clk => letter_vaddr[24][1].CLK
clk => letter_vaddr[24][2].CLK
clk => letter_vaddr[24][3].CLK
clk => letter_vaddr[24][4].CLK
clk => letter_vaddr[24][5].CLK
clk => letter_vaddr[25][0].CLK
clk => letter_vaddr[25][1].CLK
clk => letter_vaddr[25][2].CLK
clk => letter_vaddr[25][3].CLK
clk => letter_vaddr[25][4].CLK
clk => letter_vaddr[25][5].CLK
clk => asciiarray[0][0].CLK
clk => asciiarray[0][1].CLK
clk => asciiarray[0][2].CLK
clk => asciiarray[0][3].CLK
clk => asciiarray[0][4].CLK
clk => asciiarray[0][5].CLK
clk => asciiarray[0][6].CLK
clk => asciiarray[0][7].CLK
clk => asciiarray[1][0].CLK
clk => asciiarray[1][1].CLK
clk => asciiarray[1][2].CLK
clk => asciiarray[1][3].CLK
clk => asciiarray[1][4].CLK
clk => asciiarray[1][5].CLK
clk => asciiarray[1][6].CLK
clk => asciiarray[1][7].CLK
clk => asciiarray[2][0].CLK
clk => asciiarray[2][1].CLK
clk => asciiarray[2][2].CLK
clk => asciiarray[2][3].CLK
clk => asciiarray[2][4].CLK
clk => asciiarray[2][5].CLK
clk => asciiarray[2][6].CLK
clk => asciiarray[2][7].CLK
clk => asciiarray[3][0].CLK
clk => asciiarray[3][1].CLK
clk => asciiarray[3][2].CLK
clk => asciiarray[3][3].CLK
clk => asciiarray[3][4].CLK
clk => asciiarray[3][5].CLK
clk => asciiarray[3][6].CLK
clk => asciiarray[3][7].CLK
clk => asciiarray[4][0].CLK
clk => asciiarray[4][1].CLK
clk => asciiarray[4][2].CLK
clk => asciiarray[4][3].CLK
clk => asciiarray[4][4].CLK
clk => asciiarray[4][5].CLK
clk => asciiarray[4][6].CLK
clk => asciiarray[4][7].CLK
clk => asciiarray[5][0].CLK
clk => asciiarray[5][1].CLK
clk => asciiarray[5][2].CLK
clk => asciiarray[5][3].CLK
clk => asciiarray[5][4].CLK
clk => asciiarray[5][5].CLK
clk => asciiarray[5][6].CLK
clk => asciiarray[5][7].CLK
clk => asciiarray[6][0].CLK
clk => asciiarray[6][1].CLK
clk => asciiarray[6][2].CLK
clk => asciiarray[6][3].CLK
clk => asciiarray[6][4].CLK
clk => asciiarray[6][5].CLK
clk => asciiarray[6][6].CLK
clk => asciiarray[6][7].CLK
clk => asciiarray[7][0].CLK
clk => asciiarray[7][1].CLK
clk => asciiarray[7][2].CLK
clk => asciiarray[7][3].CLK
clk => asciiarray[7][4].CLK
clk => asciiarray[7][5].CLK
clk => asciiarray[7][6].CLK
clk => asciiarray[7][7].CLK
clk => asciiarray[8][0].CLK
clk => asciiarray[8][1].CLK
clk => asciiarray[8][2].CLK
clk => asciiarray[8][3].CLK
clk => asciiarray[8][4].CLK
clk => asciiarray[8][5].CLK
clk => asciiarray[8][6].CLK
clk => asciiarray[8][7].CLK
clk => asciiarray[9][0].CLK
clk => asciiarray[9][1].CLK
clk => asciiarray[9][2].CLK
clk => asciiarray[9][3].CLK
clk => asciiarray[9][4].CLK
clk => asciiarray[9][5].CLK
clk => asciiarray[9][6].CLK
clk => asciiarray[9][7].CLK
clk => asciiarray[10][0].CLK
clk => asciiarray[10][1].CLK
clk => asciiarray[10][2].CLK
clk => asciiarray[10][3].CLK
clk => asciiarray[10][4].CLK
clk => asciiarray[10][5].CLK
clk => asciiarray[10][6].CLK
clk => asciiarray[10][7].CLK
clk => asciiarray[11][0].CLK
clk => asciiarray[11][1].CLK
clk => asciiarray[11][2].CLK
clk => asciiarray[11][3].CLK
clk => asciiarray[11][4].CLK
clk => asciiarray[11][5].CLK
clk => asciiarray[11][6].CLK
clk => asciiarray[11][7].CLK
clk => asciiarray[12][0].CLK
clk => asciiarray[12][1].CLK
clk => asciiarray[12][2].CLK
clk => asciiarray[12][3].CLK
clk => asciiarray[12][4].CLK
clk => asciiarray[12][5].CLK
clk => asciiarray[12][6].CLK
clk => asciiarray[12][7].CLK
clk => asciiarray[13][0].CLK
clk => asciiarray[13][1].CLK
clk => asciiarray[13][2].CLK
clk => asciiarray[13][3].CLK
clk => asciiarray[13][4].CLK
clk => asciiarray[13][5].CLK
clk => asciiarray[13][6].CLK
clk => asciiarray[13][7].CLK
clk => asciiarray[14][0].CLK
clk => asciiarray[14][1].CLK
clk => asciiarray[14][2].CLK
clk => asciiarray[14][3].CLK
clk => asciiarray[14][4].CLK
clk => asciiarray[14][5].CLK
clk => asciiarray[14][6].CLK
clk => asciiarray[14][7].CLK
clk => asciiarray[15][0].CLK
clk => asciiarray[15][1].CLK
clk => asciiarray[15][2].CLK
clk => asciiarray[15][3].CLK
clk => asciiarray[15][4].CLK
clk => asciiarray[15][5].CLK
clk => asciiarray[15][6].CLK
clk => asciiarray[15][7].CLK
clk => asciiarray[16][0].CLK
clk => asciiarray[16][1].CLK
clk => asciiarray[16][2].CLK
clk => asciiarray[16][3].CLK
clk => asciiarray[16][4].CLK
clk => asciiarray[16][5].CLK
clk => asciiarray[16][6].CLK
clk => asciiarray[16][7].CLK
clk => asciiarray[17][0].CLK
clk => asciiarray[17][1].CLK
clk => asciiarray[17][2].CLK
clk => asciiarray[17][3].CLK
clk => asciiarray[17][4].CLK
clk => asciiarray[17][5].CLK
clk => asciiarray[17][6].CLK
clk => asciiarray[17][7].CLK
clk => asciiarray[18][0].CLK
clk => asciiarray[18][1].CLK
clk => asciiarray[18][2].CLK
clk => asciiarray[18][3].CLK
clk => asciiarray[18][4].CLK
clk => asciiarray[18][5].CLK
clk => asciiarray[18][6].CLK
clk => asciiarray[18][7].CLK
clk => asciiarray[19][0].CLK
clk => asciiarray[19][1].CLK
clk => asciiarray[19][2].CLK
clk => asciiarray[19][3].CLK
clk => asciiarray[19][4].CLK
clk => asciiarray[19][5].CLK
clk => asciiarray[19][6].CLK
clk => asciiarray[19][7].CLK
clk => asciiarray[20][0].CLK
clk => asciiarray[20][1].CLK
clk => asciiarray[20][2].CLK
clk => asciiarray[20][3].CLK
clk => asciiarray[20][4].CLK
clk => asciiarray[20][5].CLK
clk => asciiarray[20][6].CLK
clk => asciiarray[20][7].CLK
clk => asciiarray[21][0].CLK
clk => asciiarray[21][1].CLK
clk => asciiarray[21][2].CLK
clk => asciiarray[21][3].CLK
clk => asciiarray[21][4].CLK
clk => asciiarray[21][5].CLK
clk => asciiarray[21][6].CLK
clk => asciiarray[21][7].CLK
clk => asciiarray[22][0].CLK
clk => asciiarray[22][1].CLK
clk => asciiarray[22][2].CLK
clk => asciiarray[22][3].CLK
clk => asciiarray[22][4].CLK
clk => asciiarray[22][5].CLK
clk => asciiarray[22][6].CLK
clk => asciiarray[22][7].CLK
clk => asciiarray[23][0].CLK
clk => asciiarray[23][1].CLK
clk => asciiarray[23][2].CLK
clk => asciiarray[23][3].CLK
clk => asciiarray[23][4].CLK
clk => asciiarray[23][5].CLK
clk => asciiarray[23][6].CLK
clk => asciiarray[23][7].CLK
clk => asciiarray[24][0].CLK
clk => asciiarray[24][1].CLK
clk => asciiarray[24][2].CLK
clk => asciiarray[24][3].CLK
clk => asciiarray[24][4].CLK
clk => asciiarray[24][5].CLK
clk => asciiarray[24][6].CLK
clk => asciiarray[24][7].CLK
clk => asciiarray[25][0].CLK
clk => asciiarray[25][1].CLK
clk => asciiarray[25][2].CLK
clk => asciiarray[25][3].CLK
clk => asciiarray[25][4].CLK
clk => asciiarray[25][5].CLK
clk => asciiarray[25][6].CLK
clk => asciiarray[25][7].CLK
clk => asciiarray[26][0].CLK
clk => asciiarray[26][1].CLK
clk => asciiarray[26][2].CLK
clk => asciiarray[26][3].CLK
clk => asciiarray[26][4].CLK
clk => asciiarray[26][5].CLK
clk => asciiarray[26][6].CLK
clk => asciiarray[26][7].CLK
clk => asciiarray[27][0].CLK
clk => asciiarray[27][1].CLK
clk => asciiarray[27][2].CLK
clk => asciiarray[27][3].CLK
clk => asciiarray[27][4].CLK
clk => asciiarray[27][5].CLK
clk => asciiarray[27][6].CLK
clk => asciiarray[27][7].CLK
clk => asciiarray[28][0].CLK
clk => asciiarray[28][1].CLK
clk => asciiarray[28][2].CLK
clk => asciiarray[28][3].CLK
clk => asciiarray[28][4].CLK
clk => asciiarray[28][5].CLK
clk => asciiarray[28][6].CLK
clk => asciiarray[28][7].CLK
clk => asciiarray[29][0].CLK
clk => asciiarray[29][1].CLK
clk => asciiarray[29][2].CLK
clk => asciiarray[29][3].CLK
clk => asciiarray[29][4].CLK
clk => asciiarray[29][5].CLK
clk => asciiarray[29][6].CLK
clk => asciiarray[29][7].CLK
clk => asciiarray[30][0].CLK
clk => asciiarray[30][1].CLK
clk => asciiarray[30][2].CLK
clk => asciiarray[30][3].CLK
clk => asciiarray[30][4].CLK
clk => asciiarray[30][5].CLK
clk => asciiarray[30][6].CLK
clk => asciiarray[30][7].CLK
clk => asciiarray[31][0].CLK
clk => asciiarray[31][1].CLK
clk => asciiarray[31][2].CLK
clk => asciiarray[31][3].CLK
clk => asciiarray[31][4].CLK
clk => asciiarray[31][5].CLK
clk => asciiarray[31][6].CLK
clk => asciiarray[31][7].CLK
clk => asciiarray[32][0].CLK
clk => asciiarray[32][1].CLK
clk => asciiarray[32][2].CLK
clk => asciiarray[32][3].CLK
clk => asciiarray[32][4].CLK
clk => asciiarray[32][5].CLK
clk => asciiarray[32][6].CLK
clk => asciiarray[32][7].CLK
clk => asciiarray[33][0].CLK
clk => asciiarray[33][1].CLK
clk => asciiarray[33][2].CLK
clk => asciiarray[33][3].CLK
clk => asciiarray[33][4].CLK
clk => asciiarray[33][5].CLK
clk => asciiarray[33][6].CLK
clk => asciiarray[33][7].CLK
clk => asciiarray[34][0].CLK
clk => asciiarray[34][1].CLK
clk => asciiarray[34][2].CLK
clk => asciiarray[34][3].CLK
clk => asciiarray[34][4].CLK
clk => asciiarray[34][5].CLK
clk => asciiarray[34][6].CLK
clk => asciiarray[34][7].CLK
clk => asciiarray[35][0].CLK
clk => asciiarray[35][1].CLK
clk => asciiarray[35][2].CLK
clk => asciiarray[35][3].CLK
clk => asciiarray[35][4].CLK
clk => asciiarray[35][5].CLK
clk => asciiarray[35][6].CLK
clk => asciiarray[35][7].CLK
clk => asciiarray[36][0].CLK
clk => asciiarray[36][1].CLK
clk => asciiarray[36][2].CLK
clk => asciiarray[36][3].CLK
clk => asciiarray[36][4].CLK
clk => asciiarray[36][5].CLK
clk => asciiarray[36][6].CLK
clk => asciiarray[36][7].CLK
clk => asciiarray[37][0].CLK
clk => asciiarray[37][1].CLK
clk => asciiarray[37][2].CLK
clk => asciiarray[37][3].CLK
clk => asciiarray[37][4].CLK
clk => asciiarray[37][5].CLK
clk => asciiarray[37][6].CLK
clk => asciiarray[37][7].CLK
clk => asciiarray[38][0].CLK
clk => asciiarray[38][1].CLK
clk => asciiarray[38][2].CLK
clk => asciiarray[38][3].CLK
clk => asciiarray[38][4].CLK
clk => asciiarray[38][5].CLK
clk => asciiarray[38][6].CLK
clk => asciiarray[38][7].CLK
clk => asciiarray[39][0].CLK
clk => asciiarray[39][1].CLK
clk => asciiarray[39][2].CLK
clk => asciiarray[39][3].CLK
clk => asciiarray[39][4].CLK
clk => asciiarray[39][5].CLK
clk => asciiarray[39][6].CLK
clk => asciiarray[39][7].CLK
clk => asciiarray[40][0].CLK
clk => asciiarray[40][1].CLK
clk => asciiarray[40][2].CLK
clk => asciiarray[40][3].CLK
clk => asciiarray[40][4].CLK
clk => asciiarray[40][5].CLK
clk => asciiarray[40][6].CLK
clk => asciiarray[40][7].CLK
clk => asciiarray[41][0].CLK
clk => asciiarray[41][1].CLK
clk => asciiarray[41][2].CLK
clk => asciiarray[41][3].CLK
clk => asciiarray[41][4].CLK
clk => asciiarray[41][5].CLK
clk => asciiarray[41][6].CLK
clk => asciiarray[41][7].CLK
clk => asciiarray[42][0].CLK
clk => asciiarray[42][1].CLK
clk => asciiarray[42][2].CLK
clk => asciiarray[42][3].CLK
clk => asciiarray[42][4].CLK
clk => asciiarray[42][5].CLK
clk => asciiarray[42][6].CLK
clk => asciiarray[42][7].CLK
clk => asciiarray[43][0].CLK
clk => asciiarray[43][1].CLK
clk => asciiarray[43][2].CLK
clk => asciiarray[43][3].CLK
clk => asciiarray[43][4].CLK
clk => asciiarray[43][5].CLK
clk => asciiarray[43][6].CLK
clk => asciiarray[43][7].CLK
clk => asciiarray[44][0].CLK
clk => asciiarray[44][1].CLK
clk => asciiarray[44][2].CLK
clk => asciiarray[44][3].CLK
clk => asciiarray[44][4].CLK
clk => asciiarray[44][5].CLK
clk => asciiarray[44][6].CLK
clk => asciiarray[44][7].CLK
clk => asciiarray[45][0].CLK
clk => asciiarray[45][1].CLK
clk => asciiarray[45][2].CLK
clk => asciiarray[45][3].CLK
clk => asciiarray[45][4].CLK
clk => asciiarray[45][5].CLK
clk => asciiarray[45][6].CLK
clk => asciiarray[45][7].CLK
clk => asciiarray[46][0].CLK
clk => asciiarray[46][1].CLK
clk => asciiarray[46][2].CLK
clk => asciiarray[46][3].CLK
clk => asciiarray[46][4].CLK
clk => asciiarray[46][5].CLK
clk => asciiarray[46][6].CLK
clk => asciiarray[46][7].CLK
clk => asciiarray[47][0].CLK
clk => asciiarray[47][1].CLK
clk => asciiarray[47][2].CLK
clk => asciiarray[47][3].CLK
clk => asciiarray[47][4].CLK
clk => asciiarray[47][5].CLK
clk => asciiarray[47][6].CLK
clk => asciiarray[47][7].CLK
clk => asciiarray[48][0].CLK
clk => asciiarray[48][1].CLK
clk => asciiarray[48][2].CLK
clk => asciiarray[48][3].CLK
clk => asciiarray[48][4].CLK
clk => asciiarray[48][5].CLK
clk => asciiarray[48][6].CLK
clk => asciiarray[48][7].CLK
clk => asciiarray[49][0].CLK
clk => asciiarray[49][1].CLK
clk => asciiarray[49][2].CLK
clk => asciiarray[49][3].CLK
clk => asciiarray[49][4].CLK
clk => asciiarray[49][5].CLK
clk => asciiarray[49][6].CLK
clk => asciiarray[49][7].CLK
clk => asciiarray[50][0].CLK
clk => asciiarray[50][1].CLK
clk => asciiarray[50][2].CLK
clk => asciiarray[50][3].CLK
clk => asciiarray[50][4].CLK
clk => asciiarray[50][5].CLK
clk => asciiarray[50][6].CLK
clk => asciiarray[50][7].CLK
clk => asciiarray[51][0].CLK
clk => asciiarray[51][1].CLK
clk => asciiarray[51][2].CLK
clk => asciiarray[51][3].CLK
clk => asciiarray[51][4].CLK
clk => asciiarray[51][5].CLK
clk => asciiarray[51][6].CLK
clk => asciiarray[51][7].CLK
clk => asciiarray[52][0].CLK
clk => asciiarray[52][1].CLK
clk => asciiarray[52][2].CLK
clk => asciiarray[52][3].CLK
clk => asciiarray[52][4].CLK
clk => asciiarray[52][5].CLK
clk => asciiarray[52][6].CLK
clk => asciiarray[52][7].CLK
clk => asciiarray[53][0].CLK
clk => asciiarray[53][1].CLK
clk => asciiarray[53][2].CLK
clk => asciiarray[53][3].CLK
clk => asciiarray[53][4].CLK
clk => asciiarray[53][5].CLK
clk => asciiarray[53][6].CLK
clk => asciiarray[53][7].CLK
clk => asciiarray[54][0].CLK
clk => asciiarray[54][1].CLK
clk => asciiarray[54][2].CLK
clk => asciiarray[54][3].CLK
clk => asciiarray[54][4].CLK
clk => asciiarray[54][5].CLK
clk => asciiarray[54][6].CLK
clk => asciiarray[54][7].CLK
clk => asciiarray[55][0].CLK
clk => asciiarray[55][1].CLK
clk => asciiarray[55][2].CLK
clk => asciiarray[55][3].CLK
clk => asciiarray[55][4].CLK
clk => asciiarray[55][5].CLK
clk => asciiarray[55][6].CLK
clk => asciiarray[55][7].CLK
clk => asciiarray[56][0].CLK
clk => asciiarray[56][1].CLK
clk => asciiarray[56][2].CLK
clk => asciiarray[56][3].CLK
clk => asciiarray[56][4].CLK
clk => asciiarray[56][5].CLK
clk => asciiarray[56][6].CLK
clk => asciiarray[56][7].CLK
clk => asciiarray[57][0].CLK
clk => asciiarray[57][1].CLK
clk => asciiarray[57][2].CLK
clk => asciiarray[57][3].CLK
clk => asciiarray[57][4].CLK
clk => asciiarray[57][5].CLK
clk => asciiarray[57][6].CLK
clk => asciiarray[57][7].CLK
clk => asciiarray[58][0].CLK
clk => asciiarray[58][1].CLK
clk => asciiarray[58][2].CLK
clk => asciiarray[58][3].CLK
clk => asciiarray[58][4].CLK
clk => asciiarray[58][5].CLK
clk => asciiarray[58][6].CLK
clk => asciiarray[58][7].CLK
clk => asciiarray[59][0].CLK
clk => asciiarray[59][1].CLK
clk => asciiarray[59][2].CLK
clk => asciiarray[59][3].CLK
clk => asciiarray[59][4].CLK
clk => asciiarray[59][5].CLK
clk => asciiarray[59][6].CLK
clk => asciiarray[59][7].CLK
clk => asciiarray[60][0].CLK
clk => asciiarray[60][1].CLK
clk => asciiarray[60][2].CLK
clk => asciiarray[60][3].CLK
clk => asciiarray[60][4].CLK
clk => asciiarray[60][5].CLK
clk => asciiarray[60][6].CLK
clk => asciiarray[60][7].CLK
clk => asciiarray[61][0].CLK
clk => asciiarray[61][1].CLK
clk => asciiarray[61][2].CLK
clk => asciiarray[61][3].CLK
clk => asciiarray[61][4].CLK
clk => asciiarray[61][5].CLK
clk => asciiarray[61][6].CLK
clk => asciiarray[61][7].CLK
clk => asciiarray[62][0].CLK
clk => asciiarray[62][1].CLK
clk => asciiarray[62][2].CLK
clk => asciiarray[62][3].CLK
clk => asciiarray[62][4].CLK
clk => asciiarray[62][5].CLK
clk => asciiarray[62][6].CLK
clk => asciiarray[62][7].CLK
clk => asciiarray[63][0].CLK
clk => asciiarray[63][1].CLK
clk => asciiarray[63][2].CLK
clk => asciiarray[63][3].CLK
clk => asciiarray[63][4].CLK
clk => asciiarray[63][5].CLK
clk => asciiarray[63][6].CLK
clk => asciiarray[63][7].CLK
bottom => heart[0]~reg0.CLK
bottom => heart[1]~reg0.CLK
bottom => heart[2]~reg0.CLK
vga_x[0] => Mux0.IN5
vga_x[0] => Mux1.IN5
vga_x[0] => Mux2.IN5
vga_x[0] => Mux3.IN5
vga_x[0] => Mux4.IN5
vga_x[0] => Mux5.IN5
vga_x[0] => Mux6.IN5
vga_x[0] => Mux7.IN5
vga_x[1] => Mux0.IN4
vga_x[1] => Mux1.IN4
vga_x[1] => Mux2.IN4
vga_x[1] => Mux3.IN4
vga_x[1] => Mux4.IN4
vga_x[1] => Mux5.IN4
vga_x[1] => Mux6.IN4
vga_x[1] => Mux7.IN4
vga_x[2] => Mux0.IN3
vga_x[2] => Mux1.IN3
vga_x[2] => Mux2.IN3
vga_x[2] => Mux3.IN3
vga_x[2] => Mux4.IN3
vga_x[2] => Mux5.IN3
vga_x[2] => Mux6.IN3
vga_x[2] => Mux7.IN3
vga_x[3] => Mux0.IN2
vga_x[3] => Mux1.IN2
vga_x[3] => Mux2.IN2
vga_x[3] => Mux3.IN2
vga_x[3] => Mux4.IN2
vga_x[3] => Mux5.IN2
vga_x[3] => Mux6.IN2
vga_x[3] => Mux7.IN2
vga_x[4] => Mux0.IN1
vga_x[4] => Mux1.IN1
vga_x[4] => Mux2.IN1
vga_x[4] => Mux3.IN1
vga_x[4] => Mux4.IN1
vga_x[4] => Mux5.IN1
vga_x[4] => Mux6.IN1
vga_x[4] => Mux7.IN1
vga_x[5] => Mux0.IN0
vga_x[5] => Mux1.IN0
vga_x[5] => Mux2.IN0
vga_x[5] => Mux3.IN0
vga_x[5] => Mux4.IN0
vga_x[5] => Mux5.IN0
vga_x[5] => Mux6.IN0
vga_x[5] => Mux7.IN0
reset => ~NO_FANOUT~
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => asciiarray.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => letter_vaddr.OUTPUTSELECT
key_en => score_l.OUTPUTSELECT
key_en => score_l.OUTPUTSELECT
key_en => score_l.OUTPUTSELECT
key_en => score_l.OUTPUTSELECT
key_en => p_score.OUTPUTSELECT
key_en => score_h.OUTPUTSELECT
key_en => score_h.OUTPUTSELECT
key_en => score_h.OUTPUTSELECT
key_en => score_h.OUTPUTSELECT
key_en => LEDR[0].DATAIN
key_en => always0.IN1
key_data[0] => Add0.IN16
key_data[0] => Equal0.IN7
key_data[1] => Add0.IN15
key_data[1] => Equal0.IN6
key_data[2] => Add0.IN14
key_data[2] => Equal0.IN5
key_data[3] => Add0.IN13
key_data[3] => Equal0.IN4
key_data[4] => Add0.IN12
key_data[4] => Equal0.IN3
key_data[5] => Add0.IN11
key_data[5] => Equal0.IN2
key_data[6] => Add0.IN10
key_data[6] => Equal0.IN1
key_data[7] => Add0.IN9
key_data[7] => Equal0.IN0
ran_data[0] => Add1.IN16
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[0] => asciiarray.DATAB
ran_data[1] => Add1.IN15
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[1] => asciiarray.DATAB
ran_data[2] => Add1.IN14
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[2] => asciiarray.DATAB
ran_data[3] => Add1.IN13
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[3] => asciiarray.DATAB
ran_data[4] => Add1.IN12
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[4] => asciiarray.DATAB
ran_data[5] => Add1.IN11
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[5] => asciiarray.DATAB
ran_data[6] => Add1.IN10
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[6] => asciiarray.DATAB
ran_data[7] => Add1.IN9
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_data[7] => asciiarray.DATAB
ran_x[0] => Decoder2.IN5
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[0] => letter_vaddr.DATAB
ran_x[1] => Decoder2.IN4
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[1] => letter_vaddr.DATAB
ran_x[2] => Decoder2.IN3
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[2] => letter_vaddr.DATAB
ran_x[3] => Decoder2.IN2
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[3] => letter_vaddr.DATAB
ran_x[4] => Decoder2.IN1
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[4] => letter_vaddr.DATAB
ran_x[5] => Decoder2.IN0
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
ran_x[5] => letter_vaddr.DATAB
v_ascii[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
v_ascii[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
v_ascii[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
v_ascii[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
v_ascii[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
v_ascii[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
v_ascii[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
v_ascii[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
pause <= pause.DB_MAX_OUTPUT_PORT_TYPE
score_l[0] <= score_l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_l[1] <= score_l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_l[2] <= score_l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_l[3] <= score_l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_h[0] <= score_h[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_h[1] <= score_h[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_h[2] <= score_h[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_h[3] <= score_h[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= key_en.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= pause.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
heart[0] <= heart[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
heart[1] <= heart[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
heart[2] <= heart[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|exp12|colordata:cd
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|exp12|colordata:cd|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dmf1:auto_generated.address_a[0]
address_a[1] => altsyncram_dmf1:auto_generated.address_a[1]
address_a[2] => altsyncram_dmf1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dmf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dmf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dmf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dmf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dmf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dmf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dmf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dmf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dmf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_dmf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_dmf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_dmf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_dmf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_dmf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_dmf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_dmf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_dmf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_dmf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_dmf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_dmf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_dmf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_dmf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_dmf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_dmf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_dmf1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|exp12|colordata:cd|altsyncram:altsyncram_component|altsyncram_dmf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|exp12|rom_ascii:ra
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|exp12|rom_ascii:ra|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gpf1:auto_generated.address_a[0]
address_a[1] => altsyncram_gpf1:auto_generated.address_a[1]
address_a[2] => altsyncram_gpf1:auto_generated.address_a[2]
address_a[3] => altsyncram_gpf1:auto_generated.address_a[3]
address_a[4] => altsyncram_gpf1:auto_generated.address_a[4]
address_a[5] => altsyncram_gpf1:auto_generated.address_a[5]
address_a[6] => altsyncram_gpf1:auto_generated.address_a[6]
address_a[7] => altsyncram_gpf1:auto_generated.address_a[7]
address_a[8] => altsyncram_gpf1:auto_generated.address_a[8]
address_a[9] => altsyncram_gpf1:auto_generated.address_a[9]
address_a[10] => altsyncram_gpf1:auto_generated.address_a[10]
address_a[11] => altsyncram_gpf1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gpf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gpf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gpf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gpf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gpf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gpf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gpf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gpf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gpf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_gpf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_gpf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_gpf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_gpf1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|exp12|rom_ascii:ra|altsyncram:altsyncram_component|altsyncram_gpf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|exp12|speed:sp
address[0] => address[0].IN1
address[1] => address[1].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|exp12|speed:sp|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j7f1:auto_generated.address_a[0]
address_a[1] => altsyncram_j7f1:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j7f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j7f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j7f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_j7f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_j7f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_j7f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_j7f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_j7f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_j7f1:auto_generated.q_a[7]
q_a[8] <= altsyncram_j7f1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|exp12|speed:sp|altsyncram:altsyncram_component|altsyncram_j7f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|exp12|score:scor
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|exp12|score:scor|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gcf1:auto_generated.address_a[0]
address_a[1] => altsyncram_gcf1:auto_generated.address_a[1]
address_a[2] => altsyncram_gcf1:auto_generated.address_a[2]
address_a[3] => altsyncram_gcf1:auto_generated.address_a[3]
address_a[4] => altsyncram_gcf1:auto_generated.address_a[4]
address_a[5] => altsyncram_gcf1:auto_generated.address_a[5]
address_a[6] => altsyncram_gcf1:auto_generated.address_a[6]
address_a[7] => altsyncram_gcf1:auto_generated.address_a[7]
address_a[8] => altsyncram_gcf1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gcf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gcf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gcf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gcf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gcf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gcf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gcf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gcf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gcf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_gcf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_gcf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_gcf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_gcf1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|exp12|score:scor|altsyncram:altsyncram_component|altsyncram_gcf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|exp12|random:rand
clk_50 => clk_s.CLK
clk_50 => count[0].CLK
clk_50 => count[1].CLK
clk_50 => count[2].CLK
clk_50 => count[3].CLK
clk_50 => count[4].CLK
clk_50 => count[5].CLK
clk_50 => count[6].CLK
clk_50 => count[7].CLK
clk_50 => count[8].CLK
clk_50 => count[9].CLK
clk_50 => count[10].CLK
clk_50 => count[11].CLK
clk_50 => count[12].CLK
clk_50 => count[13].CLK
clk_50 => count[14].CLK
clk_50 => count[15].CLK
clk_50 => count[16].CLK
clk_50 => count[17].CLK
clk_50 => count[18].CLK
clk_50 => count[19].CLK
clk_50 => count[20].CLK
clk_50 => count[21].CLK
clk_50 => count[22].CLK
clk_50 => count[23].CLK
clk_50 => count[24].CLK
clk_50 => count[25].CLK
clk_50 => count[26].CLK
clk_50 => count[27].CLK
clk_50 => count[28].CLK
clk_50 => count[29].CLK
clk_50 => count[30].CLK
clk_50 => count[31].CLK
X[0] <= X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ASCII[0] <= ASCII[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ASCII[1] <= ASCII[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ASCII[2] <= ASCII[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ASCII[3] <= ASCII[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ASCII[4] <= ASCII[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ASCII[5] <= ASCII[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ASCII[6] <= ASCII[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ASCII[7] <= ASCII[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_h[0] <= t_h[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_h[1] <= t_h[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_h[2] <= t_h[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_h[3] <= t_h[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_l[0] <= t_l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_l[1] <= t_l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_l[2] <= t_l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_l[3] <= t_l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause => t_l[1]~reg0.ENA
pause => t_l[0]~reg0.ENA
pause => t_h[3]~reg0.ENA
pause => t_h[1]~reg0.ENA
pause => t_h[2]~reg0.ENA
pause => t_h[0]~reg0.ENA
pause => t_l[2]~reg0.ENA
pause => t_l[3]~reg0.ENA


