Analysis & Synthesis Status : Successful - Sat Sep 04 12:30:36 2021
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : Lab1RgstrSdv
Top-level Entity Name : Lab1RgstrSdv
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 0
    Dedicated logic registers : 8
Total registers : 8
Total pins : 11
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
