;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 05/04/2019 17:10:12
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x721D0000  	29213
0x0008	0x71F10000  	29169
0x000C	0x71F10000  	29169
0x0010	0x71F10000  	29169
0x0014	0x71F10000  	29169
0x0018	0x71F10000  	29169
0x001C	0x71F10000  	29169
0x0020	0x71F10000  	29169
0x0024	0x71F10000  	29169
0x0028	0x71F10000  	29169
0x002C	0x71F10000  	29169
0x0030	0x71F10000  	29169
0x0034	0x71F10000  	29169
0x0038	0x71F10000  	29169
0x003C	0x71F10000  	29169
0x0040	0x71F10000  	29169
0x0044	0x71F10000  	29169
0x0048	0x71F10000  	29169
0x004C	0x71F10000  	29169
0x0050	0x71F10000  	29169
0x0054	0x71F10000  	29169
0x0058	0x71F10000  	29169
0x005C	0x71F10000  	29169
0x0060	0x71F10000  	29169
0x0064	0x71F10000  	29169
0x0068	0x71F10000  	29169
0x006C	0x71F10000  	29169
0x0070	0x71F10000  	29169
0x0074	0x71F10000  	29169
0x0078	0x71F10000  	29169
0x007C	0x71F10000  	29169
0x0080	0x71F10000  	29169
0x0084	0x71F10000  	29169
0x0088	0x71F10000  	29169
0x008C	0x71F10000  	29169
0x0090	0x71F10000  	29169
0x0094	0x71F10000  	29169
0x0098	0x71F10000  	29169
0x009C	0x71F10000  	29169
0x00A0	0x71F10000  	29169
0x00A4	0x71F10000  	29169
0x00A8	0x71F10000  	29169
0x00AC	0x71F10000  	29169
0x00B0	0x71F10000  	29169
0x00B4	0x71F10000  	29169
0x00B8	0x71F10000  	29169
0x00BC	0x71F10000  	29169
0x00C0	0x71F10000  	29169
0x00C4	0x71F10000  	29169
0x00C8	0x71F10000  	29169
0x00CC	0x71F10000  	29169
0x00D0	0x71F10000  	29169
0x00D4	0x71F10000  	29169
0x00D8	0x71F10000  	29169
0x00DC	0x71F10000  	29169
0x00E0	0x71F10000  	29169
0x00E4	0x71F10000  	29169
0x00E8	0x71F10000  	29169
0x00EC	0x71F10000  	29169
0x00F0	0x71F10000  	29169
0x00F4	0x71F10000  	29169
0x00F8	0x71F10000  	29169
0x00FC	0x71F10000  	29169
0x0100	0x71F10000  	29169
0x0104	0x71F10000  	29169
0x0108	0x71F10000  	29169
0x010C	0x71F10000  	29169
0x0110	0x71F10000  	29169
0x0114	0x71F10000  	29169
0x0118	0x71F10000  	29169
0x011C	0x71F10000  	29169
0x0120	0x71F10000  	29169
0x0124	0x71F10000  	29169
0x0128	0x71F10000  	29169
0x012C	0x71F10000  	29169
0x0130	0x71F10000  	29169
0x0134	0x71F10000  	29169
0x0138	0x71F10000  	29169
0x013C	0x71F10000  	29169
0x0140	0x71F10000  	29169
0x0144	0x71F10000  	29169
0x0148	0x71F10000  	29169
0x014C	0x71F10000  	29169
0x0150	0x71F10000  	29169
0x0154	0x71F10000  	29169
0x0158	0x71F10000  	29169
0x015C	0x71F10000  	29169
0x0160	0x71F10000  	29169
0x0164	0x71F10000  	29169
0x0168	0x71F10000  	29169
0x016C	0x71F10000  	29169
0x0170	0x71F10000  	29169
0x0174	0x71F10000  	29169
0x0178	0x71F10000  	29169
0x017C	0x71F10000  	29169
0x0180	0x71F10000  	29169
0x0184	0x71F10000  	29169
0x0188	0x71F10000  	29169
0x018C	0x71F10000  	29169
0x0190	0x71F10000  	29169
0x0194	0x71F10000  	29169
0x0198	0x71F10000  	29169
0x019C	0x71F10000  	29169
0x01A0	0x71F10000  	29169
0x01A4	0x71F10000  	29169
0x01A8	0x71F10000  	29169
0x01AC	0x71F10000  	29169
0x01B0	0x71F10000  	29169
0x01B4	0x71F10000  	29169
0x01B8	0x71F10000  	29169
0x01BC	0x71F10000  	29169
0x01C0	0x71F10000  	29169
; end of ____SysVT
_main:
;DSP_Entrega1_SD.c, 547 :: 		void main()
0x721C	0xF000F82A  BL	29300
0x7220	0xF7FFFFD0  BL	29124
0x7224	0xF000FF26  BL	32884
0x7228	0xF7FFFFE6  BL	29176
0x722C	0xF000FEE2  BL	32756
;DSP_Entrega1_SD.c, 549 :: 		GPIO_Analog_Input(&GPIOA_BASE, _GPIO_PINMASK_0);                                           //   ??????
0x7230	0xF2400101  MOVW	R1, #1
0x7234	0x480D    LDR	R0, [PC, #52]
0x7236	0xF7FFFB7F  BL	_GPIO_Analog_Input+0
;DSP_Entrega1_SD.c, 550 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_0, _GPIO_CFG_MODE_ANALOG | _GPIO_CFG_PULL_NO);      //   ??????
0x723A	0xF04F0241  MOV	R2, #65
0x723E	0xF2400101  MOVW	R1, #1
0x7242	0x480A    LDR	R0, [PC, #40]
0x7244	0xF7FFF8C0  BL	_GPIO_Config+0
;DSP_Entrega1_SD.c, 553 :: 		InitPantalla();
0x7248	0xF7FFFF0E  BL	_InitPantalla+0
;DSP_Entrega1_SD.c, 554 :: 		InitializeObjects();
0x724C	0xF7FFFC92  BL	DSP_Entrega1_SD_InitializeObjects+0
;DSP_Entrega1_SD.c, 555 :: 		Init_MCU();
0x7250	0xF7FFFEFA  BL	_Init_MCU+0
;DSP_Entrega1_SD.c, 556 :: 		Init_Ext_Mem();
0x7254	0xF7FFFEB8  BL	_Init_Ext_Mem+0
;DSP_Entrega1_SD.c, 559 :: 		TFT_Set_Ext_Buffer(TFT_Get_Data);
0x7258	0x4805    LDR	R0, [PC, #20]
0x725A	0xF7FFFF47  BL	_TFT_Set_Ext_Buffer+0
;DSP_Entrega1_SD.c, 562 :: 		mensajesEst();
0x725E	0xF7FFFBEB  BL	_mensajesEst+0
;DSP_Entrega1_SD.c, 565 :: 		while(1){
L_main48:
;DSP_Entrega1_SD.c, 566 :: 		Proceso();
0x7262	0xF7FFFF4D  BL	_Proceso+0
;DSP_Entrega1_SD.c, 567 :: 		}
0x7266	0xE7FC    B	L_main48
;DSP_Entrega1_SD.c, 568 :: 		}
L_end_main:
L__main_end_loop:
0x7268	0xE7FE    B	L__main_end_loop
0x726A	0xBF00    NOP
0x726C	0x00004002  	GPIOA_BASE+0
0x7270	0x43550000  	_TFT_Get_Data+0
; end of _main
___CC2DW:
;__Lib_System_4XXHS.c, 44 :: 		
0x699C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 46 :: 		
L_loopDW:
;__Lib_System_4XXHS.c, 47 :: 		
0x699E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XXHS.c, 48 :: 		
0x69A2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XXHS.c, 49 :: 		
0x69A6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XXHS.c, 50 :: 		
0x69AA	0xD1F8    BNE	L_loopDW
;__Lib_System_4XXHS.c, 52 :: 		
L_end___CC2DW:
0x69AC	0xB001    ADD	SP, SP, #4
0x69AE	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XXHS.c, 86 :: 		
0x69B0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 88 :: 		
0x69B2	0xF04F0900  MOV	R9, #0
;__Lib_System_4XXHS.c, 89 :: 		
0x69B6	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XXHS.c, 90 :: 		
0x69BA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XXHS.c, 91 :: 		
0x69BE	0xDC04    BGT	L_loopFZs
;__Lib_System_4XXHS.c, 92 :: 		
0x69C0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XXHS.c, 93 :: 		
0x69C4	0xDB01    BLT	L_loopFZs
;__Lib_System_4XXHS.c, 94 :: 		
0x69C6	0x46D4    MOV	R12, R10
;__Lib_System_4XXHS.c, 95 :: 		
0x69C8	0x46EA    MOV	R10, SP
;__Lib_System_4XXHS.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XXHS.c, 97 :: 		
0x69CA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XXHS.c, 98 :: 		
0x69CE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XXHS.c, 99 :: 		
0x69D2	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XXHS.c, 100 :: 		
0x69D4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XXHS.c, 101 :: 		
0x69D8	0xDD05    BLE	L_norep
;__Lib_System_4XXHS.c, 102 :: 		
0x69DA	0x46E2    MOV	R10, R12
;__Lib_System_4XXHS.c, 103 :: 		
0x69DC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XXHS.c, 104 :: 		
0x69E0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XXHS.c, 105 :: 		
0x69E4	0xE7F1    B	L_loopFZs
;__Lib_System_4XXHS.c, 106 :: 		
L_norep:
;__Lib_System_4XXHS.c, 108 :: 		
L_end___FillZeros:
0x69E6	0xB001    ADD	SP, SP, #4
0x69E8	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Analog_Input:
;__Lib_GPIO_32F44x.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x6938	0xB081    SUB	SP, SP, #4
0x693A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F44x.c, 238 :: 		
0x693E	0xF04F0201  MOV	R2, #1
0x6942	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x6944	0xF7FFFD40  BL	_GPIO_Config+0
;__Lib_GPIO_32F44x.c, 239 :: 		
L_end_GPIO_Analog_Input:
0x6948	0xF8DDE000  LDR	LR, [SP, #0]
0x694C	0xB001    ADD	SP, SP, #4
0x694E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_GPIO_Config:
;__Lib_GPIO_32F44x.c, 71 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x63C8	0xB084    SUB	SP, SP, #16
0x63CA	0xF8CDE000  STR	LR, [SP, #0]
0x63CE	0xB28D    UXTH	R5, R1
0x63D0	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F44x.c, 72 :: 		
;__Lib_GPIO_32F44x.c, 73 :: 		
;__Lib_GPIO_32F44x.c, 77 :: 		
0x63D2	0x4B86    LDR	R3, [PC, #536]
0x63D4	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x63D8	0x461F    MOV	R7, R3
;__Lib_GPIO_32F44x.c, 79 :: 		
0x63DA	0x4618    MOV	R0, R3
0x63DC	0xF7FEFF2C  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F44x.c, 82 :: 		
0x63E0	0xF1B50FFF  CMP	R5, #255
0x63E4	0xD120    BNE	L_GPIO_Config20
;__Lib_GPIO_32F44x.c, 83 :: 		
0x63E6	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F44x.c, 84 :: 		
0x63E8	0x4B81    LDR	R3, [PC, #516]
0x63EA	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x63EE	0x4618    MOV	R0, R3
;__Lib_GPIO_32F44x.c, 85 :: 		
0x63F0	0x4B80    LDR	R3, [PC, #512]
0x63F2	0x429E    CMP	R6, R3
0x63F4	0xD114    BNE	L_GPIO_Config21
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F44x.c, 86 :: 		
0x63F6	0xF2455355  MOVW	R3, #21845
0x63FA	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F44x.c, 87 :: 		
0x63FE	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F44x.c, 88 :: 		
0x6400	0x1D3D    ADDS	R5, R7, #4
0x6402	0x682C    LDR	R4, [R5, #0]
0x6404	0xF06F03FF  MVN	R3, #255
0x6408	0xEA040303  AND	R3, R4, R3, LSL #0
0x640C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 89 :: 		
0x640E	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x6412	0x682C    LDR	R4, [R5, #0]
0x6414	0xF64F73FF  MOVW	R3, #65535
0x6418	0xEA440303  ORR	R3, R4, R3, LSL #0
0x641C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 90 :: 		
0x641E	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F44x.c, 91 :: 		
L_GPIO_Config21:
;__Lib_GPIO_32F44x.c, 92 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x6420	0x2E42    CMP	R6, #66
0x6422	0xD101    BNE	L_GPIO_Config22
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F44x.c, 93 :: 		
0x6424	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F44x.c, 94 :: 		
0x6426	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F44x.c, 95 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F44x.c, 96 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config20:
;__Lib_GPIO_32F44x.c, 98 :: 		
0x6428	0xF64F73FF  MOVW	R3, #65535
0x642C	0x429D    CMP	R5, R3
0x642E	0xD113    BNE	L_GPIO_Config23
;__Lib_GPIO_32F44x.c, 99 :: 		
0x6430	0x4B70    LDR	R3, [PC, #448]
0x6432	0x429E    CMP	R6, R3
0x6434	0xD10B    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F44x.c, 100 :: 		
0x6436	0xF04F3355  MOV	R3, #1431655765
0x643A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F44x.c, 101 :: 		
0x643C	0x1D3C    ADDS	R4, R7, #4
0x643E	0x2300    MOVS	R3, #0
0x6440	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F44x.c, 102 :: 		
0x6442	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x6446	0xF04F33FF  MOV	R3, #-1
0x644A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F44x.c, 103 :: 		
0x644C	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F44x.c, 104 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F44x.c, 105 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x644E	0x2E42    CMP	R6, #66
0x6450	0xD102    BNE	L_GPIO_Config25
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F44x.c, 106 :: 		
0x6452	0x2300    MOVS	R3, #0
0x6454	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F44x.c, 107 :: 		
0x6456	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F44x.c, 108 :: 		
L_GPIO_Config25:
;__Lib_GPIO_32F44x.c, 109 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config23:
;__Lib_GPIO_32F44x.c, 111 :: 		
0x6458	0xF0060301  AND	R3, R6, #1
0x645C	0xB10B    CBZ	R3, L_GPIO_Config26
;__Lib_GPIO_32F44x.c, 112 :: 		
; mode start address is: 0 (R0)
0x645E	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x6460	0xE00A    B	L_GPIO_Config27
L_GPIO_Config26:
;__Lib_GPIO_32F44x.c, 113 :: 		
0x6462	0xF0060308  AND	R3, R6, #8
0x6466	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F44x.c, 114 :: 		
; mode start address is: 0 (R0)
0x6468	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x646A	0xE005    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F44x.c, 115 :: 		
0x646C	0xF0060304  AND	R3, R6, #4
0x6470	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F44x.c, 116 :: 		
; mode start address is: 0 (R0)
0x6472	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x6474	0xE000    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F44x.c, 118 :: 		
; mode start address is: 0 (R0)
0x6476	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config27:
;__Lib_GPIO_32F44x.c, 120 :: 		
; mode start address is: 0 (R0)
0x6478	0xF4062301  AND	R3, R6, #528384
0x647C	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F44x.c, 121 :: 		
; speed start address is: 4 (R1)
0x647E	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x6480	0xE00A    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F44x.c, 122 :: 		
0x6482	0xF4066300  AND	R3, R6, #2048
0x6486	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F44x.c, 123 :: 		
; speed start address is: 4 (R1)
0x6488	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x648A	0xE005    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F44x.c, 124 :: 		
0x648C	0xF4066380  AND	R3, R6, #1024
0x6490	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F44x.c, 125 :: 		
; speed start address is: 4 (R1)
0x6492	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x6494	0xE000    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F44x.c, 127 :: 		
; speed start address is: 4 (R1)
0x6496	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config33:
;__Lib_GPIO_32F44x.c, 129 :: 		
; speed start address is: 4 (R1)
0x6498	0xF0060320  AND	R3, R6, #32
0x649C	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F44x.c, 130 :: 		
; otype start address is: 8 (R2)
0x649E	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x64A0	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F44x.c, 132 :: 		
; otype start address is: 8 (R2)
0x64A2	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config39:
;__Lib_GPIO_32F44x.c, 134 :: 		
; otype start address is: 8 (R2)
0x64A4	0xF4067380  AND	R3, R6, #256
0x64A8	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F44x.c, 135 :: 		
; pull start address is: 12 (R3)
0x64AA	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x64AC	0xE005    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F44x.c, 136 :: 		
0x64AE	0xF0060380  AND	R3, R6, #128
0x64B2	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F44x.c, 137 :: 		
; pull start address is: 12 (R3)
0x64B4	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x64B6	0xE000    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F44x.c, 139 :: 		
; pull start address is: 12 (R3)
0x64B8	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config43:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config41:
;__Lib_GPIO_32F44x.c, 143 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x64BA	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x64BE	0x9201    STR	R2, [SP, #4]
0x64C0	0xFA1FF985  UXTH	R9, R5
0x64C4	0x46B0    MOV	R8, R6
0x64C6	0x4606    MOV	R6, R0
0x64C8	0x4618    MOV	R0, R3
0x64CA	0x460A    MOV	R2, R1
0x64CC	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config44:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x64CE	0xF1BA0F10  CMP	R10, #16
0x64D2	0xF0808087  BCS	L_GPIO_Config45
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F44x.c, 145 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x64D6	0xF04F0301  MOV	R3, #1
0x64DA	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F44x.c, 147 :: 		
0x64DE	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F44x.c, 149 :: 		
0x64E2	0x42A3    CMP	R3, R4
0x64E4	0xF040807B  BNE	L_GPIO_Config47
;__Lib_GPIO_32F44x.c, 151 :: 		
0x64E8	0xEA4F044A  LSL	R4, R10, #1
0x64EC	0xF04F0303  MOV	R3, #3
0x64F0	0x40A3    LSLS	R3, R4
0x64F2	0x43DC    MVN	R4, R3
0x64F4	0x683B    LDR	R3, [R7, #0]
0x64F6	0x4023    ANDS	R3, R4
0x64F8	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F44x.c, 152 :: 		
0x64FA	0xEA4F034A  LSL	R3, R10, #1
0x64FE	0xFA06F403  LSL	R4, R6, R3
0x6502	0x683B    LDR	R3, [R7, #0]
0x6504	0x4323    ORRS	R3, R4
0x6506	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F44x.c, 154 :: 		
0x6508	0xF008030C  AND	R3, R8, #12
0x650C	0xB33B    CBZ	R3, L_GPIO_Config48
;__Lib_GPIO_32F44x.c, 157 :: 		
0x650E	0xF2070508  ADDW	R5, R7, #8
0x6512	0xEA4F044A  LSL	R4, R10, #1
0x6516	0xF04F0303  MOV	R3, #3
0x651A	0x40A3    LSLS	R3, R4
0x651C	0x43DC    MVN	R4, R3
0x651E	0x682B    LDR	R3, [R5, #0]
0x6520	0x4023    ANDS	R3, R4
0x6522	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 158 :: 		
0x6524	0xF2070508  ADDW	R5, R7, #8
0x6528	0xEA4F034A  LSL	R3, R10, #1
0x652C	0xFA02F403  LSL	R4, R2, R3
0x6530	0x682B    LDR	R3, [R5, #0]
0x6532	0x4323    ORRS	R3, R4
0x6534	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 161 :: 		
0x6536	0x1D3D    ADDS	R5, R7, #4
0x6538	0xFA1FF48A  UXTH	R4, R10
0x653C	0xF04F0301  MOV	R3, #1
0x6540	0x40A3    LSLS	R3, R4
0x6542	0x43DC    MVN	R4, R3
0x6544	0x682B    LDR	R3, [R5, #0]
0x6546	0x4023    ANDS	R3, R4
0x6548	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 162 :: 		
0x654A	0x1D3D    ADDS	R5, R7, #4
0x654C	0xFA1FF48A  UXTH	R4, R10
0x6550	0xB28B    UXTH	R3, R1
0x6552	0xFA03F404  LSL	R4, R3, R4
0x6556	0xB2A4    UXTH	R4, R4
0x6558	0x682B    LDR	R3, [R5, #0]
0x655A	0x4323    ORRS	R3, R4
0x655C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 163 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F44x.c, 166 :: 		
0x655E	0xF207050C  ADDW	R5, R7, #12
0x6562	0xFA1FF38A  UXTH	R3, R10
0x6566	0x005C    LSLS	R4, R3, #1
0x6568	0xB2A4    UXTH	R4, R4
0x656A	0xF04F0303  MOV	R3, #3
0x656E	0x40A3    LSLS	R3, R4
0x6570	0x43DC    MVN	R4, R3
0x6572	0x682B    LDR	R3, [R5, #0]
0x6574	0x4023    ANDS	R3, R4
0x6576	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 167 :: 		
0x6578	0xF207050C  ADDW	R5, R7, #12
0x657C	0xEA4F034A  LSL	R3, R10, #1
0x6580	0xFA00F403  LSL	R4, R0, R3
0x6584	0x682B    LDR	R3, [R5, #0]
0x6586	0x4323    ORRS	R3, R4
0x6588	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F44x.c, 169 :: 		
0x658A	0xF0080308  AND	R3, R8, #8
0x658E	0xB333    CBZ	R3, L_GPIO_Config49
;__Lib_GPIO_32F44x.c, 170 :: 		
0x6590	0xF4080370  AND	R3, R8, #15728640
0x6594	0x0D1B    LSRS	R3, R3, #20
0x6596	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F44x.c, 171 :: 		
0x659A	0xF1BA0F07  CMP	R10, #7
0x659E	0xD905    BLS	L_GPIO_Config50
;__Lib_GPIO_32F44x.c, 172 :: 		
0x65A0	0xF2070324  ADDW	R3, R7, #36
0x65A4	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F44x.c, 173 :: 		
0x65A6	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F44x.c, 174 :: 		
; pos end address is: 20 (R5)
0x65AA	0xE003    B	L_GPIO_Config51
L_GPIO_Config50:
;__Lib_GPIO_32F44x.c, 175 :: 		
0x65AC	0xF2070320  ADDW	R3, R7, #32
0x65B0	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F44x.c, 176 :: 		
; pos start address is: 20 (R5)
0x65B2	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F44x.c, 177 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F44x.c, 178 :: 		
; pos start address is: 20 (R5)
0x65B4	0x00AC    LSLS	R4, R5, #2
0x65B6	0xF04F030F  MOV	R3, #15
0x65BA	0x40A3    LSLS	R3, R4
0x65BC	0x43DC    MVN	R4, R3
0x65BE	0x9B02    LDR	R3, [SP, #8]
0x65C0	0x681B    LDR	R3, [R3, #0]
0x65C2	0xEA030404  AND	R4, R3, R4, LSL #0
0x65C6	0x9B02    LDR	R3, [SP, #8]
0x65C8	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F44x.c, 179 :: 		
0x65CA	0xF89D400C  LDRB	R4, [SP, #12]
0x65CE	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x65D0	0x409C    LSLS	R4, R3
0x65D2	0x9B02    LDR	R3, [SP, #8]
0x65D4	0x681B    LDR	R3, [R3, #0]
0x65D6	0xEA430404  ORR	R4, R3, R4, LSL #0
0x65DA	0x9B02    LDR	R3, [SP, #8]
0x65DC	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F44x.c, 180 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F44x.c, 182 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F44x.c, 143 :: 		
0x65DE	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F44x.c, 183 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x65E2	0xE774    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F44x.c, 184 :: 		
L_end_GPIO_Config:
0x65E4	0xF8DDE000  LDR	LR, [SP, #0]
0x65E8	0xB004    ADD	SP, SP, #16
0x65EA	0x4770    BX	LR
0x65EC	0xFC00FFFF  	#-1024
0x65F0	0x0000FFFF  	#-65536
0x65F4	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F44x.c, 25 :: 		
; gpio_port start address is: 0 (R0)
0x5238	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F44x.c, 27 :: 		
0x523A	0x491B    LDR	R1, [PC, #108]
0x523C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x5240	0x4608    MOV	R0, R1
;__Lib_GPIO_32F44x.c, 28 :: 		
; pos start address is: 8 (R2)
0x5242	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F44x.c, 29 :: 		
0x5244	0xE00F    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F44x.c, 30 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x5246	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x5248	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 31 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x524A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x524C	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 32 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x524E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x5250	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 33 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x5252	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x5254	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 34 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x5256	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x5258	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 35 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x525A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x525C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 36 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x525E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x5260	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 37 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x5262	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x5264	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F44x.c, 38 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x5266	0x4911    LDR	R1, [PC, #68]
0x5268	0x4288    CMP	R0, R1
0x526A	0xD0EC    BEQ	L_GPIO_Clk_Enable2
0x526C	0x4910    LDR	R1, [PC, #64]
0x526E	0x4288    CMP	R0, R1
0x5270	0xD0EB    BEQ	L_GPIO_Clk_Enable3
0x5272	0x4910    LDR	R1, [PC, #64]
0x5274	0x4288    CMP	R0, R1
0x5276	0xD0EA    BEQ	L_GPIO_Clk_Enable4
0x5278	0x490F    LDR	R1, [PC, #60]
0x527A	0x4288    CMP	R0, R1
0x527C	0xD0E9    BEQ	L_GPIO_Clk_Enable5
0x527E	0x490F    LDR	R1, [PC, #60]
0x5280	0x4288    CMP	R0, R1
0x5282	0xD0E8    BEQ	L_GPIO_Clk_Enable6
0x5284	0x490E    LDR	R1, [PC, #56]
0x5286	0x4288    CMP	R0, R1
0x5288	0xD0E7    BEQ	L_GPIO_Clk_Enable7
0x528A	0x490E    LDR	R1, [PC, #56]
0x528C	0x4288    CMP	R0, R1
0x528E	0xD0E6    BEQ	L_GPIO_Clk_Enable8
0x5290	0x490D    LDR	R1, [PC, #52]
0x5292	0x4288    CMP	R0, R1
0x5294	0xD0E5    BEQ	L_GPIO_Clk_Enable9
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x5296	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F44x.c, 40 :: 		
; pos start address is: 0 (R0)
0x5298	0x490C    LDR	R1, [PC, #48]
0x529A	0x6809    LDR	R1, [R1, #0]
0x529C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x52A0	0x490A    LDR	R1, [PC, #40]
0x52A2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F44x.c, 41 :: 		
L_end_GPIO_Clk_Enable:
0x52A4	0xB001    ADD	SP, SP, #4
0x52A6	0x4770    BX	LR
0x52A8	0xFC00FFFF  	#-1024
0x52AC	0x00004002  	#1073872896
0x52B0	0x04004002  	#1073873920
0x52B4	0x08004002  	#1073874944
0x52B8	0x0C004002  	#1073875968
0x52BC	0x10004002  	#1073876992
0x52C0	0x14004002  	#1073878016
0x52C4	0x18004002  	#1073879040
0x52C8	0x1C004002  	#1073880064
0x52CC	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_InitPantalla:
;DSP_Entrega1_SD.c, 308 :: 		void InitPantalla(){
0x7068	0xB081    SUB	SP, SP, #4
0x706A	0xF8CDE000  STR	LR, [SP, #0]
;DSP_Entrega1_SD.c, 310 :: 		_GPIO_PINMASK_8,_GPIO_CFG_MODE_OUTPUT | _GPIO_CFG_SPEED_2MHZ | _GPIO_CFG_OTYPE_PP);
0x706E	0xF44F7205  MOV	R2, #532
0x7072	0xF2407100  MOVW	R1, #1792
;DSP_Entrega1_SD.c, 309 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_9| _GPIO_PINMASK_10|
0x7076	0x4817    LDR	R0, [PC, #92]
;DSP_Entrega1_SD.c, 310 :: 		_GPIO_PINMASK_8,_GPIO_CFG_MODE_OUTPUT | _GPIO_CFG_SPEED_2MHZ | _GPIO_CFG_OTYPE_PP);
0x7078	0xF7FFF9A6  BL	_GPIO_Config+0
;DSP_Entrega1_SD.c, 313 :: 		_GPIO_PINMASK_10 ,_GPIO_CFG_MODE_OUTPUT | _GPIO_CFG_SPEED_2MHZ | _GPIO_CFG_OTYPE_PP);    //CAMBIAR 3 POR 6
0x707C	0xF44F7205  MOV	R2, #532
0x7080	0xF2404171  MOVW	R1, #1137
;DSP_Entrega1_SD.c, 312 :: 		GPIO_Config(&GPIOB_BASE, _GPIO_PINMASK_0 |_GPIO_PINMASK_4 | _GPIO_PINMASK_5 | _GPIO_PINMASK_6 |
0x7084	0x4814    LDR	R0, [PC, #80]
;DSP_Entrega1_SD.c, 313 :: 		_GPIO_PINMASK_10 ,_GPIO_CFG_MODE_OUTPUT | _GPIO_CFG_SPEED_2MHZ | _GPIO_CFG_OTYPE_PP);    //CAMBIAR 3 POR 6
0x7086	0xF7FFF99F  BL	_GPIO_Config+0
;DSP_Entrega1_SD.c, 316 :: 		_GPIO_CFG_SPEED_2MHZ | _GPIO_CFG_OTYPE_PP);
0x708A	0xF44F7205  MOV	R2, #532
;DSP_Entrega1_SD.c, 315 :: 		GPIO_Config(&GPIOC_BASE,_GPIO_PINMASK_1 | _GPIO_PINMASK_7 ,_GPIO_CFG_MODE_OUTPUT |
0x708E	0xF2400182  MOVW	R1, #130
0x7092	0x4812    LDR	R0, [PC, #72]
;DSP_Entrega1_SD.c, 316 :: 		_GPIO_CFG_SPEED_2MHZ | _GPIO_CFG_OTYPE_PP);
0x7094	0xF7FFF998  BL	_GPIO_Config+0
;DSP_Entrega1_SD.c, 319 :: 		_GPIO_PINMASK_9 | _GPIO_PINMASK_10 | _GPIO_PINMASK_8 );
0x7098	0xF2407113  MOVW	R1, #1811
;DSP_Entrega1_SD.c, 318 :: 		GPIO_Digital_Output(&GPIOA_BASE,_GPIO_PINMASK_0 |_GPIO_PINMASK_1 |_GPIO_PINMASK_4 |
0x709C	0x480D    LDR	R0, [PC, #52]
;DSP_Entrega1_SD.c, 319 :: 		_GPIO_PINMASK_9 | _GPIO_PINMASK_10 | _GPIO_PINMASK_8 );
0x709E	0xF7FFFB0F  BL	_GPIO_Digital_Output+0
;DSP_Entrega1_SD.c, 322 :: 		_GPIO_PINMASK_10);
0x70A2	0xF2404138  MOVW	R1, #1080
;DSP_Entrega1_SD.c, 321 :: 		GPIO_Digital_Output(&GPIOB_BASE,_GPIO_PINMASK_3 | _GPIO_PINMASK_4 | _GPIO_PINMASK_5 |
0x70A6	0x480C    LDR	R0, [PC, #48]
;DSP_Entrega1_SD.c, 322 :: 		_GPIO_PINMASK_10);
0x70A8	0xF7FFFB0A  BL	_GPIO_Digital_Output+0
;DSP_Entrega1_SD.c, 324 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_7);
0x70AC	0xF2400180  MOVW	R1, #128
0x70B0	0x480A    LDR	R0, [PC, #40]
0x70B2	0xF7FFFB05  BL	_GPIO_Digital_Output+0
;DSP_Entrega1_SD.c, 326 :: 		TFT_Set_Active(&TFT_Set_Index_Custom, &TFT_Write_Command_Custom, &TFT_Write_Data_Custom);
0x70B6	0x4A0A    LDR	R2, [PC, #40]
0x70B8	0x490A    LDR	R1, [PC, #40]
0x70BA	0x480B    LDR	R0, [PC, #44]
0x70BC	0xF7FFFB0E  BL	_TFT_Set_Active+0
;DSP_Entrega1_SD.c, 327 :: 		TFT_Init_ILI9341_8bit_Custom(320, 240);
0x70C0	0x21F0    MOVS	R1, #240
0x70C2	0xF2401040  MOVW	R0, #320
0x70C6	0xF7FFFB87  BL	_TFT_Init_ILI9341_8bit_Custom+0
;DSP_Entrega1_SD.c, 328 :: 		}
L_end_InitPantalla:
0x70CA	0xF8DDE000  LDR	LR, [SP, #0]
0x70CE	0xB001    ADD	SP, SP, #4
0x70D0	0x4770    BX	LR
0x70D2	0xBF00    NOP
0x70D4	0x00004002  	GPIOA_BASE+0
0x70D8	0x04004002  	GPIOB_BASE+0
0x70DC	0x08004002  	GPIOC_BASE+0
0x70E0	0x46150000  	_TFT_Write_Data_Custom+0
0x70E4	0x34CD0000  	_TFT_Write_Command_Custom+0
0x70E8	0x35B50000  	_TFT_Set_Index_Custom+0
; end of _InitPantalla
_GPIO_Digital_Output:
;__Lib_GPIO_32F44x.c, 229 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x66C0	0xB081    SUB	SP, SP, #4
0x66C2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F44x.c, 230 :: 		
0x66C6	0x4A04    LDR	R2, [PC, #16]
0x66C8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x66CA	0xF7FFFE7D  BL	_GPIO_Config+0
;__Lib_GPIO_32F44x.c, 231 :: 		
L_end_GPIO_Digital_Output:
0x66CE	0xF8DDE000  LDR	LR, [SP, #0]
0x66D2	0xB001    ADD	SP, SP, #4
0x66D4	0x4770    BX	LR
0x66D6	0xBF00    NOP
0x66D8	0x00140008  	#524308
; end of _GPIO_Digital_Output
_TFT_Set_Active:
;__Lib_TFT.c, 160 :: 		
; Write_Data_Ptr start address is: 8 (R2)
; Write_Command_Ptr start address is: 4 (R1)
; Set_Index_Ptr start address is: 0 (R0)
0x66DC	0xB081    SUB	SP, SP, #4
; Write_Data_Ptr end address is: 8 (R2)
; Write_Command_Ptr end address is: 4 (R1)
; Set_Index_Ptr end address is: 0 (R0)
; Set_Index_Ptr start address is: 0 (R0)
; Write_Command_Ptr start address is: 4 (R1)
; Write_Data_Ptr start address is: 8 (R2)
;__Lib_TFT.c, 161 :: 		
0x66DE	0x4B05    LDR	R3, [PC, #20]
0x66E0	0x6018    STR	R0, [R3, #0]
; Set_Index_Ptr end address is: 0 (R0)
;__Lib_TFT.c, 162 :: 		
0x66E2	0x4B05    LDR	R3, [PC, #20]
0x66E4	0x6019    STR	R1, [R3, #0]
; Write_Command_Ptr end address is: 4 (R1)
;__Lib_TFT.c, 163 :: 		
0x66E6	0x4B05    LDR	R3, [PC, #20]
0x66E8	0x601A    STR	R2, [R3, #0]
; Write_Data_Ptr end address is: 8 (R2)
;__Lib_TFT.c, 164 :: 		
0x66EA	0x2401    MOVS	R4, #1
0x66EC	0x4B04    LDR	R3, [PC, #16]
0x66EE	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 165 :: 		
L_end_TFT_Set_Active:
0x66F0	0xB001    ADD	SP, SP, #4
0x66F2	0x4770    BX	LR
0x66F4	0x074C2000  	_TFT_Set_Index_Ptr+0
0x66F8	0x07502000  	_TFT_Write_Command_Ptr+0
0x66FC	0x07182000  	_TFT_Write_Data_Ptr+0
0x6700	0x00B82000  	__Lib_TFT_Ptr_Set+0
; end of _TFT_Set_Active
_TFT_Init_ILI9341_8bit_Custom:
;__Lib_TFT_Defs.c, 2418 :: 		void TFT_Init_ILI9341_8bit_Custom(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x67D8	0xB081    SUB	SP, SP, #4
0x67DA	0xF8CDE000  STR	LR, [SP, #0]
0x67DE	0xB28C    UXTH	R4, R1
0x67E0	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2419 :: 		__controller = _8BIT_CONTROLLER;
0x67E2	0xF24003FF  MOVW	R3, #255
0x67E6	0x4A23    LDR	R2, [PC, #140]
0x67E8	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2420 :: 		if (Is_TFT_Set() != 1) {
0x67EA	0xF7FEFE05  BL	_Is_TFT_Set+0
0x67EE	0x2801    CMP	R0, #1
0x67F0	0xD008    BEQ	L_TFT_Init_ILI9341_8bit_Custom138
;__Lib_TFT_Defs.c, 2421 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x67F2	0x4B21    LDR	R3, [PC, #132]
0x67F4	0x4A21    LDR	R2, [PC, #132]
0x67F6	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2422 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x67F8	0x4B21    LDR	R3, [PC, #132]
0x67FA	0x4A22    LDR	R2, [PC, #136]
0x67FC	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2423 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x67FE	0x4B22    LDR	R3, [PC, #136]
0x6800	0x4A22    LDR	R2, [PC, #136]
0x6802	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2424 :: 		}
L_TFT_Init_ILI9341_8bit_Custom138:
;__Lib_TFT_Defs.c, 2426 :: 		TFT_DISP_WIDTH = display_width;
0x6804	0x4A22    LDR	R2, [PC, #136]
0x6806	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2427 :: 		TFT_DISP_HEIGHT = display_height;
0x6808	0x4A22    LDR	R2, [PC, #136]
0x680A	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2428 :: 		if (display_width >= display_height)
0x680C	0x42A1    CMP	R1, R4
0x680E	0xD303    BCC	L_TFT_Init_ILI9341_8bit_Custom139
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2429 :: 		TFT_Disp_Rotation = 0;
0x6810	0x2300    MOVS	R3, #0
0x6812	0x4A21    LDR	R2, [PC, #132]
0x6814	0x7013    STRB	R3, [R2, #0]
0x6816	0xE002    B	L_TFT_Init_ILI9341_8bit_Custom140
L_TFT_Init_ILI9341_8bit_Custom139:
;__Lib_TFT_Defs.c, 2431 :: 		TFT_Disp_Rotation = 90;
0x6818	0x235A    MOVS	R3, #90
0x681A	0x4A1F    LDR	R2, [PC, #124]
0x681C	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit_Custom140:
;__Lib_TFT_Defs.c, 2433 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x681E	0x2101    MOVS	R1, #1
0x6820	0xF2400000  MOVW	R0, #0
0x6824	0xF7FEFDF0  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2434 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x6828	0x2300    MOVS	R3, #0
0x682A	0x2200    MOVS	R2, #0
0x682C	0xB408    PUSH	(R3)
0x682E	0xB404    PUSH	(R2)
0x6830	0x2300    MOVS	R3, #0
0x6832	0x2200    MOVS	R2, #0
0x6834	0x2100    MOVS	R1, #0
0x6836	0x2000    MOVS	R0, #0
0x6838	0xF7FEFDB2  BL	_TFT_Set_Brush+0
0x683C	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2436 :: 		TFT_Move_Cursor(0, 0);
0x683E	0x2100    MOVS	R1, #0
0x6840	0x2000    MOVS	R0, #0
0x6842	0xF7FEFDCD  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2437 :: 		ExternalFontSet = 0;
0x6846	0x2300    MOVS	R3, #0
0x6848	0x4A14    LDR	R2, [PC, #80]
0x684A	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2439 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x684C	0xF7FFF8FC  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x6850	0x4A13    LDR	R2, [PC, #76]
0x6852	0x4290    CMP	R0, R2
0x6854	0xD105    BNE	L_TFT_Init_ILI9341_8bit_Custom141
;__Lib_TFT_Defs.c, 2441 :: 		TFT_Reset_ST7789V();
0x6856	0xF7FFF949  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2442 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x685A	0x4B12    LDR	R3, [PC, #72]
0x685C	0x4A12    LDR	R2, [PC, #72]
0x685E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2443 :: 		} else {
0x6860	0xE004    B	L_TFT_Init_ILI9341_8bit_Custom142
L_TFT_Init_ILI9341_8bit_Custom141:
;__Lib_TFT_Defs.c, 2445 :: 		TFT_Reset_ILI9341();
0x6862	0xF7FEFDDD  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2446 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x6866	0x4B11    LDR	R3, [PC, #68]
0x6868	0x4A0F    LDR	R2, [PC, #60]
0x686A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2447 :: 		}
L_TFT_Init_ILI9341_8bit_Custom142:
;__Lib_TFT_Defs.c, 2453 :: 		}
L_end_TFT_Init_ILI9341_8bit_Custom:
0x686C	0xF8DDE000  LDR	LR, [SP, #0]
0x6870	0xB001    ADD	SP, SP, #4
0x6872	0x4770    BX	LR
0x6874	0x00BC2000  	__Lib_TFT_Defs___controller+0
0x6878	0x35810000  	_TFT_Set_Index+0
0x687C	0x074C2000  	_TFT_Set_Index_Ptr+0
0x6880	0x3A2D0000  	_TFT_Write_Command+0
0x6884	0x07502000  	_TFT_Write_Command_Ptr+0
0x6888	0x4FDD0000  	_TFT_Write_Data+0
0x688C	0x07182000  	_TFT_Write_Data_Ptr+0
0x6890	0x06AA2000  	_TFT_DISP_WIDTH+0
0x6894	0x070C2000  	_TFT_DISP_HEIGHT+0
0x6898	0x00BE2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x689C	0x07382000  	_ExternalFontSet+0
0x68A0	0x85005285  	#1384482048
0x68A4	0x4E490000  	_TFT_Set_Address_SST7715R+0
0x68A8	0x07142000  	_TFT_Set_Address_Ptr+0
0x68AC	0x4A6D0000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit_Custom
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x53F8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x53FA	0x4802    LDR	R0, [PC, #8]
0x53FC	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x53FE	0xB001    ADD	SP, SP, #4
0x5400	0x4770    BX	LR
0x5402	0xBF00    NOP
0x5404	0x00B82000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x5408	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x540A	0x4A03    LDR	R2, [PC, #12]
0x540C	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x540E	0x4A03    LDR	R2, [PC, #12]
0x5410	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x5412	0xB001    ADD	SP, SP, #4
0x5414	0x4770    BX	LR
0x5416	0xBF00    NOP
0x5418	0x073A2000  	__Lib_TFT_PenColor+0
0x541C	0x07392000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x53A0	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x53A2	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x53A6	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x53AA	0x4C07    LDR	R4, [PC, #28]
0x53AC	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x53AE	0x4C07    LDR	R4, [PC, #28]
0x53B0	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x53B2	0x4C07    LDR	R4, [PC, #28]
0x53B4	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x53B6	0x4C07    LDR	R4, [PC, #28]
0x53B8	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x53BA	0x4C07    LDR	R4, [PC, #28]
0x53BC	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x53BE	0x4C07    LDR	R4, [PC, #28]
0x53C0	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x53C2	0xB001    ADD	SP, SP, #4
0x53C4	0x4770    BX	LR
0x53C6	0xBF00    NOP
0x53C8	0x07402000  	__Lib_TFT_BrushEnabled+0
0x53CC	0x07422000  	__Lib_TFT_BrushColor+0
0x53D0	0x07412000  	__Lib_TFT_GradientEnabled+0
0x53D4	0x07442000  	__Lib_TFT_GradientOrientation+0
0x53D8	0x07462000  	__Lib_TFT_GradColorFrom+0
0x53DC	0x07482000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x53E0	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x53E2	0x4A03    LDR	R2, [PC, #12]
0x53E4	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x53E6	0x4A03    LDR	R2, [PC, #12]
0x53E8	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x53EA	0xB001    ADD	SP, SP, #4
0x53EC	0x4770    BX	LR
0x53EE	0xBF00    NOP
0x53F0	0x07342000  	__Lib_TFT_x_cord+0
0x53F4	0x07302000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x5A48	0xB082    SUB	SP, SP, #8
0x5A4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x5A4E	0xF04F0000  MOV	R0, #0
0x5A52	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x5A54	0xF7FDFF48  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x5A58	0xF7FDFFA8  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x5A5C	0x2101    MOVS	R1, #1
0x5A5E	0xB249    SXTB	R1, R1
0x5A60	0x481F    LDR	R0, [PC, #124]
0x5A62	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x5A64	0xF2423753  MOVW	R7, #9043
0x5A68	0xF2C00708  MOVT	R7, #8
0x5A6C	0xBF00    NOP
0x5A6E	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x5A70	0x1E7F    SUBS	R7, R7, #1
0x5A72	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x5A74	0xBF00    NOP
0x5A76	0xBF00    NOP
0x5A78	0xBF00    NOP
0x5A7A	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x5A7C	0x2100    MOVS	R1, #0
0x5A7E	0xB249    SXTB	R1, R1
0x5A80	0x4818    LDR	R0, [PC, #96]
0x5A82	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x5A84	0x2004    MOVS	R0, #4
0x5A86	0x4C18    LDR	R4, [PC, #96]
0x5A88	0x6824    LDR	R4, [R4, #0]
0x5A8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x5A8C	0xF7FDFBCA  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x5A90	0xF7FDFBDE  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x5A94	0xF7FDFBDC  BL	__Lib_TFT_Defs_Read_From_Port+0
0x5A98	0xF00000FF  AND	R0, R0, #255
0x5A9C	0xB280    UXTH	R0, R0
0x5A9E	0x0201    LSLS	R1, R0, #8
0x5AA0	0x9801    LDR	R0, [SP, #4]
0x5AA2	0x4308    ORRS	R0, R1
0x5AA4	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x5AA6	0xF7FDFBD3  BL	__Lib_TFT_Defs_Read_From_Port+0
0x5AAA	0xF00000FF  AND	R0, R0, #255
0x5AAE	0xB280    UXTH	R0, R0
0x5AB0	0x0401    LSLS	R1, R0, #16
0x5AB2	0x9801    LDR	R0, [SP, #4]
0x5AB4	0x4308    ORRS	R0, R1
0x5AB6	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x5AB8	0xF7FDFBCA  BL	__Lib_TFT_Defs_Read_From_Port+0
0x5ABC	0xF00000FF  AND	R0, R0, #255
0x5AC0	0xB280    UXTH	R0, R0
0x5AC2	0x0601    LSLS	R1, R0, #24
0x5AC4	0x9801    LDR	R0, [SP, #4]
0x5AC6	0x4308    ORRS	R0, R1
0x5AC8	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x5ACA	0x2101    MOVS	R1, #1
0x5ACC	0xB249    SXTB	R1, R1
0x5ACE	0x4805    LDR	R0, [PC, #20]
0x5AD0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x5AD2	0xF7FDFF6B  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x5AD6	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x5AD8	0xF8DDE000  LDR	LR, [SP, #0]
0x5ADC	0xB002    ADD	SP, SP, #8
0x5ADE	0x4770    BX	LR
0x5AE0	0x02844241  	TFT_RST+0
0x5AE4	0x82804240  	TFT_CS+0
0x5AE8	0x074C2000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index_Custom:
;DSP_Entrega1_SD.c, 331 :: 		void TFT_Set_Index_Custom(unsigned short index) {
; index start address is: 0 (R0)
0x35B4	0xB2C2    UXTB	R2, R0
; index end address is: 0 (R0)
; index start address is: 8 (R2)
;DSP_Entrega1_SD.c, 333 :: 		TFT_RS = 0;
0x35B6	0x2300    MOVS	R3, #0
0x35B8	0xB25B    SXTB	R3, R3
0x35BA	0x4920    LDR	R1, [PC, #128]
0x35BC	0x600B    STR	R3, [R1, #0]
;DSP_Entrega1_SD.c, 338 :: 		temp = index;
; temp start address is: 0 (R0)
0x35BE	0xB2D0    UXTB	R0, R2
; index end address is: 8 (R2)
;DSP_Entrega1_SD.c, 339 :: 		TFT_DataPort_B0 = ((temp & 0x01) >> 0 );
0x35C0	0xF0000201  AND	R2, R0, #1
0x35C4	0xB292    UXTH	R2, R2
0x35C6	0x491E    LDR	R1, [PC, #120]
0x35C8	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 340 :: 		TFT_DataPort_B1 = ((temp & 0x02) >> 1 );
0x35CA	0xF0000102  AND	R1, R0, #2
0x35CE	0xB289    UXTH	R1, R1
0x35D0	0x084A    LSRS	R2, R1, #1
0x35D2	0xB292    UXTH	R2, R2
0x35D4	0x491B    LDR	R1, [PC, #108]
0x35D6	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 341 :: 		TFT_DataPort_B2 = ((temp & 0x04) >> 2 );
0x35D8	0xF0000104  AND	R1, R0, #4
0x35DC	0xB289    UXTH	R1, R1
0x35DE	0x088A    LSRS	R2, R1, #2
0x35E0	0xB292    UXTH	R2, R2
0x35E2	0x4919    LDR	R1, [PC, #100]
0x35E4	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 342 :: 		TFT_DataPort_B3 = ((temp & 0x08) >> 3 );
0x35E6	0xF0000108  AND	R1, R0, #8
0x35EA	0xB289    UXTH	R1, R1
0x35EC	0x08CA    LSRS	R2, R1, #3
0x35EE	0xB292    UXTH	R2, R2
0x35F0	0x4916    LDR	R1, [PC, #88]
0x35F2	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 343 :: 		TFT_DataPort_B4 = ((temp & 0x10) >> 4 );
0x35F4	0xF0000110  AND	R1, R0, #16
0x35F8	0xB289    UXTH	R1, R1
0x35FA	0x090A    LSRS	R2, R1, #4
0x35FC	0xB292    UXTH	R2, R2
0x35FE	0x4914    LDR	R1, [PC, #80]
0x3600	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 344 :: 		TFT_DataPort_B5 = ((temp & 0x20) >> 5 );
0x3602	0xF0000120  AND	R1, R0, #32
0x3606	0xB289    UXTH	R1, R1
0x3608	0x094A    LSRS	R2, R1, #5
0x360A	0xB292    UXTH	R2, R2
0x360C	0x4911    LDR	R1, [PC, #68]
0x360E	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 345 :: 		TFT_DataPort_B6 = ((temp & 0x40) >> 6 );
0x3610	0xF0000140  AND	R1, R0, #64
0x3614	0xB289    UXTH	R1, R1
0x3616	0x098A    LSRS	R2, R1, #6
0x3618	0xB292    UXTH	R2, R2
0x361A	0x490F    LDR	R1, [PC, #60]
0x361C	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 346 :: 		TFT_DataPort_B7 = ((temp & 0x80) >> 7 );
0x361E	0xF0000180  AND	R1, R0, #128
0x3622	0xB289    UXTH	R1, R1
; temp end address is: 0 (R0)
0x3624	0x09CA    LSRS	R2, R1, #7
0x3626	0xB292    UXTH	R2, R2
0x3628	0x490C    LDR	R1, [PC, #48]
0x362A	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 348 :: 		TFT_WR = 0;
0x362C	0x490C    LDR	R1, [PC, #48]
0x362E	0x600B    STR	R3, [R1, #0]
;DSP_Entrega1_SD.c, 349 :: 		asm nop;
0x3630	0xBF00    NOP
;DSP_Entrega1_SD.c, 350 :: 		TFT_WR = 1;
0x3632	0x2201    MOVS	R2, #1
0x3634	0xB252    SXTB	R2, R2
0x3636	0x490A    LDR	R1, [PC, #40]
0x3638	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 351 :: 		}
L_end_TFT_Set_Index_Custom:
0x363A	0x4770    BX	LR
0x363C	0x02904240  	GPIOA_ODR+0
0x3640	0x02A44240  	GPIOA_ODR+0
0x3644	0x029C4241  	GPIOC_ODR+0
0x3648	0x02A84240  	GPIOA_ODR+0
0x364C	0x82984240  	GPIOB_ODR+0
0x3650	0x82944240  	GPIOB_ODR+0
0x3654	0x82904240  	GPIOB_ODR+0
0x3658	0x82A84240  	GPIOB_ODR+0
0x365C	0x02A04240  	GPIOA_ODR+0
0x3660	0x02844240  	GPIOA_ODR+0
; end of _TFT_Set_Index_Custom
_TFT_Write_Command_Custom:
;DSP_Entrega1_SD.c, 352 :: 		void TFT_Write_Command_Custom(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x34CC	0xB2C3    UXTB	R3, R0
; cmd end address is: 0 (R0)
; cmd start address is: 12 (R3)
;DSP_Entrega1_SD.c, 354 :: 		TFT_RS = 1;
0x34CE	0x2201    MOVS	R2, #1
0x34D0	0xB252    SXTB	R2, R2
0x34D2	0x4921    LDR	R1, [PC, #132]
0x34D4	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 359 :: 		temp = cmd;
; temp start address is: 0 (R0)
0x34D6	0xB2D8    UXTB	R0, R3
; cmd end address is: 12 (R3)
;DSP_Entrega1_SD.c, 360 :: 		TFT_DataPort_B0 = ((temp & 0x01) >> 0 );
0x34D8	0xF0000201  AND	R2, R0, #1
0x34DC	0xB292    UXTH	R2, R2
0x34DE	0x491F    LDR	R1, [PC, #124]
0x34E0	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 361 :: 		TFT_DataPort_B1 = ((temp & 0x02) >> 1 );
0x34E2	0xF0000102  AND	R1, R0, #2
0x34E6	0xB289    UXTH	R1, R1
0x34E8	0x084A    LSRS	R2, R1, #1
0x34EA	0xB292    UXTH	R2, R2
0x34EC	0x491C    LDR	R1, [PC, #112]
0x34EE	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 362 :: 		TFT_DataPort_B2 = ((temp & 0x04) >> 2 );
0x34F0	0xF0000104  AND	R1, R0, #4
0x34F4	0xB289    UXTH	R1, R1
0x34F6	0x088A    LSRS	R2, R1, #2
0x34F8	0xB292    UXTH	R2, R2
0x34FA	0x491A    LDR	R1, [PC, #104]
0x34FC	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 363 :: 		TFT_DataPort_B3 = ((temp & 0x08) >> 3 );
0x34FE	0xF0000108  AND	R1, R0, #8
0x3502	0xB289    UXTH	R1, R1
0x3504	0x08CA    LSRS	R2, R1, #3
0x3506	0xB292    UXTH	R2, R2
0x3508	0x4917    LDR	R1, [PC, #92]
0x350A	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 364 :: 		TFT_DataPort_B4 = ((temp & 0x10) >> 4 );
0x350C	0xF0000110  AND	R1, R0, #16
0x3510	0xB289    UXTH	R1, R1
0x3512	0x090A    LSRS	R2, R1, #4
0x3514	0xB292    UXTH	R2, R2
0x3516	0x4915    LDR	R1, [PC, #84]
0x3518	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 365 :: 		TFT_DataPort_B5 = ((temp & 0x20) >> 5 );
0x351A	0xF0000120  AND	R1, R0, #32
0x351E	0xB289    UXTH	R1, R1
0x3520	0x094A    LSRS	R2, R1, #5
0x3522	0xB292    UXTH	R2, R2
0x3524	0x4912    LDR	R1, [PC, #72]
0x3526	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 366 :: 		TFT_DataPort_B6 = ((temp & 0x40) >> 6 );
0x3528	0xF0000140  AND	R1, R0, #64
0x352C	0xB289    UXTH	R1, R1
0x352E	0x098A    LSRS	R2, R1, #6
0x3530	0xB292    UXTH	R2, R2
0x3532	0x4910    LDR	R1, [PC, #64]
0x3534	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 367 :: 		TFT_DataPort_B7 = ((temp & 0x80) >> 7 );
0x3536	0xF0000180  AND	R1, R0, #128
0x353A	0xB289    UXTH	R1, R1
; temp end address is: 0 (R0)
0x353C	0x09CA    LSRS	R2, R1, #7
0x353E	0xB292    UXTH	R2, R2
0x3540	0x490D    LDR	R1, [PC, #52]
0x3542	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 369 :: 		TFT_WR = 0;
0x3544	0x2200    MOVS	R2, #0
0x3546	0xB252    SXTB	R2, R2
0x3548	0x490C    LDR	R1, [PC, #48]
0x354A	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 370 :: 		asm nop;
0x354C	0xBF00    NOP
;DSP_Entrega1_SD.c, 371 :: 		TFT_WR = 1;
0x354E	0x2201    MOVS	R2, #1
0x3550	0xB252    SXTB	R2, R2
0x3552	0x490A    LDR	R1, [PC, #40]
0x3554	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 372 :: 		}
L_end_TFT_Write_Command_Custom:
0x3556	0x4770    BX	LR
0x3558	0x02904240  	GPIOA_ODR+0
0x355C	0x02A44240  	GPIOA_ODR+0
0x3560	0x029C4241  	GPIOC_ODR+0
0x3564	0x02A84240  	GPIOA_ODR+0
0x3568	0x82984240  	GPIOB_ODR+0
0x356C	0x82944240  	GPIOB_ODR+0
0x3570	0x82904240  	GPIOB_ODR+0
0x3574	0x82A84240  	GPIOB_ODR+0
0x3578	0x02A04240  	GPIOA_ODR+0
0x357C	0x02844240  	GPIOA_ODR+0
; end of _TFT_Write_Command_Custom
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x3580	0xB081    SUB	SP, SP, #4
0x3582	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x3586	0x2200    MOVS	R2, #0
0x3588	0xB252    SXTB	R2, R2
0x358A	0x4908    LDR	R1, [PC, #32]
0x358C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x358E	0xF7FFFC35  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x3592	0x2200    MOVS	R2, #0
0x3594	0xB252    SXTB	R2, R2
0x3596	0x4906    LDR	R1, [PC, #24]
0x3598	0x600A    STR	R2, [R1, #0]
0x359A	0xBF00    NOP
0x359C	0x2201    MOVS	R2, #1
0x359E	0xB252    SXTB	R2, R2
0x35A0	0x4903    LDR	R1, [PC, #12]
0x35A2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x35A4	0xF8DDE000  LDR	LR, [SP, #0]
0x35A8	0xB001    ADD	SP, SP, #4
0x35AA	0x4770    BX	LR
0x35AC	0x02904240  	TFT_RS+0
0x35B0	0x02844240  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x2DFC	0x4A04    LDR	R2, [PC, #16]
0x2DFE	0x8811    LDRH	R1, [R2, #0]
0x2E00	0xF401417F  AND	R1, R1, #65280
0x2E04	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x2E06	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x2E0A	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x2E0C	0x4770    BX	LR
0x2E0E	0xBF00    NOP
0x2E10	0x10144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x3A2C	0xB081    SUB	SP, SP, #4
0x3A2E	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x3A32	0x2201    MOVS	R2, #1
0x3A34	0xB252    SXTB	R2, R2
0x3A36	0x4908    LDR	R1, [PC, #32]
0x3A38	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x3A3A	0xF7FFF9DF  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x3A3E	0x2200    MOVS	R2, #0
0x3A40	0xB252    SXTB	R2, R2
0x3A42	0x4906    LDR	R1, [PC, #24]
0x3A44	0x600A    STR	R2, [R1, #0]
0x3A46	0xBF00    NOP
0x3A48	0x2201    MOVS	R2, #1
0x3A4A	0xB252    SXTB	R2, R2
0x3A4C	0x4903    LDR	R1, [PC, #12]
0x3A4E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x3A50	0xF8DDE000  LDR	LR, [SP, #0]
0x3A54	0xB001    ADD	SP, SP, #4
0x3A56	0x4770    BX	LR
0x3A58	0x02904240  	TFT_RS+0
0x3A5C	0x02844240  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3239 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x3A60	0xB081    SUB	SP, SP, #4
0x3A62	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3240 :: 		Delay_1us(); Delay_1us();
0x3A66	0xF7FFF9BB  BL	_Delay_1us+0
0x3A6A	0xF7FFF9B9  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3241 :: 		TFT_CS = 0;
0x3A6E	0x2300    MOVS	R3, #0
0x3A70	0xB25B    SXTB	R3, R3
0x3A72	0x490B    LDR	R1, [PC, #44]
0x3A74	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3242 :: 		TFT_RD = 1;
0x3A76	0x2201    MOVS	R2, #1
0x3A78	0xB252    SXTB	R2, R2
0x3A7A	0x490A    LDR	R1, [PC, #40]
0x3A7C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3243 :: 		TFT_RS = 0;
0x3A7E	0x490A    LDR	R1, [PC, #40]
0x3A80	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3244 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x3A82	0xF7FFF9BB  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3245 :: 		TFT_WR = 0;
0x3A86	0x2200    MOVS	R2, #0
0x3A88	0xB252    SXTB	R2, R2
0x3A8A	0x4908    LDR	R1, [PC, #32]
0x3A8C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3246 :: 		TFT_WR = 1;
0x3A8E	0x2201    MOVS	R2, #1
0x3A90	0xB252    SXTB	R2, R2
0x3A92	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3247 :: 		TFT_CS = 1;
0x3A94	0x4902    LDR	R1, [PC, #8]
0x3A96	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3248 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x3A98	0xF8DDE000  LDR	LR, [SP, #0]
0x3A9C	0xB001    ADD	SP, SP, #4
0x3A9E	0x4770    BX	LR
0x3AA0	0x82804240  	TFT_CS+0
0x3AA4	0x02804240  	TFT_RD+0
0x3AA8	0x02904240  	TFT_RS+0
0x3AAC	0x02844240  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x2DE0	0xF2400703  MOVW	R7, #3
0x2DE4	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x2DE8	0x1E7F    SUBS	R7, R7, #1
0x2DEA	0xD1FD    BNE	L_Delay_1us0
0x2DEC	0xBF00    NOP
0x2DEE	0xBF00    NOP
0x2DF0	0xBF00    NOP
0x2DF2	0xBF00    NOP
0x2DF4	0xBF00    NOP
0x2DF6	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x2DF8	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3254 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x39DC	0xB081    SUB	SP, SP, #4
0x39DE	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3255 :: 		TFT_CS = 0;
0x39E2	0x2200    MOVS	R2, #0
0x39E4	0xB252    SXTB	R2, R2
0x39E6	0x490D    LDR	R1, [PC, #52]
0x39E8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3256 :: 		TFT_RD = 1;
0x39EA	0x2201    MOVS	R2, #1
0x39EC	0xB252    SXTB	R2, R2
0x39EE	0x490C    LDR	R1, [PC, #48]
0x39F0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3257 :: 		TFT_RS = 1;
0x39F2	0x490C    LDR	R1, [PC, #48]
0x39F4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3258 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x39F6	0xF7FFFA01  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3259 :: 		TFT_WR = 0;
0x39FA	0x2200    MOVS	R2, #0
0x39FC	0xB252    SXTB	R2, R2
0x39FE	0x490A    LDR	R1, [PC, #40]
0x3A00	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3260 :: 		TFT_WR = 1;
0x3A02	0x2201    MOVS	R2, #1
0x3A04	0xB252    SXTB	R2, R2
0x3A06	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3261 :: 		TFT_CS = 1;
0x3A08	0x4904    LDR	R1, [PC, #16]
0x3A0A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3262 :: 		Delay_1us(); Delay_1us();
0x3A0C	0xF7FFF9E8  BL	_Delay_1us+0
0x3A10	0xF7FFF9E6  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3263 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x3A14	0xF8DDE000  LDR	LR, [SP, #0]
0x3A18	0xB001    ADD	SP, SP, #4
0x3A1A	0x4770    BX	LR
0x3A1C	0x82804240  	TFT_CS+0
0x3A20	0x02804240  	TFT_RD+0
0x3A24	0x02904240  	TFT_RS+0
0x3A28	0x02844240  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x38E8	0xB081    SUB	SP, SP, #4
0x38EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x38EE	0xF6400014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x38F2	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x38F6	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x38FA	0xEA4F0141  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x38FE	0x4A25    LDR	R2, [PC, #148]
0x3900	0xB289    UXTH	R1, R1
0x3902	0xF002FD61  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x3906	0x2100    MOVS	R1, #0
0x3908	0xB249    SXTB	R1, R1
0x390A	0x4823    LDR	R0, [PC, #140]
0x390C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x390E	0xF2400014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x3912	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x3916	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x391A	0xEA4F1101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x391E	0x4A1D    LDR	R2, [PC, #116]
0x3920	0xB289    UXTH	R1, R1
0x3922	0xF002FD51  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x3926	0x2101    MOVS	R1, #1
0x3928	0xB249    SXTB	R1, R1
0x392A	0x481C    LDR	R0, [PC, #112]
0x392C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x392E	0xF2404014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x3932	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x3936	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x393A	0xEA4F0101  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x393E	0x4A15    LDR	R2, [PC, #84]
0x3940	0xB289    UXTH	R1, R1
0x3942	0xF002FD41  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x3946	0x2101    MOVS	R1, #1
0x3948	0xB249    SXTB	R1, R1
0x394A	0x4815    LDR	R0, [PC, #84]
0x394C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x394E	0xF2400014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x3952	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x3956	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x395A	0xEA4F0101  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x395E	0x4A0D    LDR	R2, [PC, #52]
0x3960	0xB289    UXTH	R1, R1
0x3962	0xF002FD31  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x3966	0xF2400014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x396A	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x396E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x3972	0xEA4F0141  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x3976	0x4A07    LDR	R2, [PC, #28]
0x3978	0xB289    UXTH	R1, R1
0x397A	0xF002FD25  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x397E	0x2101    MOVS	R1, #1
0x3980	0xB249    SXTB	R1, R1
0x3982	0x4808    LDR	R0, [PC, #32]
0x3984	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x3986	0x4808    LDR	R0, [PC, #32]
0x3988	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x398A	0xF8DDE000  LDR	LR, [SP, #0]
0x398E	0xB001    ADD	SP, SP, #4
0x3990	0x4770    BX	LR
0x3992	0xBF00    NOP
0x3994	0x00140008  	#524308
0x3998	0x02844241  	TFT_RST+0
0x399C	0x02904240  	TFT_RS+0
0x39A0	0x82804240  	TFT_CS+0
0x39A4	0x02804240  	TFT_RD+0
0x39A8	0x02844240  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x39AC	0xB082    SUB	SP, SP, #8
0x39AE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x39B2	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x39B6	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x39BA	0x4806    LDR	R0, [PC, #24]
0x39BC	0x8800    LDRH	R0, [R0, #0]
0x39BE	0x9101    STR	R1, [SP, #4]
0x39C0	0x4A05    LDR	R2, [PC, #20]
0x39C2	0xB281    UXTH	R1, R0
0x39C4	0x9801    LDR	R0, [SP, #4]
0x39C6	0xF002FCFF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x39CA	0xF8DDE000  LDR	LR, [SP, #0]
0x39CE	0xB002    ADD	SP, SP, #8
0x39D0	0x4770    BX	LR
0x39D2	0xBF00    NOP
0x39D4	0x00BC2000  	__Lib_TFT_Defs___controller+0
0x39D8	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x3224	0xB082    SUB	SP, SP, #8
0x3226	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x322A	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x322E	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x3232	0x4806    LDR	R0, [PC, #24]
0x3234	0x8800    LDRH	R0, [R0, #0]
0x3236	0x9101    STR	R1, [SP, #4]
0x3238	0xF04F0242  MOV	R2, #66
0x323C	0xB281    UXTH	R1, R0
0x323E	0x9801    LDR	R0, [SP, #4]
0x3240	0xF003F8C2  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x3244	0xF8DDE000  LDR	LR, [SP, #0]
0x3248	0xB002    ADD	SP, SP, #8
0x324A	0x4770    BX	LR
0x324C	0x00BC2000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
; dataPort start address is: 8 (R2)
0x3250	0x4A09    LDR	R2, [PC, #36]
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x3252	0x2101    MOVS	R1, #1
0x3254	0xB249    SXTB	R1, R1
0x3256	0x4809    LDR	R0, [PC, #36]
0x3258	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x325A	0x2100    MOVS	R1, #0
0x325C	0xB249    SXTB	R1, R1
0x325E	0x4808    LDR	R0, [PC, #32]
0x3260	0x6001    STR	R1, [R0, #0]
0x3262	0xBF00    NOP
0x3264	0xBF00    NOP
0x3266	0xBF00    NOP
0x3268	0xBF00    NOP
0x326A	0xBF00    NOP
0x326C	0x2101    MOVS	R1, #1
0x326E	0xB249    SXTB	R1, R1
0x3270	0x4803    LDR	R0, [PC, #12]
0x3272	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x3274	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x3276	0x4770    BX	LR
0x3278	0x10104002  	TFT_DataPort+-4
0x327C	0x02904240  	TFT_RS+0
0x3280	0x02804240  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x5AEC	0xB081    SUB	SP, SP, #4
0x5AEE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x5AF2	0xF7FDFEF9  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x5AF6	0x2101    MOVS	R1, #1
0x5AF8	0xB249    SXTB	R1, R1
0x5AFA	0x4894    LDR	R0, [PC, #592]
0x5AFC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x5AFE	0xF7FDFB83  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x5B02	0x2100    MOVS	R1, #0
0x5B04	0xB249    SXTB	R1, R1
0x5B06	0x4891    LDR	R0, [PC, #580]
0x5B08	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x5B0A	0xF7FDFB6D  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x5B0E	0x2101    MOVS	R1, #1
0x5B10	0xB249    SXTB	R1, R1
0x5B12	0x488E    LDR	R0, [PC, #568]
0x5B14	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x5B16	0xF7FDFB67  BL	_Delay_100ms+0
0x5B1A	0xF7FDFB75  BL	_Delay_10ms+0
0x5B1E	0xF7FDFB73  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x5B22	0x2100    MOVS	R1, #0
0x5B24	0xB249    SXTB	R1, R1
0x5B26	0x488A    LDR	R0, [PC, #552]
0x5B28	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x5B2A	0x2011    MOVS	R0, #17
0x5B2C	0x4C89    LDR	R4, [PC, #548]
0x5B2E	0x6824    LDR	R4, [R4, #0]
0x5B30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x5B32	0xF7FDFB59  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x5B36	0xF7FDFB67  BL	_Delay_10ms+0
0x5B3A	0xF7FDFB65  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x5B3E	0x2036    MOVS	R0, #54
0x5B40	0x4C84    LDR	R4, [PC, #528]
0x5B42	0x6824    LDR	R4, [R4, #0]
0x5B44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x5B46	0x2000    MOVS	R0, #0
0x5B48	0x4C83    LDR	R4, [PC, #524]
0x5B4A	0x6824    LDR	R4, [R4, #0]
0x5B4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x5B4E	0x203A    MOVS	R0, #58
0x5B50	0x4C80    LDR	R4, [PC, #512]
0x5B52	0x6824    LDR	R4, [R4, #0]
0x5B54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x5B56	0x2005    MOVS	R0, #5
0x5B58	0x4C7F    LDR	R4, [PC, #508]
0x5B5A	0x6824    LDR	R4, [R4, #0]
0x5B5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x5B5E	0x20B2    MOVS	R0, #178
0x5B60	0x4C7C    LDR	R4, [PC, #496]
0x5B62	0x6824    LDR	R4, [R4, #0]
0x5B64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x5B66	0x200C    MOVS	R0, #12
0x5B68	0x4C7B    LDR	R4, [PC, #492]
0x5B6A	0x6824    LDR	R4, [R4, #0]
0x5B6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x5B6E	0x200C    MOVS	R0, #12
0x5B70	0x4C79    LDR	R4, [PC, #484]
0x5B72	0x6824    LDR	R4, [R4, #0]
0x5B74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x5B76	0x2000    MOVS	R0, #0
0x5B78	0x4C77    LDR	R4, [PC, #476]
0x5B7A	0x6824    LDR	R4, [R4, #0]
0x5B7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x5B7E	0x2033    MOVS	R0, #51
0x5B80	0x4C75    LDR	R4, [PC, #468]
0x5B82	0x6824    LDR	R4, [R4, #0]
0x5B84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x5B86	0x2033    MOVS	R0, #51
0x5B88	0x4C73    LDR	R4, [PC, #460]
0x5B8A	0x6824    LDR	R4, [R4, #0]
0x5B8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x5B8E	0x20B7    MOVS	R0, #183
0x5B90	0x4C70    LDR	R4, [PC, #448]
0x5B92	0x6824    LDR	R4, [R4, #0]
0x5B94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x5B96	0x2070    MOVS	R0, #112
0x5B98	0x4C6F    LDR	R4, [PC, #444]
0x5B9A	0x6824    LDR	R4, [R4, #0]
0x5B9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x5B9E	0x20BB    MOVS	R0, #187
0x5BA0	0x4C6C    LDR	R4, [PC, #432]
0x5BA2	0x6824    LDR	R4, [R4, #0]
0x5BA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x5BA6	0x201B    MOVS	R0, #27
0x5BA8	0x4C6B    LDR	R4, [PC, #428]
0x5BAA	0x6824    LDR	R4, [R4, #0]
0x5BAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x5BAE	0x20C0    MOVS	R0, #192
0x5BB0	0x4C68    LDR	R4, [PC, #416]
0x5BB2	0x6824    LDR	R4, [R4, #0]
0x5BB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x5BB6	0x202C    MOVS	R0, #44
0x5BB8	0x4C67    LDR	R4, [PC, #412]
0x5BBA	0x6824    LDR	R4, [R4, #0]
0x5BBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x5BBE	0x20C2    MOVS	R0, #194
0x5BC0	0x4C64    LDR	R4, [PC, #400]
0x5BC2	0x6824    LDR	R4, [R4, #0]
0x5BC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x5BC6	0x2001    MOVS	R0, #1
0x5BC8	0x4C63    LDR	R4, [PC, #396]
0x5BCA	0x6824    LDR	R4, [R4, #0]
0x5BCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x5BCE	0x20C3    MOVS	R0, #195
0x5BD0	0x4C60    LDR	R4, [PC, #384]
0x5BD2	0x6824    LDR	R4, [R4, #0]
0x5BD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x5BD6	0x200B    MOVS	R0, #11
0x5BD8	0x4C5F    LDR	R4, [PC, #380]
0x5BDA	0x6824    LDR	R4, [R4, #0]
0x5BDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x5BDE	0x20C4    MOVS	R0, #196
0x5BE0	0x4C5C    LDR	R4, [PC, #368]
0x5BE2	0x6824    LDR	R4, [R4, #0]
0x5BE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x5BE6	0x2027    MOVS	R0, #39
0x5BE8	0x4C5B    LDR	R4, [PC, #364]
0x5BEA	0x6824    LDR	R4, [R4, #0]
0x5BEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x5BEE	0x20C6    MOVS	R0, #198
0x5BF0	0x4C58    LDR	R4, [PC, #352]
0x5BF2	0x6824    LDR	R4, [R4, #0]
0x5BF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x5BF6	0x200F    MOVS	R0, #15
0x5BF8	0x4C57    LDR	R4, [PC, #348]
0x5BFA	0x6824    LDR	R4, [R4, #0]
0x5BFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x5BFE	0x20D0    MOVS	R0, #208
0x5C00	0x4C54    LDR	R4, [PC, #336]
0x5C02	0x6824    LDR	R4, [R4, #0]
0x5C04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x5C06	0x20A4    MOVS	R0, #164
0x5C08	0x4C53    LDR	R4, [PC, #332]
0x5C0A	0x6824    LDR	R4, [R4, #0]
0x5C0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x5C0E	0x20A1    MOVS	R0, #161
0x5C10	0x4C51    LDR	R4, [PC, #324]
0x5C12	0x6824    LDR	R4, [R4, #0]
0x5C14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x5C16	0x20E0    MOVS	R0, #224
0x5C18	0x4C4E    LDR	R4, [PC, #312]
0x5C1A	0x6824    LDR	R4, [R4, #0]
0x5C1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x5C1E	0x20D0    MOVS	R0, #208
0x5C20	0x4C4D    LDR	R4, [PC, #308]
0x5C22	0x6824    LDR	R4, [R4, #0]
0x5C24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x5C26	0x2006    MOVS	R0, #6
0x5C28	0x4C4B    LDR	R4, [PC, #300]
0x5C2A	0x6824    LDR	R4, [R4, #0]
0x5C2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x5C2E	0x200B    MOVS	R0, #11
0x5C30	0x4C49    LDR	R4, [PC, #292]
0x5C32	0x6824    LDR	R4, [R4, #0]
0x5C34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x5C36	0x2009    MOVS	R0, #9
0x5C38	0x4C47    LDR	R4, [PC, #284]
0x5C3A	0x6824    LDR	R4, [R4, #0]
0x5C3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x5C3E	0x2008    MOVS	R0, #8
0x5C40	0x4C45    LDR	R4, [PC, #276]
0x5C42	0x6824    LDR	R4, [R4, #0]
0x5C44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x5C46	0x2030    MOVS	R0, #48
0x5C48	0x4C43    LDR	R4, [PC, #268]
0x5C4A	0x6824    LDR	R4, [R4, #0]
0x5C4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x5C4E	0x2030    MOVS	R0, #48
0x5C50	0x4C41    LDR	R4, [PC, #260]
0x5C52	0x6824    LDR	R4, [R4, #0]
0x5C54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x5C56	0x205B    MOVS	R0, #91
0x5C58	0x4C3F    LDR	R4, [PC, #252]
0x5C5A	0x6824    LDR	R4, [R4, #0]
0x5C5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x5C5E	0x204B    MOVS	R0, #75
0x5C60	0x4C3D    LDR	R4, [PC, #244]
0x5C62	0x6824    LDR	R4, [R4, #0]
0x5C64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x5C66	0x2018    MOVS	R0, #24
0x5C68	0x4C3B    LDR	R4, [PC, #236]
0x5C6A	0x6824    LDR	R4, [R4, #0]
0x5C6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x5C6E	0x2014    MOVS	R0, #20
0x5C70	0x4C39    LDR	R4, [PC, #228]
0x5C72	0x6824    LDR	R4, [R4, #0]
0x5C74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x5C76	0x2014    MOVS	R0, #20
0x5C78	0x4C37    LDR	R4, [PC, #220]
0x5C7A	0x6824    LDR	R4, [R4, #0]
0x5C7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x5C7E	0x202C    MOVS	R0, #44
0x5C80	0x4C35    LDR	R4, [PC, #212]
0x5C82	0x6824    LDR	R4, [R4, #0]
0x5C84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x5C86	0x2032    MOVS	R0, #50
0x5C88	0x4C33    LDR	R4, [PC, #204]
0x5C8A	0x6824    LDR	R4, [R4, #0]
0x5C8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x5C8E	0x20E1    MOVS	R0, #225
0x5C90	0x4C30    LDR	R4, [PC, #192]
0x5C92	0x6824    LDR	R4, [R4, #0]
0x5C94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x5C96	0x20D0    MOVS	R0, #208
0x5C98	0x4C2F    LDR	R4, [PC, #188]
0x5C9A	0x6824    LDR	R4, [R4, #0]
0x5C9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x5C9E	0x2005    MOVS	R0, #5
0x5CA0	0x4C2D    LDR	R4, [PC, #180]
0x5CA2	0x6824    LDR	R4, [R4, #0]
0x5CA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x5CA6	0x200A    MOVS	R0, #10
0x5CA8	0x4C2B    LDR	R4, [PC, #172]
0x5CAA	0x6824    LDR	R4, [R4, #0]
0x5CAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x5CAE	0x200A    MOVS	R0, #10
0x5CB0	0x4C29    LDR	R4, [PC, #164]
0x5CB2	0x6824    LDR	R4, [R4, #0]
0x5CB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x5CB6	0x2007    MOVS	R0, #7
0x5CB8	0x4C27    LDR	R4, [PC, #156]
0x5CBA	0x6824    LDR	R4, [R4, #0]
0x5CBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x5CBE	0x2028    MOVS	R0, #40
0x5CC0	0x4C25    LDR	R4, [PC, #148]
0x5CC2	0x6824    LDR	R4, [R4, #0]
0x5CC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x5CC6	0x2032    MOVS	R0, #50
0x5CC8	0x4C23    LDR	R4, [PC, #140]
0x5CCA	0x6824    LDR	R4, [R4, #0]
0x5CCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x5CCE	0x202C    MOVS	R0, #44
0x5CD0	0x4C21    LDR	R4, [PC, #132]
0x5CD2	0x6824    LDR	R4, [R4, #0]
0x5CD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x5CD6	0x2049    MOVS	R0, #73
0x5CD8	0x4C1F    LDR	R4, [PC, #124]
0x5CDA	0x6824    LDR	R4, [R4, #0]
0x5CDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x5CDE	0x2018    MOVS	R0, #24
0x5CE0	0x4C1D    LDR	R4, [PC, #116]
0x5CE2	0x6824    LDR	R4, [R4, #0]
0x5CE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x5CE6	0x2013    MOVS	R0, #19
0x5CE8	0x4C1B    LDR	R4, [PC, #108]
0x5CEA	0x6824    LDR	R4, [R4, #0]
0x5CEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x5CEE	0x2013    MOVS	R0, #19
0x5CF0	0x4C19    LDR	R4, [PC, #100]
0x5CF2	0x6824    LDR	R4, [R4, #0]
0x5CF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x5CF6	0x202C    MOVS	R0, #44
0x5CF8	0x4C17    LDR	R4, [PC, #92]
0x5CFA	0x6824    LDR	R4, [R4, #0]
0x5CFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x5CFE	0x2033    MOVS	R0, #51
0x5D00	0x4C15    LDR	R4, [PC, #84]
0x5D02	0x6824    LDR	R4, [R4, #0]
0x5D04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x5D06	0x2021    MOVS	R0, #33
0x5D08	0x4C12    LDR	R4, [PC, #72]
0x5D0A	0x6824    LDR	R4, [R4, #0]
0x5D0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x5D0E	0x202A    MOVS	R0, #42
0x5D10	0x4C10    LDR	R4, [PC, #64]
0x5D12	0x6824    LDR	R4, [R4, #0]
0x5D14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x5D16	0x2000    MOVS	R0, #0
0x5D18	0x4C0F    LDR	R4, [PC, #60]
0x5D1A	0x6824    LDR	R4, [R4, #0]
0x5D1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x5D1E	0x2000    MOVS	R0, #0
0x5D20	0x4C0D    LDR	R4, [PC, #52]
0x5D22	0x6824    LDR	R4, [R4, #0]
0x5D24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x5D26	0x480D    LDR	R0, [PC, #52]
0x5D28	0x8800    LDRH	R0, [R0, #0]
0x5D2A	0x0A04    LSRS	R4, R0, #8
0x5D2C	0xB2E0    UXTB	R0, R4
0x5D2E	0x4C0A    LDR	R4, [PC, #40]
0x5D30	0x6824    LDR	R4, [R4, #0]
0x5D32	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x5D34	0x4809    LDR	R0, [PC, #36]
0x5D36	0x8804    LDRH	R4, [R0, #0]
0x5D38	0xB2E0    UXTB	R0, R4
0x5D3A	0x4C07    LDR	R4, [PC, #28]
0x5D3C	0x6824    LDR	R4, [R4, #0]
0x5D3E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x5D40	0x202B    MOVS	R0, #43
0x5D42	0x4C04    LDR	R4, [PC, #16]
0x5D44	0x6824    LDR	R4, [R4, #0]
0x5D46	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x5D48	0x2000    MOVS	R0, #0
0x5D4A	0xE009    B	#18
0x5D4C	0x02844241  	TFT_RST+0
0x5D50	0x82804240  	TFT_CS+0
0x5D54	0x074C2000  	_TFT_Set_Index_Ptr+0
0x5D58	0x07502000  	_TFT_Write_Command_Ptr+0
0x5D5C	0x06AA2000  	_TFT_DISP_WIDTH+0
0x5D60	0x4C22    LDR	R4, [PC, #136]
0x5D62	0x6824    LDR	R4, [R4, #0]
0x5D64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x5D66	0x2000    MOVS	R0, #0
0x5D68	0x4C20    LDR	R4, [PC, #128]
0x5D6A	0x6824    LDR	R4, [R4, #0]
0x5D6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x5D6E	0x4820    LDR	R0, [PC, #128]
0x5D70	0x8800    LDRH	R0, [R0, #0]
0x5D72	0x0A04    LSRS	R4, R0, #8
0x5D74	0xB2E0    UXTB	R0, R4
0x5D76	0x4C1D    LDR	R4, [PC, #116]
0x5D78	0x6824    LDR	R4, [R4, #0]
0x5D7A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x5D7C	0x481C    LDR	R0, [PC, #112]
0x5D7E	0x8804    LDRH	R4, [R0, #0]
0x5D80	0xB2E0    UXTB	R0, R4
0x5D82	0x4C1A    LDR	R4, [PC, #104]
0x5D84	0x6824    LDR	R4, [R4, #0]
0x5D86	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x5D88	0x2036    MOVS	R0, #54
0x5D8A	0x4C1A    LDR	R4, [PC, #104]
0x5D8C	0x6824    LDR	R4, [R4, #0]
0x5D8E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x5D90	0x4819    LDR	R0, [PC, #100]
0x5D92	0x7800    LDRB	R0, [R0, #0]
0x5D94	0x285A    CMP	R0, #90
0x5D96	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x5D98	0xF7FDFA74  BL	_Is_TFT_Rotated_180+0
0x5D9C	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x5D9E	0x20C0    MOVS	R0, #192
0x5DA0	0x4C12    LDR	R4, [PC, #72]
0x5DA2	0x6824    LDR	R4, [R4, #0]
0x5DA4	0x47A0    BLX	R4
0x5DA6	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x5DA8	0x2000    MOVS	R0, #0
0x5DAA	0x4C10    LDR	R4, [PC, #64]
0x5DAC	0x6824    LDR	R4, [R4, #0]
0x5DAE	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x5DB0	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x5DB2	0xF7FDFA67  BL	_Is_TFT_Rotated_180+0
0x5DB6	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x5DB8	0x20A0    MOVS	R0, #160
0x5DBA	0x4C0C    LDR	R4, [PC, #48]
0x5DBC	0x6824    LDR	R4, [R4, #0]
0x5DBE	0x47A0    BLX	R4
0x5DC0	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x5DC2	0x2060    MOVS	R0, #96
0x5DC4	0x4C09    LDR	R4, [PC, #36]
0x5DC6	0x6824    LDR	R4, [R4, #0]
0x5DC8	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x5DCA	0x2029    MOVS	R0, #41
0x5DCC	0x4C09    LDR	R4, [PC, #36]
0x5DCE	0x6824    LDR	R4, [R4, #0]
0x5DD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x5DD2	0x202C    MOVS	R0, #44
0x5DD4	0x4C07    LDR	R4, [PC, #28]
0x5DD6	0x6824    LDR	R4, [R4, #0]
0x5DD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x5DDA	0x2101    MOVS	R1, #1
0x5DDC	0xB249    SXTB	R1, R1
0x5DDE	0x4807    LDR	R0, [PC, #28]
0x5DE0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x5DE2	0xF8DDE000  LDR	LR, [SP, #0]
0x5DE6	0xB001    ADD	SP, SP, #4
0x5DE8	0x4770    BX	LR
0x5DEA	0xBF00    NOP
0x5DEC	0x07502000  	_TFT_Write_Command_Ptr+0
0x5DF0	0x070C2000  	_TFT_DISP_HEIGHT+0
0x5DF4	0x074C2000  	_TFT_Set_Index_Ptr+0
0x5DF8	0x00BE2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x5DFC	0x82804240  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x3208	0xF24D0753  MOVW	R7, #53331
0x320C	0xF2C00700  MOVT	R7, #0
L_Delay_10ms22:
0x3210	0x1E7F    SUBS	R7, R7, #1
0x3212	0xD1FD    BNE	L_Delay_10ms22
0x3214	0xBF00    NOP
0x3216	0xBF00    NOP
0x3218	0xBF00    NOP
0x321A	0xBF00    NOP
0x321C	0xBF00    NOP
0x321E	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x3220	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x31E8	0xF2423753  MOVW	R7, #9043
0x31EC	0xF2C00708  MOVT	R7, #8
L_Delay_100ms20:
0x31F0	0x1E7F    SUBS	R7, R7, #1
0x31F2	0xD1FD    BNE	L_Delay_100ms20
0x31F4	0xBF00    NOP
0x31F6	0xBF00    NOP
0x31F8	0xBF00    NOP
0x31FA	0xBF00    NOP
0x31FC	0xBF00    NOP
0x31FE	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x3200	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x3284	0x4801    LDR	R0, [PC, #4]
0x3286	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x3288	0x4770    BX	LR
0x328A	0xBF00    NOP
0x328C	0x00BF2000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x5420	0xB081    SUB	SP, SP, #4
0x5422	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x5426	0xF7FEFA5F  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x542A	0xF7FDFEDD  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x542E	0x2101    MOVS	R1, #1
0x5430	0xB249    SXTB	R1, R1
0x5432	0x4895    LDR	R0, [PC, #596]
0x5434	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x5436	0xF7FDFED7  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x543A	0xF7FDFED5  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x543E	0x2100    MOVS	R1, #0
0x5440	0xB249    SXTB	R1, R1
0x5442	0x4892    LDR	R0, [PC, #584]
0x5444	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x5446	0x2001    MOVS	R0, #1
0x5448	0x4C91    LDR	R4, [PC, #580]
0x544A	0x6824    LDR	R4, [R4, #0]
0x544C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x544E	0xF7FDFF33  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x5452	0x2028    MOVS	R0, #40
0x5454	0x4C8E    LDR	R4, [PC, #568]
0x5456	0x6824    LDR	R4, [R4, #0]
0x5458	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x545A	0x20CF    MOVS	R0, #207
0x545C	0x4C8C    LDR	R4, [PC, #560]
0x545E	0x6824    LDR	R4, [R4, #0]
0x5460	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x5462	0x2000    MOVS	R0, #0
0x5464	0x4C8B    LDR	R4, [PC, #556]
0x5466	0x6824    LDR	R4, [R4, #0]
0x5468	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x546A	0x2083    MOVS	R0, #131
0x546C	0x4C89    LDR	R4, [PC, #548]
0x546E	0x6824    LDR	R4, [R4, #0]
0x5470	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x5472	0x2030    MOVS	R0, #48
0x5474	0x4C87    LDR	R4, [PC, #540]
0x5476	0x6824    LDR	R4, [R4, #0]
0x5478	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x547A	0x20ED    MOVS	R0, #237
0x547C	0x4C84    LDR	R4, [PC, #528]
0x547E	0x6824    LDR	R4, [R4, #0]
0x5480	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x5482	0x2064    MOVS	R0, #100
0x5484	0x4C83    LDR	R4, [PC, #524]
0x5486	0x6824    LDR	R4, [R4, #0]
0x5488	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x548A	0x2003    MOVS	R0, #3
0x548C	0x4C81    LDR	R4, [PC, #516]
0x548E	0x6824    LDR	R4, [R4, #0]
0x5490	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x5492	0x2012    MOVS	R0, #18
0x5494	0x4C7F    LDR	R4, [PC, #508]
0x5496	0x6824    LDR	R4, [R4, #0]
0x5498	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x549A	0x2081    MOVS	R0, #129
0x549C	0x4C7D    LDR	R4, [PC, #500]
0x549E	0x6824    LDR	R4, [R4, #0]
0x54A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x54A2	0x20E8    MOVS	R0, #232
0x54A4	0x4C7A    LDR	R4, [PC, #488]
0x54A6	0x6824    LDR	R4, [R4, #0]
0x54A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x54AA	0x2085    MOVS	R0, #133
0x54AC	0x4C79    LDR	R4, [PC, #484]
0x54AE	0x6824    LDR	R4, [R4, #0]
0x54B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x54B2	0x2001    MOVS	R0, #1
0x54B4	0x4C77    LDR	R4, [PC, #476]
0x54B6	0x6824    LDR	R4, [R4, #0]
0x54B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x54BA	0x2079    MOVS	R0, #121
0x54BC	0x4C75    LDR	R4, [PC, #468]
0x54BE	0x6824    LDR	R4, [R4, #0]
0x54C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x54C2	0x20CB    MOVS	R0, #203
0x54C4	0x4C72    LDR	R4, [PC, #456]
0x54C6	0x6824    LDR	R4, [R4, #0]
0x54C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x54CA	0x2039    MOVS	R0, #57
0x54CC	0x4C71    LDR	R4, [PC, #452]
0x54CE	0x6824    LDR	R4, [R4, #0]
0x54D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x54D2	0x202C    MOVS	R0, #44
0x54D4	0x4C6F    LDR	R4, [PC, #444]
0x54D6	0x6824    LDR	R4, [R4, #0]
0x54D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x54DA	0x2000    MOVS	R0, #0
0x54DC	0x4C6D    LDR	R4, [PC, #436]
0x54DE	0x6824    LDR	R4, [R4, #0]
0x54E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x54E2	0x2034    MOVS	R0, #52
0x54E4	0x4C6B    LDR	R4, [PC, #428]
0x54E6	0x6824    LDR	R4, [R4, #0]
0x54E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x54EA	0x2002    MOVS	R0, #2
0x54EC	0x4C69    LDR	R4, [PC, #420]
0x54EE	0x6824    LDR	R4, [R4, #0]
0x54F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x54F2	0x20F7    MOVS	R0, #247
0x54F4	0x4C66    LDR	R4, [PC, #408]
0x54F6	0x6824    LDR	R4, [R4, #0]
0x54F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x54FA	0x2020    MOVS	R0, #32
0x54FC	0x4C65    LDR	R4, [PC, #404]
0x54FE	0x6824    LDR	R4, [R4, #0]
0x5500	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x5502	0x20EA    MOVS	R0, #234
0x5504	0x4C62    LDR	R4, [PC, #392]
0x5506	0x6824    LDR	R4, [R4, #0]
0x5508	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x550A	0x2000    MOVS	R0, #0
0x550C	0x4C61    LDR	R4, [PC, #388]
0x550E	0x6824    LDR	R4, [R4, #0]
0x5510	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x5512	0x2000    MOVS	R0, #0
0x5514	0x4C5F    LDR	R4, [PC, #380]
0x5516	0x6824    LDR	R4, [R4, #0]
0x5518	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x551A	0x20C0    MOVS	R0, #192
0x551C	0x4C5C    LDR	R4, [PC, #368]
0x551E	0x6824    LDR	R4, [R4, #0]
0x5520	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x5522	0x2026    MOVS	R0, #38
0x5524	0x4C5B    LDR	R4, [PC, #364]
0x5526	0x6824    LDR	R4, [R4, #0]
0x5528	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x552A	0x20C1    MOVS	R0, #193
0x552C	0x4C58    LDR	R4, [PC, #352]
0x552E	0x6824    LDR	R4, [R4, #0]
0x5530	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x5532	0x2011    MOVS	R0, #17
0x5534	0x4C57    LDR	R4, [PC, #348]
0x5536	0x6824    LDR	R4, [R4, #0]
0x5538	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x553A	0x20C5    MOVS	R0, #197
0x553C	0x4C54    LDR	R4, [PC, #336]
0x553E	0x6824    LDR	R4, [R4, #0]
0x5540	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x5542	0x2035    MOVS	R0, #53
0x5544	0x4C53    LDR	R4, [PC, #332]
0x5546	0x6824    LDR	R4, [R4, #0]
0x5548	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x554A	0x203E    MOVS	R0, #62
0x554C	0x4C51    LDR	R4, [PC, #324]
0x554E	0x6824    LDR	R4, [R4, #0]
0x5550	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x5552	0x20C7    MOVS	R0, #199
0x5554	0x4C4E    LDR	R4, [PC, #312]
0x5556	0x6824    LDR	R4, [R4, #0]
0x5558	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x555A	0x20BE    MOVS	R0, #190
0x555C	0x4C4D    LDR	R4, [PC, #308]
0x555E	0x6824    LDR	R4, [R4, #0]
0x5560	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x5562	0x2036    MOVS	R0, #54
0x5564	0x4C4A    LDR	R4, [PC, #296]
0x5566	0x6824    LDR	R4, [R4, #0]
0x5568	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x556A	0x484B    LDR	R0, [PC, #300]
0x556C	0x7800    LDRB	R0, [R0, #0]
0x556E	0x285A    CMP	R0, #90
0x5570	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x5572	0xF7FDFE87  BL	_Is_TFT_Rotated_180+0
0x5576	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x5578	0x2088    MOVS	R0, #136
0x557A	0x4C46    LDR	R4, [PC, #280]
0x557C	0x6824    LDR	R4, [R4, #0]
0x557E	0x47A0    BLX	R4
0x5580	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x5582	0x2048    MOVS	R0, #72
0x5584	0x4C43    LDR	R4, [PC, #268]
0x5586	0x6824    LDR	R4, [R4, #0]
0x5588	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x558A	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x558C	0xF7FDFE7A  BL	_Is_TFT_Rotated_180+0
0x5590	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x5592	0x20E8    MOVS	R0, #232
0x5594	0x4C3F    LDR	R4, [PC, #252]
0x5596	0x6824    LDR	R4, [R4, #0]
0x5598	0x47A0    BLX	R4
0x559A	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x559C	0x2028    MOVS	R0, #40
0x559E	0x4C3D    LDR	R4, [PC, #244]
0x55A0	0x6824    LDR	R4, [R4, #0]
0x55A2	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x55A4	0x203A    MOVS	R0, #58
0x55A6	0x4C3A    LDR	R4, [PC, #232]
0x55A8	0x6824    LDR	R4, [R4, #0]
0x55AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x55AC	0x2055    MOVS	R0, #85
0x55AE	0x4C39    LDR	R4, [PC, #228]
0x55B0	0x6824    LDR	R4, [R4, #0]
0x55B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x55B4	0x20B1    MOVS	R0, #177
0x55B6	0x4C36    LDR	R4, [PC, #216]
0x55B8	0x6824    LDR	R4, [R4, #0]
0x55BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x55BC	0x2000    MOVS	R0, #0
0x55BE	0x4C35    LDR	R4, [PC, #212]
0x55C0	0x6824    LDR	R4, [R4, #0]
0x55C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x55C4	0x201B    MOVS	R0, #27
0x55C6	0x4C33    LDR	R4, [PC, #204]
0x55C8	0x6824    LDR	R4, [R4, #0]
0x55CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x55CC	0x20F2    MOVS	R0, #242
0x55CE	0x4C30    LDR	R4, [PC, #192]
0x55D0	0x6824    LDR	R4, [R4, #0]
0x55D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x55D4	0x2008    MOVS	R0, #8
0x55D6	0x4C2F    LDR	R4, [PC, #188]
0x55D8	0x6824    LDR	R4, [R4, #0]
0x55DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x55DC	0x2026    MOVS	R0, #38
0x55DE	0x4C2C    LDR	R4, [PC, #176]
0x55E0	0x6824    LDR	R4, [R4, #0]
0x55E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x55E4	0x2001    MOVS	R0, #1
0x55E6	0x4C2B    LDR	R4, [PC, #172]
0x55E8	0x6824    LDR	R4, [R4, #0]
0x55EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x55EC	0x20E0    MOVS	R0, #224
0x55EE	0x4C28    LDR	R4, [PC, #160]
0x55F0	0x6824    LDR	R4, [R4, #0]
0x55F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x55F4	0x201F    MOVS	R0, #31
0x55F6	0x4C27    LDR	R4, [PC, #156]
0x55F8	0x6824    LDR	R4, [R4, #0]
0x55FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x55FC	0x201A    MOVS	R0, #26
0x55FE	0x4C25    LDR	R4, [PC, #148]
0x5600	0x6824    LDR	R4, [R4, #0]
0x5602	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x5604	0x2018    MOVS	R0, #24
0x5606	0x4C23    LDR	R4, [PC, #140]
0x5608	0x6824    LDR	R4, [R4, #0]
0x560A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x560C	0x200A    MOVS	R0, #10
0x560E	0x4C21    LDR	R4, [PC, #132]
0x5610	0x6824    LDR	R4, [R4, #0]
0x5612	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x5614	0x200F    MOVS	R0, #15
0x5616	0x4C1F    LDR	R4, [PC, #124]
0x5618	0x6824    LDR	R4, [R4, #0]
0x561A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x561C	0x2006    MOVS	R0, #6
0x561E	0x4C1D    LDR	R4, [PC, #116]
0x5620	0x6824    LDR	R4, [R4, #0]
0x5622	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x5624	0x2045    MOVS	R0, #69
0x5626	0x4C1B    LDR	R4, [PC, #108]
0x5628	0x6824    LDR	R4, [R4, #0]
0x562A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x562C	0x2087    MOVS	R0, #135
0x562E	0x4C19    LDR	R4, [PC, #100]
0x5630	0x6824    LDR	R4, [R4, #0]
0x5632	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x5634	0x2032    MOVS	R0, #50
0x5636	0x4C17    LDR	R4, [PC, #92]
0x5638	0x6824    LDR	R4, [R4, #0]
0x563A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x563C	0x200A    MOVS	R0, #10
0x563E	0x4C15    LDR	R4, [PC, #84]
0x5640	0x6824    LDR	R4, [R4, #0]
0x5642	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x5644	0x2007    MOVS	R0, #7
0x5646	0x4C13    LDR	R4, [PC, #76]
0x5648	0x6824    LDR	R4, [R4, #0]
0x564A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x564C	0x2002    MOVS	R0, #2
0x564E	0x4C11    LDR	R4, [PC, #68]
0x5650	0x6824    LDR	R4, [R4, #0]
0x5652	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x5654	0x2007    MOVS	R0, #7
0x5656	0x4C0F    LDR	R4, [PC, #60]
0x5658	0x6824    LDR	R4, [R4, #0]
0x565A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x565C	0x2005    MOVS	R0, #5
0x565E	0x4C0D    LDR	R4, [PC, #52]
0x5660	0x6824    LDR	R4, [R4, #0]
0x5662	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x5664	0x2000    MOVS	R0, #0
0x5666	0x4C0B    LDR	R4, [PC, #44]
0x5668	0x6824    LDR	R4, [R4, #0]
0x566A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x566C	0x20E1    MOVS	R0, #225
0x566E	0x4C08    LDR	R4, [PC, #32]
0x5670	0x6824    LDR	R4, [R4, #0]
0x5672	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x5674	0x2000    MOVS	R0, #0
0x5676	0x4C07    LDR	R4, [PC, #28]
0x5678	0x6824    LDR	R4, [R4, #0]
0x567A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x567C	0x2025    MOVS	R0, #37
0x567E	0x4C05    LDR	R4, [PC, #20]
0x5680	0x6824    LDR	R4, [R4, #0]
0x5682	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x5684	0x2027    MOVS	R0, #39
0x5686	0xE009    B	#18
0x5688	0x02844241  	TFT_RST+0
0x568C	0x82804240  	TFT_CS+0
0x5690	0x074C2000  	_TFT_Set_Index_Ptr+0
0x5694	0x07502000  	_TFT_Write_Command_Ptr+0
0x5698	0x00BE2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x569C	0x4C4F    LDR	R4, [PC, #316]
0x569E	0x6824    LDR	R4, [R4, #0]
0x56A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x56A2	0x2005    MOVS	R0, #5
0x56A4	0x4C4D    LDR	R4, [PC, #308]
0x56A6	0x6824    LDR	R4, [R4, #0]
0x56A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x56AA	0x2010    MOVS	R0, #16
0x56AC	0x4C4B    LDR	R4, [PC, #300]
0x56AE	0x6824    LDR	R4, [R4, #0]
0x56B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x56B2	0x2009    MOVS	R0, #9
0x56B4	0x4C49    LDR	R4, [PC, #292]
0x56B6	0x6824    LDR	R4, [R4, #0]
0x56B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x56BA	0x203A    MOVS	R0, #58
0x56BC	0x4C47    LDR	R4, [PC, #284]
0x56BE	0x6824    LDR	R4, [R4, #0]
0x56C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x56C2	0x2078    MOVS	R0, #120
0x56C4	0x4C45    LDR	R4, [PC, #276]
0x56C6	0x6824    LDR	R4, [R4, #0]
0x56C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x56CA	0x204D    MOVS	R0, #77
0x56CC	0x4C43    LDR	R4, [PC, #268]
0x56CE	0x6824    LDR	R4, [R4, #0]
0x56D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x56D2	0x2005    MOVS	R0, #5
0x56D4	0x4C41    LDR	R4, [PC, #260]
0x56D6	0x6824    LDR	R4, [R4, #0]
0x56D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x56DA	0x2018    MOVS	R0, #24
0x56DC	0x4C3F    LDR	R4, [PC, #252]
0x56DE	0x6824    LDR	R4, [R4, #0]
0x56E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x56E2	0x200D    MOVS	R0, #13
0x56E4	0x4C3D    LDR	R4, [PC, #244]
0x56E6	0x6824    LDR	R4, [R4, #0]
0x56E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x56EA	0x2038    MOVS	R0, #56
0x56EC	0x4C3B    LDR	R4, [PC, #236]
0x56EE	0x6824    LDR	R4, [R4, #0]
0x56F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x56F2	0x203A    MOVS	R0, #58
0x56F4	0x4C39    LDR	R4, [PC, #228]
0x56F6	0x6824    LDR	R4, [R4, #0]
0x56F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x56FA	0x201F    MOVS	R0, #31
0x56FC	0x4C37    LDR	R4, [PC, #220]
0x56FE	0x6824    LDR	R4, [R4, #0]
0x5700	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x5702	0x202A    MOVS	R0, #42
0x5704	0x4C36    LDR	R4, [PC, #216]
0x5706	0x6824    LDR	R4, [R4, #0]
0x5708	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x570A	0x2000    MOVS	R0, #0
0x570C	0x4C33    LDR	R4, [PC, #204]
0x570E	0x6824    LDR	R4, [R4, #0]
0x5710	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x5712	0x2000    MOVS	R0, #0
0x5714	0x4C31    LDR	R4, [PC, #196]
0x5716	0x6824    LDR	R4, [R4, #0]
0x5718	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x571A	0x4832    LDR	R0, [PC, #200]
0x571C	0x8800    LDRH	R0, [R0, #0]
0x571E	0x1E40    SUBS	R0, R0, #1
0x5720	0xB280    UXTH	R0, R0
0x5722	0x0A04    LSRS	R4, R0, #8
0x5724	0xB2E0    UXTB	R0, R4
0x5726	0x4C2D    LDR	R4, [PC, #180]
0x5728	0x6824    LDR	R4, [R4, #0]
0x572A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x572C	0x482D    LDR	R0, [PC, #180]
0x572E	0x8800    LDRH	R0, [R0, #0]
0x5730	0x1E44    SUBS	R4, R0, #1
0x5732	0xB2E0    UXTB	R0, R4
0x5734	0x4C29    LDR	R4, [PC, #164]
0x5736	0x6824    LDR	R4, [R4, #0]
0x5738	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x573A	0x202B    MOVS	R0, #43
0x573C	0x4C28    LDR	R4, [PC, #160]
0x573E	0x6824    LDR	R4, [R4, #0]
0x5740	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x5742	0x2000    MOVS	R0, #0
0x5744	0x4C25    LDR	R4, [PC, #148]
0x5746	0x6824    LDR	R4, [R4, #0]
0x5748	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x574A	0x2000    MOVS	R0, #0
0x574C	0x4C23    LDR	R4, [PC, #140]
0x574E	0x6824    LDR	R4, [R4, #0]
0x5750	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x5752	0x4825    LDR	R0, [PC, #148]
0x5754	0x8800    LDRH	R0, [R0, #0]
0x5756	0x1E40    SUBS	R0, R0, #1
0x5758	0xB280    UXTH	R0, R0
0x575A	0x0A04    LSRS	R4, R0, #8
0x575C	0xB2E0    UXTB	R0, R4
0x575E	0x4C1F    LDR	R4, [PC, #124]
0x5760	0x6824    LDR	R4, [R4, #0]
0x5762	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x5764	0x4820    LDR	R0, [PC, #128]
0x5766	0x8800    LDRH	R0, [R0, #0]
0x5768	0x1E44    SUBS	R4, R0, #1
0x576A	0xB2E0    UXTB	R0, R4
0x576C	0x4C1B    LDR	R4, [PC, #108]
0x576E	0x6824    LDR	R4, [R4, #0]
0x5770	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x5772	0x20B7    MOVS	R0, #183
0x5774	0x4C1A    LDR	R4, [PC, #104]
0x5776	0x6824    LDR	R4, [R4, #0]
0x5778	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x577A	0x2007    MOVS	R0, #7
0x577C	0x4C17    LDR	R4, [PC, #92]
0x577E	0x6824    LDR	R4, [R4, #0]
0x5780	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x5782	0x20B6    MOVS	R0, #182
0x5784	0x4C16    LDR	R4, [PC, #88]
0x5786	0x6824    LDR	R4, [R4, #0]
0x5788	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x578A	0x200A    MOVS	R0, #10
0x578C	0x4C13    LDR	R4, [PC, #76]
0x578E	0x6824    LDR	R4, [R4, #0]
0x5790	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x5792	0x2082    MOVS	R0, #130
0x5794	0x4C11    LDR	R4, [PC, #68]
0x5796	0x6824    LDR	R4, [R4, #0]
0x5798	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x579A	0x2027    MOVS	R0, #39
0x579C	0x4C0F    LDR	R4, [PC, #60]
0x579E	0x6824    LDR	R4, [R4, #0]
0x57A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x57A2	0x2000    MOVS	R0, #0
0x57A4	0x4C0D    LDR	R4, [PC, #52]
0x57A6	0x6824    LDR	R4, [R4, #0]
0x57A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x57AA	0x2011    MOVS	R0, #17
0x57AC	0x4C0C    LDR	R4, [PC, #48]
0x57AE	0x6824    LDR	R4, [R4, #0]
0x57B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x57B2	0xF7FDFD19  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x57B6	0x2029    MOVS	R0, #41
0x57B8	0x4C09    LDR	R4, [PC, #36]
0x57BA	0x6824    LDR	R4, [R4, #0]
0x57BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x57BE	0xF7FDFD13  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x57C2	0x202C    MOVS	R0, #44
0x57C4	0x4C06    LDR	R4, [PC, #24]
0x57C6	0x6824    LDR	R4, [R4, #0]
0x57C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x57CA	0x2101    MOVS	R1, #1
0x57CC	0xB249    SXTB	R1, R1
0x57CE	0x4807    LDR	R0, [PC, #28]
0x57D0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x57D2	0xF8DDE000  LDR	LR, [SP, #0]
0x57D6	0xB001    ADD	SP, SP, #4
0x57D8	0x4770    BX	LR
0x57DA	0xBF00    NOP
0x57DC	0x07502000  	_TFT_Write_Command_Ptr+0
0x57E0	0x074C2000  	_TFT_Set_Index_Ptr+0
0x57E4	0x06AA2000  	_TFT_DISP_WIDTH+0
0x57E8	0x070C2000  	_TFT_DISP_HEIGHT+0
0x57EC	0x82804240  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x32B8	0xF6460729  MOVW	R7, #26665
0x32BC	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x32C0	0x1E7F    SUBS	R7, R7, #1
0x32C2	0xD1FD    BNE	L_Delay_5ms16
0x32C4	0xBF00    NOP
0x32C6	0xBF00    NOP
0x32C8	0xBF00    NOP
0x32CA	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x32CC	0x4770    BX	LR
; end of _Delay_5ms
DSP_Entrega1_SD_InitializeObjects:
;DSP_Entrega1_SD.c, 190 :: 		static void InitializeObjects() {
;DSP_Entrega1_SD.c, 191 :: 		Screen1.Color                     = CL_WHITE;
0x6B74	0xF64F71FF  MOVW	R1, #65535
0x6B78	0x487B    LDR	R0, [PC, #492]
0x6B7A	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 192 :: 		Screen1.Width                     = 320;
0x6B7C	0xF2401140  MOVW	R1, #320
0x6B80	0x487A    LDR	R0, [PC, #488]
0x6B82	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 193 :: 		Screen1.Height                    = 240;
0x6B84	0x21F0    MOVS	R1, #240
0x6B86	0x487A    LDR	R0, [PC, #488]
0x6B88	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 194 :: 		Screen1.ImagesCount               = 1;
0x6B8A	0x2101    MOVS	R1, #1
0x6B8C	0x4879    LDR	R0, [PC, #484]
0x6B8E	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 195 :: 		Screen1.Images                    = Screen1_Images;
0x6B90	0x4979    LDR	R1, [PC, #484]
0x6B92	0x487A    LDR	R0, [PC, #488]
0x6B94	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 196 :: 		Screen1.ObjectsCount              = 1;
0x6B96	0x2101    MOVS	R1, #1
0x6B98	0x4879    LDR	R0, [PC, #484]
0x6B9A	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 198 :: 		Screen2.Color                     = CL_WHITE;
0x6B9C	0xF64F71FF  MOVW	R1, #65535
0x6BA0	0x4878    LDR	R0, [PC, #480]
0x6BA2	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 199 :: 		Screen2.Width                     = 320;
0x6BA4	0xF2401140  MOVW	R1, #320
0x6BA8	0x4877    LDR	R0, [PC, #476]
0x6BAA	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 200 :: 		Screen2.Height                    = 240;
0x6BAC	0x21F0    MOVS	R1, #240
0x6BAE	0x4877    LDR	R0, [PC, #476]
0x6BB0	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 201 :: 		Screen2.ImagesCount               = 1;
0x6BB2	0x2101    MOVS	R1, #1
0x6BB4	0x4876    LDR	R0, [PC, #472]
0x6BB6	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 202 :: 		Screen2.Images                    = Screen2_Images;
0x6BB8	0x4976    LDR	R1, [PC, #472]
0x6BBA	0x4877    LDR	R0, [PC, #476]
0x6BBC	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 203 :: 		Screen2.ObjectsCount              = 1;
0x6BBE	0x2101    MOVS	R1, #1
0x6BC0	0x4876    LDR	R0, [PC, #472]
0x6BC2	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 205 :: 		Screen3.Color                     = CL_WHITE;
0x6BC4	0xF64F71FF  MOVW	R1, #65535
0x6BC8	0x4875    LDR	R0, [PC, #468]
0x6BCA	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 206 :: 		Screen3.Width                     = 320;
0x6BCC	0xF2401140  MOVW	R1, #320
0x6BD0	0x4874    LDR	R0, [PC, #464]
0x6BD2	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 207 :: 		Screen3.Height                    = 240;
0x6BD4	0x21F0    MOVS	R1, #240
0x6BD6	0x4874    LDR	R0, [PC, #464]
0x6BD8	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 208 :: 		Screen3.ImagesCount               = 1;
0x6BDA	0x2101    MOVS	R1, #1
0x6BDC	0x4873    LDR	R0, [PC, #460]
0x6BDE	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 209 :: 		Screen3.Images                    = Screen3_Images;
0x6BE0	0x4973    LDR	R1, [PC, #460]
0x6BE2	0x4874    LDR	R0, [PC, #464]
0x6BE4	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 210 :: 		Screen3.ObjectsCount              = 1;
0x6BE6	0x2101    MOVS	R1, #1
0x6BE8	0x4873    LDR	R0, [PC, #460]
0x6BEA	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 212 :: 		Screen4.Color                     = CL_WHITE;
0x6BEC	0xF64F71FF  MOVW	R1, #65535
0x6BF0	0x4872    LDR	R0, [PC, #456]
0x6BF2	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 213 :: 		Screen4.Width                     = 320;
0x6BF4	0xF2401140  MOVW	R1, #320
0x6BF8	0x4871    LDR	R0, [PC, #452]
0x6BFA	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 214 :: 		Screen4.Height                    = 240;
0x6BFC	0x21F0    MOVS	R1, #240
0x6BFE	0x4871    LDR	R0, [PC, #452]
0x6C00	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 215 :: 		Screen4.ImagesCount               = 1;
0x6C02	0x2101    MOVS	R1, #1
0x6C04	0x4870    LDR	R0, [PC, #448]
0x6C06	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 216 :: 		Screen4.Images                    = Screen4_Images;
0x6C08	0x4970    LDR	R1, [PC, #448]
0x6C0A	0x4871    LDR	R0, [PC, #452]
0x6C0C	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 217 :: 		Screen4.ObjectsCount              = 1;
0x6C0E	0x2101    MOVS	R1, #1
0x6C10	0x4870    LDR	R0, [PC, #448]
0x6C12	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 219 :: 		Screen5.Color                     = CL_WHITE;
0x6C14	0xF64F71FF  MOVW	R1, #65535
0x6C18	0x486F    LDR	R0, [PC, #444]
0x6C1A	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 220 :: 		Screen5.Width                     = 320;
0x6C1C	0xF2401140  MOVW	R1, #320
0x6C20	0x486E    LDR	R0, [PC, #440]
0x6C22	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 221 :: 		Screen5.Height                    = 240;
0x6C24	0x21F0    MOVS	R1, #240
0x6C26	0x486E    LDR	R0, [PC, #440]
0x6C28	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 222 :: 		Screen5.ImagesCount               = 1;
0x6C2A	0x2101    MOVS	R1, #1
0x6C2C	0x486D    LDR	R0, [PC, #436]
0x6C2E	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 223 :: 		Screen5.Images                    = Screen5_Images;
0x6C30	0x496D    LDR	R1, [PC, #436]
0x6C32	0x486E    LDR	R0, [PC, #440]
0x6C34	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 224 :: 		Screen5.ObjectsCount              = 1;
0x6C36	0x2101    MOVS	R1, #1
0x6C38	0x486D    LDR	R0, [PC, #436]
0x6C3A	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 227 :: 		Image1.OwnerScreen     = &Screen1;
0x6C3C	0x494A    LDR	R1, [PC, #296]
0x6C3E	0x486D    LDR	R0, [PC, #436]
0x6C40	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 228 :: 		Image1.Order           = 0;
0x6C42	0x2100    MOVS	R1, #0
0x6C44	0x486C    LDR	R0, [PC, #432]
0x6C46	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 229 :: 		Image1.Left            = 0;
0x6C48	0x2100    MOVS	R1, #0
0x6C4A	0x486C    LDR	R0, [PC, #432]
0x6C4C	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 230 :: 		Image1.Top             = 0;
0x6C4E	0x2100    MOVS	R1, #0
0x6C50	0x486B    LDR	R0, [PC, #428]
0x6C52	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 231 :: 		Image1.Width           = 320;
0x6C54	0xF2401140  MOVW	R1, #320
0x6C58	0x486A    LDR	R0, [PC, #424]
0x6C5A	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 232 :: 		Image1.Height          = 240;
0x6C5C	0x21F0    MOVS	R1, #240
0x6C5E	0x486A    LDR	R0, [PC, #424]
0x6C60	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 233 :: 		Image1.Picture_Type    = 0;
0x6C62	0x2100    MOVS	R1, #0
0x6C64	0x4869    LDR	R0, [PC, #420]
0x6C66	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 234 :: 		Image1.Picture_Ratio   = 1;
0x6C68	0x2101    MOVS	R1, #1
0x6C6A	0x4869    LDR	R0, [PC, #420]
0x6C6C	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 235 :: 		Image1.Picture_Name    = FATPANDA_bmp;
0x6C6E	0x2161    MOVS	R1, #97
0x6C70	0x4868    LDR	R0, [PC, #416]
0x6C72	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 236 :: 		Image1.Visible         = 1;
0x6C74	0x2101    MOVS	R1, #1
0x6C76	0x4868    LDR	R0, [PC, #416]
0x6C78	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 237 :: 		Image1.Active          = 1;
0x6C7A	0x2101    MOVS	R1, #1
0x6C7C	0x4867    LDR	R0, [PC, #412]
0x6C7E	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 238 :: 		Image1.OnUpPtr         = 0;
0x6C80	0x2100    MOVS	R1, #0
0x6C82	0x4867    LDR	R0, [PC, #412]
0x6C84	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 239 :: 		Image1.OnDownPtr       = 0;
0x6C86	0x2100    MOVS	R1, #0
0x6C88	0x4866    LDR	R0, [PC, #408]
0x6C8A	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 240 :: 		Image1.OnClickPtr      = 0;
0x6C8C	0x2100    MOVS	R1, #0
0x6C8E	0x4866    LDR	R0, [PC, #408]
0x6C90	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 241 :: 		Image1.OnPressPtr      = 0;
0x6C92	0x2100    MOVS	R1, #0
0x6C94	0x4865    LDR	R0, [PC, #404]
0x6C96	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 243 :: 		Image2.OwnerScreen     = &Screen2;
0x6C98	0x493A    LDR	R1, [PC, #232]
0x6C9A	0x4865    LDR	R0, [PC, #404]
0x6C9C	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 244 :: 		Image2.Order           = 0;
0x6C9E	0x2100    MOVS	R1, #0
0x6CA0	0x4864    LDR	R0, [PC, #400]
0x6CA2	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 245 :: 		Image2.Left            = 100;
0x6CA4	0x2164    MOVS	R1, #100
0x6CA6	0x4864    LDR	R0, [PC, #400]
0x6CA8	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 246 :: 		Image2.Top             = 40;
0x6CAA	0x2128    MOVS	R1, #40
0x6CAC	0x4863    LDR	R0, [PC, #396]
0x6CAE	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 247 :: 		Image2.Width           = 120;
0x6CB0	0x2178    MOVS	R1, #120
0x6CB2	0x4863    LDR	R0, [PC, #396]
0x6CB4	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 248 :: 		Image2.Height          = 160;
0x6CB6	0x21A0    MOVS	R1, #160
0x6CB8	0x4862    LDR	R0, [PC, #392]
0x6CBA	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 249 :: 		Image2.Picture_Type    = 0;
0x6CBC	0x2100    MOVS	R1, #0
0x6CBE	0x4862    LDR	R0, [PC, #392]
0x6CC0	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 250 :: 		Image2.Picture_Ratio   = 1;
0x6CC2	0x2101    MOVS	R1, #1
0x6CC4	0x4861    LDR	R0, [PC, #388]
0x6CC6	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 251 :: 		Image2.Picture_Name    = F1_bmp;
0x6CC8	0xF2496187  MOVW	R1, #38535
0x6CCC	0x4860    LDR	R0, [PC, #384]
0x6CCE	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 252 :: 		Image2.Visible         = 1;
0x6CD0	0x2101    MOVS	R1, #1
0x6CD2	0x4860    LDR	R0, [PC, #384]
0x6CD4	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 253 :: 		Image2.Active          = 1;
0x6CD6	0x2101    MOVS	R1, #1
0x6CD8	0x485F    LDR	R0, [PC, #380]
0x6CDA	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 254 :: 		Image2.OnUpPtr         = 0;
0x6CDC	0x2100    MOVS	R1, #0
0x6CDE	0x485F    LDR	R0, [PC, #380]
0x6CE0	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 255 :: 		Image2.OnDownPtr       = 0;
0x6CE2	0x2100    MOVS	R1, #0
0x6CE4	0x485E    LDR	R0, [PC, #376]
0x6CE6	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 256 :: 		Image2.OnClickPtr      = 0;
0x6CE8	0x2100    MOVS	R1, #0
0x6CEA	0x485E    LDR	R0, [PC, #376]
0x6CEC	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 257 :: 		Image2.OnPressPtr      = 0;
0x6CEE	0x2100    MOVS	R1, #0
0x6CF0	0x485D    LDR	R0, [PC, #372]
0x6CF2	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 259 :: 		Image3.OwnerScreen     = &Screen3;
0x6CF4	0x492A    LDR	R1, [PC, #168]
0x6CF6	0x485D    LDR	R0, [PC, #372]
0x6CF8	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 260 :: 		Image3.Order           = 0;
0x6CFA	0x2100    MOVS	R1, #0
0x6CFC	0x485C    LDR	R0, [PC, #368]
0x6CFE	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 261 :: 		Image3.Left            = 100;
0x6D00	0x2164    MOVS	R1, #100
0x6D02	0x485C    LDR	R0, [PC, #368]
0x6D04	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 262 :: 		Image3.Top             = 40;
0x6D06	0x2128    MOVS	R1, #40
0x6D08	0x485B    LDR	R0, [PC, #364]
0x6D0A	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 263 :: 		Image3.Width           = 120;
0x6D0C	0x2178    MOVS	R1, #120
0x6D0E	0x485B    LDR	R0, [PC, #364]
0x6D10	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 264 :: 		Image3.Height          = 160;
0x6D12	0x21A0    MOVS	R1, #160
0x6D14	0x485A    LDR	R0, [PC, #360]
0x6D16	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 265 :: 		Image3.Picture_Type    = 0;
0x6D18	0x2100    MOVS	R1, #0
0x6D1A	0x485A    LDR	R0, [PC, #360]
0x6D1C	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 266 :: 		Image3.Picture_Ratio   = 1;
0x6D1E	0x2101    MOVS	R1, #1
0x6D20	0x4859    LDR	R0, [PC, #356]
0x6D22	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 267 :: 		Image3.Picture_Name    = F2_bmp;
0x6D24	0xF64B412D  MOVW	R1, #48173
0x6D28	0x4858    LDR	R0, [PC, #352]
0x6D2A	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 268 :: 		Image3.Visible         = 1;
0x6D2C	0x2101    MOVS	R1, #1
0x6D2E	0x4858    LDR	R0, [PC, #352]
0x6D30	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 269 :: 		Image3.Active          = 1;
0x6D32	0x2101    MOVS	R1, #1
0x6D34	0x4857    LDR	R0, [PC, #348]
0x6D36	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 270 :: 		Image3.OnUpPtr         = 0;
0x6D38	0x2100    MOVS	R1, #0
0x6D3A	0x4857    LDR	R0, [PC, #348]
0x6D3C	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 271 :: 		Image3.OnDownPtr       = 0;
0x6D3E	0x2100    MOVS	R1, #0
0x6D40	0x4856    LDR	R0, [PC, #344]
0x6D42	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 272 :: 		Image3.OnClickPtr      = 0;
0x6D44	0x2100    MOVS	R1, #0
0x6D46	0x4856    LDR	R0, [PC, #344]
0x6D48	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 273 :: 		Image3.OnPressPtr      = 0;
0x6D4A	0x2100    MOVS	R1, #0
0x6D4C	0x4855    LDR	R0, [PC, #340]
0x6D4E	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 275 :: 		Image4.OwnerScreen     = &Screen4;
0x6D50	0x491A    LDR	R1, [PC, #104]
0x6D52	0x4855    LDR	R0, [PC, #340]
0x6D54	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 276 :: 		Image4.Order           = 0;
0x6D56	0x2100    MOVS	R1, #0
0x6D58	0x4854    LDR	R0, [PC, #336]
0x6D5A	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 277 :: 		Image4.Left            = 100;
0x6D5C	0x2164    MOVS	R1, #100
0x6D5E	0x4854    LDR	R0, [PC, #336]
0x6D60	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 278 :: 		Image4.Top             = 40;
0x6D62	0x2128    MOVS	R1, #40
0x6D64	0x4853    LDR	R0, [PC, #332]
0x6D66	0xE0A7    B	#334
0x6D68	0x03902000  	_Screen1+0
0x6D6C	0x03922000  	_Screen1+2
0x6D70	0x03942000  	_Screen1+4
0x6D74	0x03982000  	_Screen1+8
0x6D78	0x32B40000  	_Screen1_Images+0
0x6D7C	0x039C2000  	_Screen1+12
0x6D80	0x03962000  	_Screen1+6
0x6D84	0x03A02000  	_Screen2+0
0x6D88	0x03A22000  	_Screen2+2
0x6D8C	0x03A42000  	_Screen2+4
0x6D90	0x03A82000  	_Screen2+8
0x6D94	0x32040000  	_Screen2_Images+0
0x6D98	0x03AC2000  	_Screen2+12
0x6D9C	0x03A62000  	_Screen2+6
0x6DA0	0x03B02000  	_Screen3+0
0x6DA4	0x03B22000  	_Screen3+2
0x6DA8	0x03B42000  	_Screen3+4
0x6DAC	0x03B82000  	_Screen3+8
0x6DB0	0x7FF00000  	_Screen3_Images+0
0x6DB4	0x03BC2000  	_Screen3+12
0x6DB8	0x03B62000  	_Screen3+6
0x6DBC	0x03C02000  	_Screen4+0
0x6DC0	0x03C22000  	_Screen4+2
0x6DC4	0x03C42000  	_Screen4+4
0x6DC8	0x03C82000  	_Screen4+8
0x6DCC	0x70FC0000  	_Screen4_Images+0
0x6DD0	0x03CC2000  	_Screen4+12
0x6DD4	0x03C62000  	_Screen4+6
0x6DD8	0x03D02000  	_Screen5+0
0x6DDC	0x03D22000  	_Screen5+2
0x6DE0	0x03D42000  	_Screen5+4
0x6DE4	0x03D82000  	_Screen5+8
0x6DE8	0x2DDC0000  	_Screen5_Images+0
0x6DEC	0x03DC2000  	_Screen5+12
0x6DF0	0x03D62000  	_Screen5+6
0x6DF4	0x00C02000  	_Image1+0
0x6DF8	0x00C42000  	_Image1+4
0x6DFC	0x00C62000  	_Image1+6
0x6E00	0x00C82000  	_Image1+8
0x6E04	0x00CA2000  	_Image1+10
0x6E08	0x00CC2000  	_Image1+12
0x6E0C	0x00D62000  	_Image1+22
0x6E10	0x00D72000  	_Image1+23
0x6E14	0x00D02000  	_Image1+16
0x6E18	0x00D42000  	_Image1+20
0x6E1C	0x00D52000  	_Image1+21
0x6E20	0x00D82000  	_Image1+24
0x6E24	0x00DC2000  	_Image1+28
0x6E28	0x00E02000  	_Image1+32
0x6E2C	0x00E42000  	_Image1+36
0x6E30	0x00E82000  	_Image2+0
0x6E34	0x00EC2000  	_Image2+4
0x6E38	0x00EE2000  	_Image2+6
0x6E3C	0x00F02000  	_Image2+8
0x6E40	0x00F22000  	_Image2+10
0x6E44	0x00F42000  	_Image2+12
0x6E48	0x00FE2000  	_Image2+22
0x6E4C	0x00FF2000  	_Image2+23
0x6E50	0x00F82000  	_Image2+16
0x6E54	0x00FC2000  	_Image2+20
0x6E58	0x00FD2000  	_Image2+21
0x6E5C	0x01002000  	_Image2+24
0x6E60	0x01042000  	_Image2+28
0x6E64	0x01082000  	_Image2+32
0x6E68	0x010C2000  	_Image2+36
0x6E6C	0x01102000  	_Image3+0
0x6E70	0x01142000  	_Image3+4
0x6E74	0x01162000  	_Image3+6
0x6E78	0x01182000  	_Image3+8
0x6E7C	0x011A2000  	_Image3+10
0x6E80	0x011C2000  	_Image3+12
0x6E84	0x01262000  	_Image3+22
0x6E88	0x01272000  	_Image3+23
0x6E8C	0x01202000  	_Image3+16
0x6E90	0x01242000  	_Image3+20
0x6E94	0x01252000  	_Image3+21
0x6E98	0x01282000  	_Image3+24
0x6E9C	0x012C2000  	_Image3+28
0x6EA0	0x01302000  	_Image3+32
0x6EA4	0x01342000  	_Image3+36
0x6EA8	0x01382000  	_Image4+0
0x6EAC	0x013C2000  	_Image4+4
0x6EB0	0x013E2000  	_Image4+6
0x6EB4	0x01402000  	_Image4+8
0x6EB8	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 279 :: 		Image4.Width           = 120;
0x6EBA	0x2178    MOVS	R1, #120
0x6EBC	0x4827    LDR	R0, [PC, #156]
0x6EBE	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 280 :: 		Image4.Height          = 160;
0x6EC0	0x21A0    MOVS	R1, #160
0x6EC2	0x4827    LDR	R0, [PC, #156]
0x6EC4	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 281 :: 		Image4.Picture_Type    = 0;
0x6EC6	0x2100    MOVS	R1, #0
0x6EC8	0x4826    LDR	R0, [PC, #152]
0x6ECA	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 282 :: 		Image4.Picture_Ratio   = 1;
0x6ECC	0x2101    MOVS	R1, #1
0x6ECE	0x4826    LDR	R0, [PC, #152]
0x6ED0	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 283 :: 		Image4.Picture_Name    = F4_bmp;
0x6ED2	0xF24E11D3  MOVW	R1, #57811
0x6ED6	0x4825    LDR	R0, [PC, #148]
0x6ED8	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 284 :: 		Image4.Visible         = 1;
0x6EDA	0x2101    MOVS	R1, #1
0x6EDC	0x4824    LDR	R0, [PC, #144]
0x6EDE	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 285 :: 		Image4.Active          = 1;
0x6EE0	0x2101    MOVS	R1, #1
0x6EE2	0x4824    LDR	R0, [PC, #144]
0x6EE4	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 286 :: 		Image4.OnUpPtr         = 0;
0x6EE6	0x2100    MOVS	R1, #0
0x6EE8	0x4823    LDR	R0, [PC, #140]
0x6EEA	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 287 :: 		Image4.OnDownPtr       = 0;
0x6EEC	0x2100    MOVS	R1, #0
0x6EEE	0x4823    LDR	R0, [PC, #140]
0x6EF0	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 288 :: 		Image4.OnClickPtr      = 0;
0x6EF2	0x2100    MOVS	R1, #0
0x6EF4	0x4822    LDR	R0, [PC, #136]
0x6EF6	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 289 :: 		Image4.OnPressPtr      = 0;
0x6EF8	0x2100    MOVS	R1, #0
0x6EFA	0x4822    LDR	R0, [PC, #136]
0x6EFC	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 291 :: 		Image5.OwnerScreen     = &Screen5;
0x6EFE	0x4922    LDR	R1, [PC, #136]
0x6F00	0x4822    LDR	R0, [PC, #136]
0x6F02	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 292 :: 		Image5.Order           = 0;
0x6F04	0x2100    MOVS	R1, #0
0x6F06	0x4822    LDR	R0, [PC, #136]
0x6F08	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 293 :: 		Image5.Left            = 100;
0x6F0A	0x2164    MOVS	R1, #100
0x6F0C	0x4821    LDR	R0, [PC, #132]
0x6F0E	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 294 :: 		Image5.Top             = 40;
0x6F10	0x2128    MOVS	R1, #40
0x6F12	0x4821    LDR	R0, [PC, #132]
0x6F14	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 295 :: 		Image5.Width           = 120;
0x6F16	0x2178    MOVS	R1, #120
0x6F18	0x4820    LDR	R0, [PC, #128]
0x6F1A	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 296 :: 		Image5.Height          = 160;
0x6F1C	0x21A0    MOVS	R1, #160
0x6F1E	0x4820    LDR	R0, [PC, #128]
0x6F20	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 297 :: 		Image5.Picture_Type    = 0;
0x6F22	0x2100    MOVS	R1, #0
0x6F24	0x481F    LDR	R0, [PC, #124]
0x6F26	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 298 :: 		Image5.Picture_Ratio   = 1;
0x6F28	0x2101    MOVS	R1, #1
0x6F2A	0x481F    LDR	R0, [PC, #124]
0x6F2C	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 299 :: 		Image5.Picture_Name    = F4_bmp;
0x6F2E	0xF24E11D3  MOVW	R1, #57811
0x6F32	0x481E    LDR	R0, [PC, #120]
0x6F34	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 300 :: 		Image5.Visible         = 1;
0x6F36	0x2101    MOVS	R1, #1
0x6F38	0x481D    LDR	R0, [PC, #116]
0x6F3A	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 301 :: 		Image5.Active          = 1;
0x6F3C	0x2101    MOVS	R1, #1
0x6F3E	0x481D    LDR	R0, [PC, #116]
0x6F40	0x7001    STRB	R1, [R0, #0]
;DSP_Entrega1_SD.c, 302 :: 		Image5.OnUpPtr         = 0;
0x6F42	0x2100    MOVS	R1, #0
0x6F44	0x481C    LDR	R0, [PC, #112]
0x6F46	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 303 :: 		Image5.OnDownPtr       = 0;
0x6F48	0x2100    MOVS	R1, #0
0x6F4A	0x481C    LDR	R0, [PC, #112]
0x6F4C	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 304 :: 		Image5.OnClickPtr      = 0;
0x6F4E	0x2100    MOVS	R1, #0
0x6F50	0x481B    LDR	R0, [PC, #108]
0x6F52	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 305 :: 		Image5.OnPressPtr      = 0;
0x6F54	0x2100    MOVS	R1, #0
0x6F56	0x481B    LDR	R0, [PC, #108]
0x6F58	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 306 :: 		}
L_end_InitializeObjects:
0x6F5A	0x4770    BX	LR
0x6F5C	0x01422000  	_Image4+10
0x6F60	0x01442000  	_Image4+12
0x6F64	0x014E2000  	_Image4+22
0x6F68	0x014F2000  	_Image4+23
0x6F6C	0x01482000  	_Image4+16
0x6F70	0x014C2000  	_Image4+20
0x6F74	0x014D2000  	_Image4+21
0x6F78	0x01502000  	_Image4+24
0x6F7C	0x01542000  	_Image4+28
0x6F80	0x01582000  	_Image4+32
0x6F84	0x015C2000  	_Image4+36
0x6F88	0x03D02000  	_Screen5+0
0x6F8C	0x01602000  	_Image5+0
0x6F90	0x01642000  	_Image5+4
0x6F94	0x01662000  	_Image5+6
0x6F98	0x01682000  	_Image5+8
0x6F9C	0x016A2000  	_Image5+10
0x6FA0	0x016C2000  	_Image5+12
0x6FA4	0x01762000  	_Image5+22
0x6FA8	0x01772000  	_Image5+23
0x6FAC	0x01702000  	_Image5+16
0x6FB0	0x01742000  	_Image5+20
0x6FB4	0x01752000  	_Image5+21
0x6FB8	0x01782000  	_Image5+24
0x6FBC	0x017C2000  	_Image5+28
0x6FC0	0x01802000  	_Image5+32
0x6FC4	0x01842000  	_Image5+36
; end of DSP_Entrega1_SD_InitializeObjects
_Init_MCU:
;DSP_Entrega1_SD.c, 412 :: 		void Init_MCU() {
0x7048	0xB081    SUB	SP, SP, #4
0x704A	0xF8CDE000  STR	LR, [SP, #0]
;DSP_Entrega1_SD.c, 413 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_3);  //CAMBIAR E9 A D3
0x704E	0xF2400108  MOVW	R1, #8
0x7052	0x4804    LDR	R0, [PC, #16]
0x7054	0xF7FFFB34  BL	_GPIO_Digital_Output+0
;DSP_Entrega1_SD.c, 415 :: 		TFT_Set_Default_Mode();
0x7058	0xF7FFF926  BL	_TFT_Set_Default_Mode+0
;DSP_Entrega1_SD.c, 417 :: 		}
L_end_Init_MCU:
0x705C	0xF8DDE000  LDR	LR, [SP, #0]
0x7060	0xB001    ADD	SP, SP, #4
0x7062	0x4770    BX	LR
0x7064	0x0C004002  	GPIOD_BASE+0
; end of _Init_MCU
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4303 :: 		
0x62A8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4304 :: 		
0x62AA	0x2100    MOVS	R1, #0
0x62AC	0x4804    LDR	R0, [PC, #16]
0x62AE	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4305 :: 		
0x62B0	0x2100    MOVS	R1, #0
0x62B2	0x4804    LDR	R0, [PC, #16]
0x62B4	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4306 :: 		
0x62B6	0x2100    MOVS	R1, #0
0x62B8	0x4803    LDR	R0, [PC, #12]
0x62BA	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4307 :: 		
L_end_TFT_Set_Default_Mode:
0x62BC	0xB001    ADD	SP, SP, #4
0x62BE	0x4770    BX	LR
0x62C0	0x00B82000  	__Lib_TFT_Ptr_Set+0
0x62C4	0x00932000  	__Lib_TFT___no_acceleration+0
0x62C8	0x00BA2000  	__Lib_TFT___MM_plus+0
; end of _TFT_Set_Default_Mode
_Init_Ext_Mem:
;DSP_Entrega1_SD.c, 419 :: 		void Init_Ext_Mem() {
0x6FC8	0xB081    SUB	SP, SP, #4
0x6FCA	0xF8CDE000  STR	LR, [SP, #0]
;DSP_Entrega1_SD.c, 424 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x6FCE	0x4A18    LDR	R2, [PC, #96]
;DSP_Entrega1_SD.c, 423 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x6FD0	0xF2403104  MOVW	R1, #772
;DSP_Entrega1_SD.c, 421 :: 		SPI3_Init_Advanced(_SPI_FPCLK_DIV64, _SPI_MASTER | _SPI_8_BIT |
0x6FD4	0x2005    MOVS	R0, #5
;DSP_Entrega1_SD.c, 424 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x6FD6	0xF7FFF93D  BL	_SPI3_Init_Advanced+0
;DSP_Entrega1_SD.c, 426 :: 		Delay_ms(10);
0x6FDA	0xF24D0753  MOVW	R7, #53331
0x6FDE	0xF2C00700  MOVT	R7, #0
L_Init_Ext_Mem29:
0x6FE2	0x1E7F    SUBS	R7, R7, #1
0x6FE4	0xD1FD    BNE	L_Init_Ext_Mem29
0x6FE6	0xBF00    NOP
0x6FE8	0xBF00    NOP
0x6FEA	0xBF00    NOP
0x6FEC	0xBF00    NOP
0x6FEE	0xBF00    NOP
0x6FF0	0xBF00    NOP
;DSP_Entrega1_SD.c, 445 :: 		estado_SD = Mmc_Fat_Init();
0x6FF2	0xF7FFFB01  BL	_Mmc_Fat_Init+0
0x6FF6	0x490F    LDR	R1, [PC, #60]
0x6FF8	0x7008    STRB	R0, [R1, #0]
;DSP_Entrega1_SD.c, 447 :: 		if (!estado_SD) {
0x6FFA	0xB9A8    CBNZ	R0, L_Init_Ext_Mem31
;DSP_Entrega1_SD.c, 449 :: 		SPI3_CR1 = 0;    //  ??????
0x6FFC	0x2100    MOVS	R1, #0
0x6FFE	0x480E    LDR	R0, [PC, #56]
0x7000	0x6001    STR	R1, [R0, #0]
;DSP_Entrega1_SD.c, 455 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x7002	0x4A0B    LDR	R2, [PC, #44]
;DSP_Entrega1_SD.c, 454 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x7004	0xF2403104  MOVW	R1, #772
;DSP_Entrega1_SD.c, 452 :: 		SPI3_Init_Advanced(_SPI_FPCLK_DIV2, _SPI_MASTER | _SPI_8_BIT |
0x7008	0x2000    MOVS	R0, #0
;DSP_Entrega1_SD.c, 455 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x700A	0xF7FFF923  BL	_SPI3_Init_Advanced+0
;DSP_Entrega1_SD.c, 472 :: 		estado_File = Mmc_Fat_Assign("entregaa.RES", 0);
0x700E	0x480B    LDR	R0, [PC, #44]
0x7010	0x2100    MOVS	R1, #0
0x7012	0xF7FFFB0F  BL	_Mmc_Fat_Assign+0
0x7016	0x490A    LDR	R1, [PC, #40]
0x7018	0x8008    STRH	R0, [R1, #0]
;DSP_Entrega1_SD.c, 473 :: 		if(estado_File == 1) Mmc_Fat_Reset(&res_file_size);
0x701A	0x4608    MOV	R0, R1
0x701C	0x8800    LDRH	R0, [R0, #0]
0x701E	0x2801    CMP	R0, #1
0x7020	0xD102    BNE	L_Init_Ext_Mem32
0x7022	0x4808    LDR	R0, [PC, #32]
0x7024	0xF7FFFBB6  BL	_Mmc_Fat_Reset+0
L_Init_Ext_Mem32:
;DSP_Entrega1_SD.c, 474 :: 		}
L_Init_Ext_Mem31:
;DSP_Entrega1_SD.c, 475 :: 		}
L_end_Init_Ext_Mem:
0x7028	0xF8DDE000  LDR	LR, [SP, #0]
0x702C	0xB001    ADD	SP, SP, #4
0x702E	0x4770    BX	LR
0x7030	0x7F700000  	__GPIO_MODULE_SPI3_PC10_11_12+0
0x7034	0x01882000  	_estado_SD+0
0x7038	0x3C004000  	SPI3_CR1+0
0x703C	0x007B2000  	?lstr7_DSP_Entrega1_SD+0
0x7040	0x018A2000  	_estado_File+0
0x7044	0x018C2000  	_res_file_size+0
; end of _Init_Ext_Mem
_SPI3_Init_Advanced:
;__Lib_SPI_1234.c, 269 :: 		
; module start address is: 8 (R2)
0x6254	0xB083    SUB	SP, SP, #12
0x6256	0xF8CDE000  STR	LR, [SP, #0]
0x625A	0xF88D0004  STRB	R0, [SP, #4]
0x625E	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_1234.c, 272 :: 		
0x6260	0x4C0B    LDR	R4, [PC, #44]
0x6262	0x4B0C    LDR	R3, [PC, #48]
0x6264	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_1234.c, 273 :: 		
0x6266	0x4C0C    LDR	R4, [PC, #48]
0x6268	0x4B0C    LDR	R3, [PC, #48]
0x626A	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_1234.c, 275 :: 		
0x626C	0x2401    MOVS	R4, #1
0x626E	0xB264    SXTB	R4, R4
0x6270	0x4B0B    LDR	R3, [PC, #44]
0x6272	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_1234.c, 278 :: 		
0x6274	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x6276	0xF7FFFDC3  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_1234.c, 281 :: 		
0x627A	0x9A02    LDR	R2, [SP, #8]
0x627C	0xF89D1004  LDRB	R1, [SP, #4]
0x6280	0x4808    LDR	R0, [PC, #32]
0x6282	0xF7FFFEF5  BL	__Lib_SPI_1234_SPIx_Init_Advanced+0
;__Lib_SPI_1234.c, 282 :: 		
L_end_SPI3_Init_Advanced:
0x6286	0xF8DDE000  LDR	LR, [SP, #0]
0x628A	0xB003    ADD	SP, SP, #12
0x628C	0x4770    BX	LR
0x628E	0xBF00    NOP
0x6290	0x2D610000  	_SPI3_Read+0
0x6294	0x06DC2000  	_SPI_Rd_Ptr+0
0x6298	0x53090000  	_SPI3_Write+0
0x629C	0x07002000  	_SPI_Wr_Ptr+0
0x62A0	0x083C4247  	RCC_APB1ENR+0
0x62A4	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F44x.c, 219 :: 		
; module start address is: 0 (R0)
0x5E00	0xB083    SUB	SP, SP, #12
0x5E02	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F44x.c, 222 :: 		
; i start address is: 16 (R4)
0x5E06	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F44x.c, 223 :: 		
L_GPIO_Alternate_Function_Enable63:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x5E08	0x00A1    LSLS	R1, R4, #2
0x5E0A	0x1841    ADDS	R1, R0, R1
0x5E0C	0x6809    LDR	R1, [R1, #0]
0x5E0E	0xF1B13FFF  CMP	R1, #-1
0x5E12	0xD014    BEQ	L_GPIO_Alternate_Function_Enable64
;__Lib_GPIO_32F44x.c, 224 :: 		
0x5E14	0xF2000134  ADDW	R1, R0, #52
0x5E18	0x00A3    LSLS	R3, R4, #2
0x5E1A	0x18C9    ADDS	R1, R1, R3
0x5E1C	0x6809    LDR	R1, [R1, #0]
0x5E1E	0x460A    MOV	R2, R1
0x5E20	0x18C1    ADDS	R1, R0, R3
0x5E22	0x6809    LDR	R1, [R1, #0]
0x5E24	0x9001    STR	R0, [SP, #4]
0x5E26	0xF8AD4008  STRH	R4, [SP, #8]
0x5E2A	0x4608    MOV	R0, R1
0x5E2C	0x4611    MOV	R1, R2
0x5E2E	0xF7FDFFF5  BL	__Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function+0
0x5E32	0xF8BD4008  LDRH	R4, [SP, #8]
0x5E36	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F44x.c, 225 :: 		
0x5E38	0x1C64    ADDS	R4, R4, #1
0x5E3A	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F44x.c, 226 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x5E3C	0xE7E4    B	L_GPIO_Alternate_Function_Enable63
L_GPIO_Alternate_Function_Enable64:
;__Lib_GPIO_32F44x.c, 227 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x5E3E	0xF8DDE000  LDR	LR, [SP, #0]
0x5E42	0xB003    ADD	SP, SP, #12
0x5E44	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F44x.c, 187 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x3E1C	0xB083    SUB	SP, SP, #12
0x3E1E	0xF8CDE000  STR	LR, [SP, #0]
0x3E22	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F44x.c, 192 :: 		
0x3E24	0xF00403FF  AND	R3, R4, #255
0x3E28	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x3E2A	0x4610    MOV	R0, R2
;__Lib_GPIO_32F44x.c, 193 :: 		
0x3E2C	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x3E30	0x4694    MOV	R12, R2
;__Lib_GPIO_32F44x.c, 194 :: 		
0x3E32	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x3E34	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x3E38	0x4693    MOV	R11, R2
;__Lib_GPIO_32F44x.c, 196 :: 		
0x3E3A	0xE017    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function52
; port end address is: 0 (R0)
;__Lib_GPIO_32F44x.c, 197 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function54:
0x3E3C	0x4A2A    LDR	R2, [PC, #168]
0x3E3E	0x9202    STR	R2, [SP, #8]
0x3E40	0xE024    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 198 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function55:
0x3E42	0x4A2A    LDR	R2, [PC, #168]
0x3E44	0x9202    STR	R2, [SP, #8]
0x3E46	0xE021    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 199 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function56:
0x3E48	0x4A29    LDR	R2, [PC, #164]
0x3E4A	0x9202    STR	R2, [SP, #8]
0x3E4C	0xE01E    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 200 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function57:
0x3E4E	0x4A29    LDR	R2, [PC, #164]
0x3E50	0x9202    STR	R2, [SP, #8]
0x3E52	0xE01B    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 201 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function58:
0x3E54	0x4A28    LDR	R2, [PC, #160]
0x3E56	0x9202    STR	R2, [SP, #8]
0x3E58	0xE018    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 202 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function59:
0x3E5A	0x4A28    LDR	R2, [PC, #160]
0x3E5C	0x9202    STR	R2, [SP, #8]
0x3E5E	0xE015    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 203 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function60:
0x3E60	0x4A27    LDR	R2, [PC, #156]
0x3E62	0x9202    STR	R2, [SP, #8]
0x3E64	0xE012    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 204 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function61:
0x3E66	0x4A27    LDR	R2, [PC, #156]
0x3E68	0x9202    STR	R2, [SP, #8]
0x3E6A	0xE00F    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53
;__Lib_GPIO_32F44x.c, 205 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function52:
; port start address is: 0 (R0)
0x3E6C	0x2800    CMP	R0, #0
0x3E6E	0xD0E5    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function54
0x3E70	0x2801    CMP	R0, #1
0x3E72	0xD0E6    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function55
0x3E74	0x2802    CMP	R0, #2
0x3E76	0xD0E7    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function56
0x3E78	0x2803    CMP	R0, #3
0x3E7A	0xD0E8    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function57
0x3E7C	0x2804    CMP	R0, #4
0x3E7E	0xD0E9    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function58
0x3E80	0x2805    CMP	R0, #5
0x3E82	0xD0EA    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function59
0x3E84	0x2806    CMP	R0, #6
0x3E86	0xD0EB    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function60
0x3E88	0x2807    CMP	R0, #7
0x3E8A	0xD0EC    BEQ	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function61
; port end address is: 0 (R0)
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function53:
;__Lib_GPIO_32F44x.c, 207 :: 		
0x3E8C	0x2201    MOVS	R2, #1
0x3E8E	0xB212    SXTH	R2, R2
0x3E90	0xFA02F20C  LSL	R2, R2, R12
0x3E94	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x3E98	0x9802    LDR	R0, [SP, #8]
0x3E9A	0x460A    MOV	R2, R1
0x3E9C	0xF8BD1004  LDRH	R1, [SP, #4]
0x3EA0	0xF002FA92  BL	_GPIO_Config+0
;__Lib_GPIO_32F44x.c, 209 :: 		
0x3EA4	0x9A02    LDR	R2, [SP, #8]
0x3EA6	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F44x.c, 210 :: 		
0x3EAA	0xF1BC0F07  CMP	R12, #7
0x3EAE	0xD908    BLS	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function87
;__Lib_GPIO_32F44x.c, 211 :: 		
0x3EB0	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x3EB2	0x4610    MOV	R0, R2
;__Lib_GPIO_32F44x.c, 212 :: 		
0x3EB4	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x3EB8	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x3EBA	0x9101    STR	R1, [SP, #4]
0x3EBC	0x4601    MOV	R1, R0
0x3EBE	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F44x.c, 213 :: 		
0x3EC0	0xE000    B	L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function62
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function87:
;__Lib_GPIO_32F44x.c, 210 :: 		
0x3EC2	0x4660    MOV	R0, R12
;__Lib_GPIO_32F44x.c, 213 :: 		
L___Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function62:
;__Lib_GPIO_32F44x.c, 214 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x3EC4	0x0083    LSLS	R3, R0, #2
0x3EC6	0xF04F020F  MOV	R2, #15
0x3ECA	0x409A    LSLS	R2, R3
0x3ECC	0x43D3    MVN	R3, R2
0x3ECE	0x680A    LDR	R2, [R1, #0]
0x3ED0	0x401A    ANDS	R2, R3
0x3ED2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F44x.c, 215 :: 		
0x3ED4	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x3ED6	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x3EDA	0x680A    LDR	R2, [R1, #0]
0x3EDC	0x431A    ORRS	R2, R3
0x3EDE	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F44x.c, 216 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x3EE0	0xF8DDE000  LDR	LR, [SP, #0]
0x3EE4	0xB003    ADD	SP, SP, #12
0x3EE6	0x4770    BX	LR
0x3EE8	0x00004002  	#1073872896
0x3EEC	0x04004002  	#1073873920
0x3EF0	0x08004002  	#1073874944
0x3EF4	0x0C004002  	#1073875968
0x3EF8	0x10004002  	#1073876992
0x3EFC	0x14004002  	#1073878016
0x3F00	0x18004002  	#1073879040
0x3F04	0x1C004002  	#1073880064
; end of __Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function
__Lib_SPI_1234_SPIx_Init_Advanced:
;__Lib_SPI_1234.c, 62 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x6070	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_1234.c, 68 :: 		
0x6072	0x2300    MOVS	R3, #0
0x6074	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_1234.c, 71 :: 		
0x6076	0x00CB    LSLS	R3, R1, #3
0x6078	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x607A	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_1234.c, 74 :: 		
0x607E	0x6804    LDR	R4, [R0, #0]
0x6080	0xB29B    UXTH	R3, R3
0x6082	0xEA440303  ORR	R3, R4, R3, LSL #0
0x6086	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_1234.c, 77 :: 		
0x6088	0x1D05    ADDS	R5, R0, #4
0x608A	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x608C	0x461C    MOV	R4, R3
0x608E	0x682B    LDR	R3, [R5, #0]
0x6090	0xF3640382  BFI	R3, R4, #2, #1
0x6094	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_1234.c, 79 :: 		
0x6096	0xF200051C  ADDW	R5, R0, #28
0x609A	0x2400    MOVS	R4, #0
0x609C	0x682B    LDR	R3, [R5, #0]
0x609E	0xF36423CB  BFI	R3, R4, #11, #1
0x60A2	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_1234.c, 80 :: 		
0x60A4	0x2401    MOVS	R4, #1
0x60A6	0x6803    LDR	R3, [R0, #0]
0x60A8	0xF3641386  BFI	R3, R4, #6, #1
0x60AC	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_1234.c, 81 :: 		
L_end_SPIx_Init_Advanced:
0x60AE	0xB001    ADD	SP, SP, #4
0x60B0	0x4770    BX	LR
; end of __Lib_SPI_1234_SPIx_Init_Advanced
_Mmc_Fat_Init:
;__Lib_MmcFat16.c, 2134 :: 		
0x65F8	0xB082    SUB	SP, SP, #8
0x65FA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 2136 :: 		
; rslt start address is: 8 (R2)
0x65FE	0x2200    MOVS	R2, #0
; rslt end address is: 8 (R2)
;__Lib_MmcFat16.c, 2139 :: 		
L_Mmc_Fat_Init326:
;__Lib_MmcFat16.c, 2141 :: 		
; rslt start address is: 8 (R2)
0x6600	0xF88D2004  STRB	R2, [SP, #4]
0x6604	0xF7FFFD28  BL	_Mmc_Init+0
0x6608	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_MmcFat16.c, 2142 :: 		
0x660C	0x1C51    ADDS	R1, R2, #1
; rslt end address is: 8 (R2)
; rslt start address is: 4 (R1)
;__Lib_MmcFat16.c, 2144 :: 		
0x660E	0xB2C0    UXTB	R0, R0
0x6610	0xB118    CBZ	R0, L__Mmc_Fat_Init461
0x6612	0x2932    CMP	R1, #50
0x6614	0xD201    BCS	L__Mmc_Fat_Init460
0x6616	0xB2CA    UXTB	R2, R1
0x6618	0xE7F2    B	L_Mmc_Fat_Init326
L__Mmc_Fat_Init461:
L__Mmc_Fat_Init460:
;__Lib_MmcFat16.c, 2146 :: 		
0x661A	0x2932    CMP	R1, #50
0x661C	0xD301    BCC	L_Mmc_Fat_Init331
; rslt end address is: 4 (R1)
;__Lib_MmcFat16.c, 2147 :: 		
0x661E	0x20FF    MOVS	R0, #255
0x6620	0xE003    B	L_end_Mmc_Fat_Init
L_Mmc_Fat_Init331:
;__Lib_MmcFat16.c, 2148 :: 		
0x6622	0xF7FFFC11  BL	_Mmc_Init_Vars+0
;__Lib_MmcFat16.c, 2151 :: 		
0x6626	0xF7FFFD45  BL	__Lib_MmcFat16_Mmc_Fat_Get_Info+0
;__Lib_MmcFat16.c, 2152 :: 		
;__Lib_MmcFat16.c, 2153 :: 		
L_end_Mmc_Fat_Init:
0x662A	0xF8DDE000  LDR	LR, [SP, #0]
0x662E	0xB002    ADD	SP, SP, #8
0x6630	0x4770    BX	LR
; end of _Mmc_Fat_Init
_Mmc_Init:
;__Lib_Mmc_SDIO.c, 100 :: 		
0x6058	0xB081    SUB	SP, SP, #4
0x605A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 101 :: 		
0x605E	0x4C03    LDR	R4, [PC, #12]
0x6060	0x6824    LDR	R4, [R4, #0]
0x6062	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 102 :: 		
L_end_Mmc_Init:
0x6064	0xF8DDE000  LDR	LR, [SP, #0]
0x6068	0xB001    ADD	SP, SP, #4
0x606A	0x4770    BX	LR
0x606C	0x00B42000  	__Lib_Mmc_SDIO_Mmc_Init_Ptr+0
; end of _Mmc_Init
__Lib_Mmc_SDIO_Mmc_Init_SPI:
;__Lib_Mmc_SDIO.c, 312 :: 		
0x413C	0xB083    SUB	SP, SP, #12
0x413E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 316 :: 		
0x4142	0x2105    MOVS	R1, #5
0x4144	0x483C    LDR	R0, [PC, #240]
0x4146	0x7001    STRB	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 319 :: 		
0x4148	0xF6404014  MOVW	R0, #lo_addr(Mmc_Chip_Select+0)
;__Lib_Mmc_SDIO.c, 320 :: 		
0x414C	0xF2C40002  MOVT	R0, #hi_addr(Mmc_Chip_Select+0)
;__Lib_Mmc_SDIO.c, 321 :: 		
0x4150	0xF04F0101  MOV	R1, #1
;__Lib_Mmc_SDIO.c, 322 :: 		
0x4154	0xEA4F31C1  LSL	R1, R1, BitPos(Mmc_Chip_Select+0)
;__Lib_Mmc_SDIO.c, 324 :: 		
0x4158	0x4A38    LDR	R2, [PC, #224]
0x415A	0xB289    UXTH	R1, R1
0x415C	0xF002F934  BL	_GPIO_Config+0
;__Lib_Mmc_SDIO.c, 326 :: 		
0x4160	0xF7FEFE1A  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 329 :: 		
; cnt start address is: 4 (R1)
0x4164	0x2100    MOVS	R1, #0
; cnt end address is: 4 (R1)
L___Lib_Mmc_SDIO_Mmc_Init_SPI22:
; cnt start address is: 4 (R1)
0x4166	0x290A    CMP	R1, #10
0x4168	0xD20A    BCS	L___Lib_Mmc_SDIO_Mmc_Init_SPI23
;__Lib_Mmc_SDIO.c, 330 :: 		
0x416A	0xF8AD1004  STRH	R1, [SP, #4]
0x416E	0x20FF    MOVS	R0, #255
0x4170	0x4C33    LDR	R4, [PC, #204]
0x4172	0x6824    LDR	R4, [R4, #0]
0x4174	0x47A0    BLX	R4
0x4176	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 329 :: 		
0x417A	0x1C48    ADDS	R0, R1, #1
; cnt end address is: 4 (R1)
; cnt start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 330 :: 		
0x417C	0xB281    UXTH	R1, R0
; cnt end address is: 0 (R0)
0x417E	0xE7F2    B	L___Lib_Mmc_SDIO_Mmc_Init_SPI22
L___Lib_Mmc_SDIO_Mmc_Init_SPI23:
;__Lib_Mmc_SDIO.c, 334 :: 		
0x4180	0xF7FEFFDE  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 336 :: 		
0x4184	0x2295    MOVS	R2, #149
0x4186	0x2100    MOVS	R1, #0
0x4188	0x2000    MOVS	R0, #0
0x418A	0xF7FEFFE3  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x418E	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 337 :: 		
0x4192	0xF7FEFE01  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 340 :: 		
0x4196	0xF8BD0008  LDRH	R0, [SP, #8]
0x419A	0x2801    CMP	R0, #1
0x419C	0xD001    BEQ	L___Lib_Mmc_SDIO_Mmc_Init_SPI25
;__Lib_Mmc_SDIO.c, 341 :: 		
0x419E	0x2001    MOVS	R0, #1
0x41A0	0xE046    B	L_end_Mmc_Init_SPI
L___Lib_Mmc_SDIO_Mmc_Init_SPI25:
;__Lib_Mmc_SDIO.c, 343 :: 		
0x41A2	0xF7FEFFCD  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 344 :: 		
0x41A6	0x2287    MOVS	R2, #135
0x41A8	0xF24011AA  MOVW	R1, #426
0x41AC	0x2008    MOVS	R0, #8
0x41AE	0xF7FEFFD1  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x41B2	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 346 :: 		
0x41B6	0x20FF    MOVS	R0, #255
0x41B8	0x4C21    LDR	R4, [PC, #132]
0x41BA	0x6824    LDR	R4, [R4, #0]
0x41BC	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 347 :: 		
0x41BE	0x20FF    MOVS	R0, #255
0x41C0	0x4C1F    LDR	R4, [PC, #124]
0x41C2	0x6824    LDR	R4, [R4, #0]
0x41C4	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 348 :: 		
0x41C6	0x20FF    MOVS	R0, #255
0x41C8	0x4C1D    LDR	R4, [PC, #116]
0x41CA	0x6824    LDR	R4, [R4, #0]
0x41CC	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 349 :: 		
0x41CE	0x20FF    MOVS	R0, #255
0x41D0	0x4C1B    LDR	R4, [PC, #108]
0x41D2	0x6824    LDR	R4, [R4, #0]
0x41D4	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 350 :: 		
0x41D6	0xF7FEFDDF  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 353 :: 		
0x41DA	0xF8BD0008  LDRH	R0, [SP, #8]
0x41DE	0x2801    CMP	R0, #1
0x41E0	0xD007    BEQ	L___Lib_Mmc_SDIO_Mmc_Init_SPI26
;__Lib_Mmc_SDIO.c, 355 :: 		
0x41E2	0x2001    MOVS	R0, #1
0x41E4	0xF7FEFE24  BL	__Lib_Mmc_SDIO_Mmc_UnIdle_SPI+0
0x41E8	0xB110    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SPI27
;__Lib_Mmc_SDIO.c, 356 :: 		
0x41EA	0x2000    MOVS	R0, #0
0x41EC	0xF7FEFE20  BL	__Lib_Mmc_SDIO_Mmc_UnIdle_SPI+0
L___Lib_Mmc_SDIO_Mmc_Init_SPI27:
;__Lib_Mmc_SDIO.c, 357 :: 		
0x41F0	0xE002    B	L___Lib_Mmc_SDIO_Mmc_Init_SPI28
L___Lib_Mmc_SDIO_Mmc_Init_SPI26:
;__Lib_Mmc_SDIO.c, 360 :: 		
0x41F2	0x2002    MOVS	R0, #2
0x41F4	0xF7FEFE1C  BL	__Lib_Mmc_SDIO_Mmc_UnIdle_SPI+0
;__Lib_Mmc_SDIO.c, 361 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI28:
;__Lib_Mmc_SDIO.c, 364 :: 		
0x41F8	0x480F    LDR	R0, [PC, #60]
0x41FA	0x7800    LDRB	R0, [R0, #0]
0x41FC	0x2805    CMP	R0, #5
0x41FE	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Init_SPI29
;__Lib_Mmc_SDIO.c, 365 :: 		
0x4200	0x2002    MOVS	R0, #2
0x4202	0xE015    B	L_end_Mmc_Init_SPI
L___Lib_Mmc_SDIO_Mmc_Init_SPI29:
;__Lib_Mmc_SDIO.c, 367 :: 		
0x4204	0x480C    LDR	R0, [PC, #48]
0x4206	0x7800    LDRB	R0, [R0, #0]
0x4208	0x2804    CMP	R0, #4
0x420A	0xD010    BEQ	L___Lib_Mmc_SDIO_Mmc_Init_SPI30
;__Lib_Mmc_SDIO.c, 369 :: 		
0x420C	0xF7FEFF98  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 371 :: 		
0x4210	0x22FF    MOVS	R2, #255
0x4212	0xF2402100  MOVW	R1, #512
0x4216	0x2010    MOVS	R0, #16
0x4218	0xF7FEFF9C  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x421C	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 372 :: 		
0x4220	0xF7FEFDBA  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 374 :: 		
0x4224	0xF8BD0008  LDRH	R0, [SP, #8]
0x4228	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SPI31
;__Lib_Mmc_SDIO.c, 375 :: 		
0x422A	0x2003    MOVS	R0, #3
0x422C	0xE000    B	L_end_Mmc_Init_SPI
L___Lib_Mmc_SDIO_Mmc_Init_SPI31:
;__Lib_Mmc_SDIO.c, 376 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI30:
;__Lib_Mmc_SDIO.c, 378 :: 		
0x422E	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 379 :: 		
L_end_Mmc_Init_SPI:
0x4230	0xF8DDE000  LDR	LR, [SP, #0]
0x4234	0xB003    ADD	SP, SP, #12
0x4236	0x4770    BX	LR
0x4238	0x00912000  	__Lib_Mmc_SDIO_cardType+0
0x423C	0x00140008  	#524308
0x4240	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Init_SPI
_SPI1_Read:
;__Lib_SPI_1234.c, 107 :: 		
; data_out start address is: 0 (R0)
0x2E14	0xB081    SUB	SP, SP, #4
0x2E16	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_1234.c, 109 :: 		
0x2E1A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x2E1C	0x4803    LDR	R0, [PC, #12]
0x2E1E	0xF7FDFDDF  BL	__Lib_SPI_1234_SPIx_Read+0
;__Lib_SPI_1234.c, 110 :: 		
L_end_SPI1_Read:
0x2E22	0xF8DDE000  LDR	LR, [SP, #0]
0x2E26	0xB001    ADD	SP, SP, #4
0x2E28	0x4770    BX	LR
0x2E2A	0xBF00    NOP
0x2E2C	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
__Lib_SPI_1234_SPIx_Read:
;__Lib_SPI_1234.c, 88 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x09E0	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_1234.c, 91 :: 		
0x09E2	0xF200020C  ADDW	R2, R0, #12
0x09E6	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_1234.c, 94 :: 		
L___Lib_SPI_1234_SPIx_Read0:
; base start address is: 0 (R0)
0x09E8	0xF2000208  ADDW	R2, R0, #8
0x09EC	0x6813    LDR	R3, [R2, #0]
0x09EE	0xF3C30200  UBFX	R2, R3, #0, #1
0x09F2	0xB902    CBNZ	R2, L___Lib_SPI_1234_SPIx_Read1
0x09F4	0xE7F8    B	L___Lib_SPI_1234_SPIx_Read0
L___Lib_SPI_1234_SPIx_Read1:
;__Lib_SPI_1234.c, 96 :: 		
0x09F6	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x09FA	0x6812    LDR	R2, [R2, #0]
0x09FC	0xB290    UXTH	R0, R2
;__Lib_SPI_1234.c, 97 :: 		
L_end_SPIx_Read:
0x09FE	0xB001    ADD	SP, SP, #4
0x0A00	0x4770    BX	LR
; end of __Lib_SPI_1234_SPIx_Read
_SPI2_Read:
;__Lib_SPI_1234.c, 178 :: 		
; data_out start address is: 0 (R0)
0x2DC0	0xB081    SUB	SP, SP, #4
0x2DC2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_1234.c, 180 :: 		
0x2DC6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x2DC8	0x4803    LDR	R0, [PC, #12]
0x2DCA	0xF7FDFE09  BL	__Lib_SPI_1234_SPIx_Read+0
;__Lib_SPI_1234.c, 181 :: 		
L_end_SPI2_Read:
0x2DCE	0xF8DDE000  LDR	LR, [SP, #0]
0x2DD2	0xB001    ADD	SP, SP, #4
0x2DD4	0x4770    BX	LR
0x2DD6	0xBF00    NOP
0x2DD8	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_1234.c, 249 :: 		
; data_out start address is: 0 (R0)
0x2D60	0xB081    SUB	SP, SP, #4
0x2D62	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_1234.c, 251 :: 		
0x2D66	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x2D68	0x4803    LDR	R0, [PC, #12]
0x2D6A	0xF7FDFE39  BL	__Lib_SPI_1234_SPIx_Read+0
;__Lib_SPI_1234.c, 252 :: 		
L_end_SPI3_Read:
0x2D6E	0xF8DDE000  LDR	LR, [SP, #0]
0x2D72	0xB001    ADD	SP, SP, #4
0x2D74	0x4770    BX	LR
0x2D76	0xBF00    NOP
0x2D78	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
_SPI4_Read:
;__Lib_SPI_1234.c, 320 :: 		
; data_out start address is: 0 (R0)
0x2D7C	0xB081    SUB	SP, SP, #4
0x2D7E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_1234.c, 322 :: 		
0x2D82	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x2D84	0x4803    LDR	R0, [PC, #12]
0x2D86	0xF7FDFE2B  BL	__Lib_SPI_1234_SPIx_Read+0
;__Lib_SPI_1234.c, 323 :: 		
L_end_SPI4_Read:
0x2D8A	0xF8DDE000  LDR	LR, [SP, #0]
0x2D8E	0xB001    ADD	SP, SP, #4
0x2D90	0x4770    BX	LR
0x2D92	0xBF00    NOP
0x2D94	0x34004001  	SPI4_CR1+0
; end of _SPI4_Read
__Lib_Mmc_SDIO_Mmc_DeSelect_SPI:
;__Lib_Mmc_SDIO.c, 203 :: 		
0x2D98	0xB081    SUB	SP, SP, #4
0x2D9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 205 :: 		
0x2D9E	0x2101    MOVS	R1, #1
0x2DA0	0xB249    SXTB	R1, R1
0x2DA2	0x4805    LDR	R0, [PC, #20]
0x2DA4	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 209 :: 		
0x2DA6	0x20FF    MOVS	R0, #255
0x2DA8	0x4C04    LDR	R4, [PC, #16]
0x2DAA	0x6824    LDR	R4, [R4, #0]
0x2DAC	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 210 :: 		
L_end_Mmc_DeSelect_SPI:
0x2DAE	0xF8DDE000  LDR	LR, [SP, #0]
0x2DB2	0xB001    ADD	SP, SP, #4
0x2DB4	0x4770    BX	LR
0x2DB6	0xBF00    NOP
0x2DB8	0x82BC4241  	Mmc_Chip_Select+0
0x2DBC	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_DeSelect_SPI
__Lib_Mmc_SDIO_Mmc_Select_SPI:
;__Lib_Mmc_SDIO.c, 185 :: 		
0x3140	0xB081    SUB	SP, SP, #4
;__Lib_Mmc_SDIO.c, 187 :: 		
0x3142	0x2100    MOVS	R1, #0
0x3144	0xB249    SXTB	R1, R1
0x3146	0x4802    LDR	R0, [PC, #8]
0x3148	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 197 :: 		
L_end_Mmc_Select_SPI:
0x314A	0xB001    ADD	SP, SP, #4
0x314C	0x4770    BX	LR
0x314E	0xBF00    NOP
0x3150	0x82BC4241  	Mmc_Chip_Select+0
; end of __Lib_Mmc_SDIO_Mmc_Select_SPI
__Lib_Mmc_SDIO_Mmc_Send_Command_SPI:
;__Lib_Mmc_SDIO.c, 217 :: 		
; partial_cmm start address is: 0 (R0)
0x3154	0xB084    SUB	SP, SP, #16
0x3156	0xF8CDE000  STR	LR, [SP, #0]
0x315A	0x9102    STR	R1, [SP, #8]
0x315C	0xF88D200C  STRB	R2, [SP, #12]
; partial_cmm end address is: 0 (R0)
; partial_cmm start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 221 :: 		
0x3160	0xF2000440  ADDW	R4, R0, #64
; partial_cmm end address is: 0 (R0)
0x3164	0xB2A0    UXTH	R0, R4
0x3166	0x4C1F    LDR	R4, [PC, #124]
0x3168	0x6824    LDR	R4, [R4, #0]
0x316A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 222 :: 		
0x316C	0xAB02    ADD	R3, SP, #8
0x316E	0x1CDB    ADDS	R3, R3, #3
0x3170	0x781B    LDRB	R3, [R3, #0]
0x3172	0xB2DC    UXTB	R4, R3
0x3174	0xB2A0    UXTH	R0, R4
0x3176	0x4C1B    LDR	R4, [PC, #108]
0x3178	0x6824    LDR	R4, [R4, #0]
0x317A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 223 :: 		
0x317C	0xAB02    ADD	R3, SP, #8
0x317E	0x1C9B    ADDS	R3, R3, #2
0x3180	0x781B    LDRB	R3, [R3, #0]
0x3182	0xB2DC    UXTB	R4, R3
0x3184	0xB2A0    UXTH	R0, R4
0x3186	0x4C17    LDR	R4, [PC, #92]
0x3188	0x6824    LDR	R4, [R4, #0]
0x318A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 224 :: 		
0x318C	0xAB02    ADD	R3, SP, #8
0x318E	0x1C5B    ADDS	R3, R3, #1
0x3190	0x781B    LDRB	R3, [R3, #0]
0x3192	0xB2DC    UXTB	R4, R3
0x3194	0xB2A0    UXTH	R0, R4
0x3196	0x4C13    LDR	R4, [PC, #76]
0x3198	0x6824    LDR	R4, [R4, #0]
0x319A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 225 :: 		
0x319C	0xAB02    ADD	R3, SP, #8
0x319E	0x781B    LDRB	R3, [R3, #0]
0x31A0	0xB2DC    UXTB	R4, R3
0x31A2	0xB2A0    UXTH	R0, R4
0x31A4	0x4C0F    LDR	R4, [PC, #60]
0x31A6	0x6824    LDR	R4, [R4, #0]
0x31A8	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 226 :: 		
0x31AA	0xF89D000C  LDRB	R0, [SP, #12]
0x31AE	0x4C0D    LDR	R4, [PC, #52]
0x31B0	0x6824    LDR	R4, [R4, #0]
0x31B2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 229 :: 		
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x31B4	0x2100    MOVS	R1, #0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 230 :: 		
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI3:
;__Lib_Mmc_SDIO.c, 231 :: 		
; timeout start address is: 4 (R1)
0x31B6	0xF8AD1004  STRH	R1, [SP, #4]
0x31BA	0x20FF    MOVS	R0, #255
0x31BC	0x4C09    LDR	R4, [PC, #36]
0x31BE	0x6824    LDR	R4, [R4, #0]
0x31C0	0x47A0    BLX	R4
0x31C2	0xF8BD1004  LDRH	R1, [SP, #4]
; response start address is: 8 (R2)
0x31C6	0xB282    UXTH	R2, R0
;__Lib_Mmc_SDIO.c, 232 :: 		
0x31C8	0x1C4B    ADDS	R3, R1, #1
0x31CA	0xB299    UXTH	R1, R3
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 233 :: 		
0x31CC	0xF0000380  AND	R3, R0, #128
0x31D0	0xB29B    UXTH	R3, R3
0x31D2	0xB113    CBZ	R3, L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI390
; timeout end address is: 4 (R1)
; timeout start address is: 4 (R1)
0x31D4	0x2964    CMP	R1, #100
0x31D6	0xD200    BCS	L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI389
; timeout end address is: 4 (R1)
0x31D8	0xE7ED    B	L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI3
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI390:
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI389:
;__Lib_Mmc_SDIO.c, 235 :: 		
0x31DA	0xB290    UXTH	R0, R2
; response end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 236 :: 		
L_end_Mmc_Send_Command_SPI:
0x31DC	0xF8DDE000  LDR	LR, [SP, #0]
0x31E0	0xB004    ADD	SP, SP, #16
0x31E2	0x4770    BX	LR
0x31E4	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Send_Command_SPI
__Lib_Mmc_SDIO_Mmc_UnIdle_SPI:
;__Lib_Mmc_SDIO.c, 242 :: 		
0x2E30	0xB084    SUB	SP, SP, #16
0x2E32	0xF8CDE000  STR	LR, [SP, #0]
0x2E36	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_Mmc_SDIO.c, 246 :: 		
0x2E3A	0x2100    MOVS	R1, #0
0x2E3C	0xF8AD1004  STRH	R1, [SP, #4]
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI8:
0x2E40	0xF8BD2004  LDRH	R2, [SP, #4]
0x2E44	0xF2427110  MOVW	R1, #10000
0x2E48	0x428A    CMP	R2, R1
0x2E4A	0xF0808077  BCS	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI9
;__Lib_Mmc_SDIO.c, 247 :: 		
0x2E4E	0xF89D100C  LDRB	R1, [SP, #12]
0x2E52	0xB999    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI11
;__Lib_Mmc_SDIO.c, 248 :: 		
0x2E54	0xF000F974  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 250 :: 		
0x2E58	0x22FF    MOVS	R2, #255
0x2E5A	0x2100    MOVS	R1, #0
0x2E5C	0x2001    MOVS	R0, #1
0x2E5E	0xF000F979  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x2E62	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 251 :: 		
0x2E66	0xF7FFFF97  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 252 :: 		
0x2E6A	0xF8BD1006  LDRH	R1, [SP, #6]
0x2E6E	0xB921    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI12
;__Lib_Mmc_SDIO.c, 254 :: 		
0x2E70	0x2200    MOVS	R2, #0
0x2E72	0x4935    LDR	R1, [PC, #212]
0x2E74	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 255 :: 		
0x2E76	0x2000    MOVS	R0, #0
0x2E78	0xE061    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDIO.c, 256 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI12:
;__Lib_Mmc_SDIO.c, 257 :: 		
0x2E7A	0xE059    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI13
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI11:
;__Lib_Mmc_SDIO.c, 259 :: 		
0x2E7C	0xF000F960  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 262 :: 		
0x2E80	0x22FF    MOVS	R2, #255
0x2E82	0x2100    MOVS	R1, #0
0x2E84	0x2037    MOVS	R0, #55
0x2E86	0xF000F965  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x2E8A	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 263 :: 		
0x2E8E	0xF7FFFF83  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 264 :: 		
0x2E92	0xF8BD1006  LDRH	R1, [SP, #6]
0x2E96	0x2901    CMP	R1, #1
0x2E98	0xD149    BNE	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI14
;__Lib_Mmc_SDIO.c, 266 :: 		
0x2E9A	0xF000F951  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 268 :: 		
0x2E9E	0x22FF    MOVS	R2, #255
0x2EA0	0xF04F4180  MOV	R1, #1073741824
0x2EA4	0x2029    MOVS	R0, #41
0x2EA6	0xF000F955  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x2EAA	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 269 :: 		
0x2EAE	0xF7FFFF73  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 270 :: 		
0x2EB2	0xF8BD1006  LDRH	R1, [SP, #6]
0x2EB6	0x2900    CMP	R1, #0
0x2EB8	0xD138    BNE	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI15
;__Lib_Mmc_SDIO.c, 271 :: 		
0x2EBA	0xF89D100C  LDRB	R1, [SP, #12]
0x2EBE	0x2902    CMP	R1, #2
0x2EC0	0xD12F    BNE	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI16
;__Lib_Mmc_SDIO.c, 272 :: 		
0x2EC2	0xF000F93D  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 273 :: 		
0x2EC6	0x22FF    MOVS	R2, #255
0x2EC8	0x2100    MOVS	R1, #0
0x2ECA	0x203A    MOVS	R0, #58
0x2ECC	0xF000F942  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x2ED0	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 274 :: 		
0x2ED4	0x20FF    MOVS	R0, #255
0x2ED6	0x4C1D    LDR	R4, [PC, #116]
0x2ED8	0x6824    LDR	R4, [R4, #0]
0x2EDA	0x47A0    BLX	R4
0x2EDC	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 275 :: 		
0x2EE0	0x20FF    MOVS	R0, #255
0x2EE2	0x4C1A    LDR	R4, [PC, #104]
0x2EE4	0x6824    LDR	R4, [R4, #0]
0x2EE6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 276 :: 		
0x2EE8	0x20FF    MOVS	R0, #255
0x2EEA	0x4C18    LDR	R4, [PC, #96]
0x2EEC	0x6824    LDR	R4, [R4, #0]
0x2EEE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 277 :: 		
0x2EF0	0x20FF    MOVS	R0, #255
0x2EF2	0x4C16    LDR	R4, [PC, #88]
0x2EF4	0x6824    LDR	R4, [R4, #0]
0x2EF6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 278 :: 		
0x2EF8	0xF7FFFF4E  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 279 :: 		
0x2EFC	0xF8BD1006  LDRH	R1, [SP, #6]
0x2F00	0xB971    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI17
;__Lib_Mmc_SDIO.c, 280 :: 		
0x2F02	0xF8BD1008  LDRH	R1, [SP, #8]
0x2F06	0xF0010140  AND	R1, R1, #64
0x2F0A	0xB289    UXTH	R1, R1
0x2F0C	0xB119    CBZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI18
;__Lib_Mmc_SDIO.c, 282 :: 		
0x2F0E	0x2204    MOVS	R2, #4
0x2F10	0x490D    LDR	R1, [PC, #52]
0x2F12	0x700A    STRB	R2, [R1, #0]
0x2F14	0xE002    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI19
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI18:
;__Lib_Mmc_SDIO.c, 285 :: 		
0x2F16	0x2203    MOVS	R2, #3
0x2F18	0x490B    LDR	R1, [PC, #44]
0x2F1A	0x700A    STRB	R2, [R1, #0]
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI19:
;__Lib_Mmc_SDIO.c, 286 :: 		
0x2F1C	0x2000    MOVS	R0, #0
0x2F1E	0xE00E    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDIO.c, 287 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI17:
;__Lib_Mmc_SDIO.c, 288 :: 		
0x2F20	0xE004    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI20
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI16:
;__Lib_Mmc_SDIO.c, 290 :: 		
0x2F22	0x2201    MOVS	R2, #1
0x2F24	0x4908    LDR	R1, [PC, #32]
0x2F26	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 291 :: 		
0x2F28	0x2000    MOVS	R0, #0
0x2F2A	0xE008    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDIO.c, 292 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI20:
;__Lib_Mmc_SDIO.c, 293 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI15:
;__Lib_Mmc_SDIO.c, 294 :: 		
0x2F2C	0xE000    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI21
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI14:
;__Lib_Mmc_SDIO.c, 297 :: 		
0x2F2E	0xE005    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI9
;__Lib_Mmc_SDIO.c, 298 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI21:
;__Lib_Mmc_SDIO.c, 299 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI13:
;__Lib_Mmc_SDIO.c, 246 :: 		
0x2F30	0xF8BD1004  LDRH	R1, [SP, #4]
0x2F34	0x1C49    ADDS	R1, R1, #1
0x2F36	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 300 :: 		
0x2F3A	0xE781    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI8
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI9:
;__Lib_Mmc_SDIO.c, 301 :: 		
0x2F3C	0x2001    MOVS	R0, #1
;__Lib_Mmc_SDIO.c, 302 :: 		
L_end_Mmc_UnIdle_SPI:
0x2F3E	0xF8DDE000  LDR	LR, [SP, #0]
0x2F42	0xB004    ADD	SP, SP, #16
0x2F44	0x4770    BX	LR
0x2F46	0xBF00    NOP
0x2F48	0x00912000  	__Lib_Mmc_SDIO_cardType+0
0x2F4C	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_UnIdle_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI:
;__Lib_Mmc_SDIO.c, 655 :: 		
0x3F8C	0xB082    SUB	SP, SP, #8
0x3F8E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 659 :: 		
0x3F92	0xF240004C  MOVW	R0, #76
0x3F96	0x4C21    LDR	R4, [PC, #132]
0x3F98	0x6824    LDR	R4, [R4, #0]
0x3F9A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 660 :: 		
0x3F9C	0x2000    MOVS	R0, #0
0x3F9E	0x4C1F    LDR	R4, [PC, #124]
0x3FA0	0x6824    LDR	R4, [R4, #0]
0x3FA2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 661 :: 		
0x3FA4	0x2000    MOVS	R0, #0
0x3FA6	0x4C1D    LDR	R4, [PC, #116]
0x3FA8	0x6824    LDR	R4, [R4, #0]
0x3FAA	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 662 :: 		
0x3FAC	0x2000    MOVS	R0, #0
0x3FAE	0x4C1B    LDR	R4, [PC, #108]
0x3FB0	0x6824    LDR	R4, [R4, #0]
0x3FB2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 663 :: 		
0x3FB4	0x2000    MOVS	R0, #0
0x3FB6	0x4C19    LDR	R4, [PC, #100]
0x3FB8	0x6824    LDR	R4, [R4, #0]
0x3FBA	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 664 :: 		
0x3FBC	0x20FF    MOVS	R0, #255
0x3FBE	0x4C17    LDR	R4, [PC, #92]
0x3FC0	0x6824    LDR	R4, [R4, #0]
0x3FC2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 667 :: 		
; timeout start address is: 8 (R2)
; timeout start address is: 8 (R2)
0x3FC4	0x2200    MOVS	R2, #0
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 668 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI69:
;__Lib_Mmc_SDIO.c, 669 :: 		
; timeout start address is: 8 (R2)
0x3FC6	0xF8AD2004  STRH	R2, [SP, #4]
0x3FCA	0x20FF    MOVS	R0, #255
0x3FCC	0x4C13    LDR	R4, [PC, #76]
0x3FCE	0x6824    LDR	R4, [R4, #0]
0x3FD0	0x47A0    BLX	R4
0x3FD2	0xF8BD2004  LDRH	R2, [SP, #4]
; response start address is: 12 (R3)
0x3FD6	0xB283    UXTH	R3, R0
;__Lib_Mmc_SDIO.c, 670 :: 		
0x3FD8	0x1C51    ADDS	R1, R2, #1
0x3FDA	0xB28A    UXTH	R2, R1
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 671 :: 		
0x3FDC	0xF0000080  AND	R0, R0, #128
0x3FE0	0xB280    UXTH	R0, R0
0x3FE2	0xB110    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI393
; timeout end address is: 8 (R2)
; timeout start address is: 8 (R2)
0x3FE4	0x2A64    CMP	R2, #100
0x3FE6	0xD200    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI392
; timeout end address is: 8 (R2)
0x3FE8	0xE7ED    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI69
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI393:
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI392:
;__Lib_Mmc_SDIO.c, 673 :: 		
0x3FEA	0xF0030080  AND	R0, R3, #128
0x3FEE	0xB280    UXTH	R0, R0
0x3FF0	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI74
;__Lib_Mmc_SDIO.c, 674 :: 		
0x3FF2	0xF8AD3004  STRH	R3, [SP, #4]
0x3FF6	0xF7FEFECF  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
0x3FFA	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_Mmc_SDIO.c, 675 :: 		
0x3FFE	0xB298    UXTH	R0, R3
; response end address is: 12 (R3)
0x4000	0xE008    B	L_end_Mmc_Multi_Read_Stop_SPI
;__Lib_Mmc_SDIO.c, 676 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI74:
;__Lib_Mmc_SDIO.c, 679 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI75:
;__Lib_Mmc_SDIO.c, 680 :: 		
0x4002	0x20FF    MOVS	R0, #255
0x4004	0x4C05    LDR	R4, [PC, #20]
0x4006	0x6824    LDR	R4, [R4, #0]
0x4008	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 681 :: 		
0x400A	0x2800    CMP	R0, #0
0x400C	0xD0F9    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI75
;__Lib_Mmc_SDIO.c, 683 :: 		
0x400E	0xF7FEFEC3  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 684 :: 		
0x4012	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 685 :: 		
L_end_Mmc_Multi_Read_Stop_SPI:
0x4014	0xF8DDE000  LDR	LR, [SP, #0]
0x4018	0xB002    ADD	SP, SP, #8
0x401A	0x4770    BX	LR
0x401C	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI:
;__Lib_Mmc_SDIO.c, 753 :: 		
0x4020	0xB081    SUB	SP, SP, #4
0x4022	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 756 :: 		
0x4026	0x20FD    MOVS	R0, #253
0x4028	0x4C08    LDR	R4, [PC, #32]
0x402A	0x6824    LDR	R4, [R4, #0]
0x402C	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 758 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI87:
0x402E	0x20FF    MOVS	R0, #255
0x4030	0x4C06    LDR	R4, [PC, #24]
0x4032	0x6824    LDR	R4, [R4, #0]
0x4034	0x47A0    BLX	R4
0x4036	0xF1B00FFF  CMP	R0, #255
0x403A	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI88
;__Lib_Mmc_SDIO.c, 759 :: 		
0x403C	0xE7F7    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI87
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI88:
;__Lib_Mmc_SDIO.c, 760 :: 		
0x403E	0xF7FEFEAB  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 763 :: 		
0x4042	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 764 :: 		
L_end_Mmc_Multi_Write_Stop_SPI:
0x4044	0xF8DDE000  LDR	LR, [SP, #0]
0x4048	0xB001    ADD	SP, SP, #4
0x404A	0x4770    BX	LR
0x404C	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI
__Lib_Mmc_SDIO_Mmc_Init_SDIO:
;__Lib_Mmc_SDIO.c, 1905 :: 		
0x4050	0xB082    SUB	SP, SP, #8
0x4052	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1908 :: 		
0x4056	0xF7FEFF7B  BL	__Lib_Mmc_SDIO_SD_PowerON+0
0x405A	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SDIO222
;__Lib_Mmc_SDIO.c, 1909 :: 		
0x405C	0x2001    MOVS	R0, #1
0x405E	0xE022    B	L_end_Mmc_Init_SDIO
;__Lib_Mmc_SDIO.c, 1910 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SDIO222:
;__Lib_Mmc_SDIO.c, 1911 :: 		
0x4060	0xF7FDF978  BL	__Lib_Mmc_SDIO_SD_InitializeCards+0
0x4064	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SDIO223
;__Lib_Mmc_SDIO.c, 1912 :: 		
0x4066	0x2001    MOVS	R0, #1
0x4068	0xE01D    B	L_end_Mmc_Init_SDIO
;__Lib_Mmc_SDIO.c, 1913 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SDIO223:
;__Lib_Mmc_SDIO.c, 1922 :: 		
0x406A	0x4811    LDR	R0, [PC, #68]
0x406C	0x6800    LDR	R0, [R0, #0]
0x406E	0x9001    STR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 1923 :: 		
0x4070	0x480F    LDR	R0, [PC, #60]
0x4072	0x6801    LDR	R1, [R0, #0]
0x4074	0xF46F50C0  MVN	R0, #6144
0x4078	0x4001    ANDS	R1, R0
0x407A	0x480D    LDR	R0, [PC, #52]
0x407C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1926 :: 		
0x407E	0x480D    LDR	R0, [PC, #52]
0x4080	0x6800    LDR	R0, [R0, #0]
0x4082	0x0400    LSLS	R0, R0, #16
0x4084	0xF7FDFA32  BL	__Lib_Mmc_SDIO_SD_SelectDeselect+0
; errorStatus start address is: 4 (R1)
0x4088	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1927 :: 		
0x408A	0xB939    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Init_SDIO441
; errorStatus end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1929 :: 		
0x408C	0x9801    LDR	R0, [SP, #4]
0x408E	0xF40050C0  AND	R0, R0, #6144
0x4092	0xF7FDFA53  BL	__Lib_Mmc_SDIO_SD_EnableWideBusOperation+0
; errorStatus start address is: 4 (R1)
0x4096	0xB2C1    UXTB	R1, R0
; errorStatus end address is: 4 (R1)
0x4098	0x460A    MOV	R2, R1
;__Lib_Mmc_SDIO.c, 1930 :: 		
0x409A	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Init_SDIO224
L___Lib_Mmc_SDIO_Mmc_Init_SDIO441:
;__Lib_Mmc_SDIO.c, 1927 :: 		
0x409C	0x460A    MOV	R2, R1
;__Lib_Mmc_SDIO.c, 1930 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SDIO224:
;__Lib_Mmc_SDIO.c, 1933 :: 		
; errorStatus start address is: 8 (R2)
0x409E	0x9901    LDR	R1, [SP, #4]
0x40A0	0x4803    LDR	R0, [PC, #12]
0x40A2	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1935 :: 		
0x40A4	0xB290    UXTH	R0, R2
; errorStatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1936 :: 		
L_end_Mmc_Init_SDIO:
0x40A6	0xF8DDE000  LDR	LR, [SP, #0]
0x40AA	0xB002    ADD	SP, SP, #8
0x40AC	0x4770    BX	LR
0x40AE	0xBF00    NOP
0x40B0	0x2C044001  	SDIO_CLKCR+0
0x40B4	0x00982000  	__Lib_Mmc_SDIO_RCA+0
; end of __Lib_Mmc_SDIO_Mmc_Init_SDIO
__Lib_Mmc_SDIO_SD_PowerON:
;__Lib_Mmc_SDIO.c, 1373 :: 		
0x2F50	0xB082    SUB	SP, SP, #8
0x2F52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1375 :: 		
; SDType start address is: 28 (R7)
0x2F56	0xF04F0700  MOV	R7, #0
;__Lib_Mmc_SDIO.c, 1377 :: 		
; validvoltage start address is: 16 (R4)
0x2F5A	0x2400    MOVS	R4, #0
;__Lib_Mmc_SDIO.c, 1379 :: 		
; count start address is: 20 (R5)
0x2F5C	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 1380 :: 		
; response start address is: 24 (R6)
0x2F5E	0x2600    MOVS	R6, #0
;__Lib_Mmc_SDIO.c, 1383 :: 		
0x2F60	0x2003    MOVS	R0, #3
0x2F62	0xF7FDFF4D  BL	_SDIO_SetPowerState+0
;__Lib_Mmc_SDIO.c, 1386 :: 		
0x2F66	0x2001    MOVS	R0, #1
0x2F68	0xF7FDFF52  BL	_SDIO_ClockCmd+0
;__Lib_Mmc_SDIO.c, 1390 :: 		
0x2F6C	0x2100    MOVS	R1, #0
0x2F6E	0x486B    LDR	R0, [PC, #428]
0x2F70	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1391 :: 		
0x2F72	0x2100    MOVS	R1, #0
0x2F74	0x486A    LDR	R0, [PC, #424]
0x2F76	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1392 :: 		
0x2F78	0xF04F0100  MOV	R1, #0
0x2F7C	0x4869    LDR	R0, [PC, #420]
0x2F7E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1393 :: 		
0x2F80	0xF04F0100  MOV	R1, #0
0x2F84	0x4868    LDR	R0, [PC, #416]
0x2F86	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1394 :: 		
0x2F88	0xF44F6180  MOV	R1, #1024
0x2F8C	0x4867    LDR	R0, [PC, #412]
0x2F8E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1395 :: 		
0x2F90	0x4862    LDR	R0, [PC, #392]
0x2F92	0xF7FDFF05  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1397 :: 		
0x2F96	0xF7FDFDF1  BL	__Lib_Mmc_SDIO_CmdError+0
0x2F9A	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON163
; validvoltage end address is: 16 (R4)
; response end address is: 24 (R6)
; SDType end address is: 28 (R7)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1400 :: 		
0x2F9C	0x2001    MOVS	R0, #1
0x2F9E	0xE0B9    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1401 :: 		
L___Lib_Mmc_SDIO_SD_PowerON163:
;__Lib_Mmc_SDIO.c, 1409 :: 		
; count start address is: 20 (R5)
; SDType start address is: 28 (R7)
; response start address is: 24 (R6)
; validvoltage start address is: 16 (R4)
0x2FA0	0xF44F71D5  MOV	R1, #426
0x2FA4	0x485D    LDR	R0, [PC, #372]
0x2FA6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1410 :: 		
0x2FA8	0xF04F0108  MOV	R1, #8
0x2FAC	0x485C    LDR	R0, [PC, #368]
0x2FAE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1411 :: 		
0x2FB0	0xF04F0140  MOV	R1, #64
0x2FB4	0x485B    LDR	R0, [PC, #364]
0x2FB6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1412 :: 		
0x2FB8	0xF04F0100  MOV	R1, #0
0x2FBC	0x485A    LDR	R0, [PC, #360]
0x2FBE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1413 :: 		
0x2FC0	0xF44F6180  MOV	R1, #1024
0x2FC4	0x4859    LDR	R0, [PC, #356]
0x2FC6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1414 :: 		
0x2FC8	0x4854    LDR	R0, [PC, #336]
0x2FCA	0xF7FDFEE9  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1416 :: 		
0x2FCE	0xF7FDFE8D  BL	__Lib_Mmc_SDIO_CmdResp7Error+0
0x2FD2	0xB930    CBNZ	R0, L___Lib_Mmc_SDIO_SD_PowerON164
; SDType end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1418 :: 		
0x2FD4	0xF04F0101  MOV	R1, #1
0x2FD8	0x4855    LDR	R0, [PC, #340]
0x2FDA	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1419 :: 		
; SDType start address is: 28 (R7)
0x2FDC	0xF04F4780  MOV	R7, #1073741824
;__Lib_Mmc_SDIO.c, 1420 :: 		
0x2FE0	0xE017    B	L___Lib_Mmc_SDIO_SD_PowerON165
L___Lib_Mmc_SDIO_SD_PowerON164:
;__Lib_Mmc_SDIO.c, 1424 :: 		
0x2FE2	0x2100    MOVS	R1, #0
0x2FE4	0x484D    LDR	R0, [PC, #308]
0x2FE6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1425 :: 		
0x2FE8	0x2137    MOVS	R1, #55
0x2FEA	0x484D    LDR	R0, [PC, #308]
0x2FEC	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1426 :: 		
0x2FEE	0xF04F0140  MOV	R1, #64
0x2FF2	0x484C    LDR	R0, [PC, #304]
0x2FF4	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1427 :: 		
0x2FF6	0xF04F0100  MOV	R1, #0
0x2FFA	0x484B    LDR	R0, [PC, #300]
0x2FFC	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1428 :: 		
0x2FFE	0xF44F6180  MOV	R1, #1024
0x3002	0x484A    LDR	R0, [PC, #296]
0x3004	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1429 :: 		
0x3006	0x4845    LDR	R0, [PC, #276]
0x3008	0xF7FDFECA  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1430 :: 		
0x300C	0x2037    MOVS	R0, #55
0x300E	0xF7FDFDD1  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; SDType end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1431 :: 		
L___Lib_Mmc_SDIO_SD_PowerON165:
;__Lib_Mmc_SDIO.c, 1433 :: 		
; SDType start address is: 28 (R7)
0x3012	0x2100    MOVS	R1, #0
0x3014	0x4841    LDR	R0, [PC, #260]
0x3016	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1434 :: 		
0x3018	0x2137    MOVS	R1, #55
0x301A	0x4841    LDR	R0, [PC, #260]
0x301C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1435 :: 		
0x301E	0xF04F0140  MOV	R1, #64
0x3022	0x4840    LDR	R0, [PC, #256]
0x3024	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1436 :: 		
0x3026	0xF04F0100  MOV	R1, #0
0x302A	0x483F    LDR	R0, [PC, #252]
0x302C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1437 :: 		
0x302E	0xF44F6180  MOV	R1, #1024
0x3032	0x483E    LDR	R0, [PC, #248]
0x3034	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1438 :: 		
0x3036	0x4839    LDR	R0, [PC, #228]
0x3038	0xF7FDFEB2  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1439 :: 		
0x303C	0x2037    MOVS	R0, #55
0x303E	0xF7FDFDB9  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 8 (R2)
0x3042	0xB2C2    UXTB	R2, R0
;__Lib_Mmc_SDIO.c, 1444 :: 		
0x3044	0x2800    CMP	R0, #0
0x3046	0xF0408064  BNE	L___Lib_Mmc_SDIO_SD_PowerON430
; validvoltage end address is: 16 (R4)
; response end address is: 24 (R6)
; SDType end address is: 28 (R7)
; errorstatus end address is: 8 (R2)
; count end address is: 20 (R5)
0x304A	0xB2E0    UXTB	R0, R4
0x304C	0x463C    MOV	R4, R7
0x304E	0x4631    MOV	R1, R6
;__Lib_Mmc_SDIO.c, 1448 :: 		
L___Lib_Mmc_SDIO_SD_PowerON167:
; SDType start address is: 16 (R4)
; errorstatus start address is: 8 (R2)
; SDType start address is: 16 (R4)
; SDType end address is: 16 (R4)
; response start address is: 4 (R1)
; count start address is: 20 (R5)
; validvoltage start address is: 0 (R0)
0x3050	0x2800    CMP	R0, #0
0x3052	0xF0408050  BNE	L___Lib_Mmc_SDIO_SD_PowerON429
; SDType end address is: 16 (R4)
; validvoltage end address is: 0 (R0)
; SDType start address is: 16 (R4)
0x3056	0x4837    LDR	R0, [PC, #220]
0x3058	0x4285    CMP	R5, R0
0x305A	0xF080804C  BCS	L___Lib_Mmc_SDIO_SD_PowerON428
; errorstatus end address is: 8 (R2)
; response end address is: 4 (R1)
L___Lib_Mmc_SDIO_SD_PowerON427:
;__Lib_Mmc_SDIO.c, 1452 :: 		
0x305E	0x2100    MOVS	R1, #0
0x3060	0x482E    LDR	R0, [PC, #184]
0x3062	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1453 :: 		
0x3064	0x2137    MOVS	R1, #55
0x3066	0x482E    LDR	R0, [PC, #184]
0x3068	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1454 :: 		
0x306A	0xF04F0140  MOV	R1, #64
0x306E	0x482D    LDR	R0, [PC, #180]
0x3070	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1455 :: 		
0x3072	0xF04F0100  MOV	R1, #0
0x3076	0x482C    LDR	R0, [PC, #176]
0x3078	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1456 :: 		
0x307A	0xF44F6180  MOV	R1, #1024
0x307E	0x482B    LDR	R0, [PC, #172]
0x3080	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1457 :: 		
0x3082	0x4826    LDR	R0, [PC, #152]
0x3084	0xF7FDFE8C  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1459 :: 		
0x3088	0x2037    MOVS	R0, #55
0x308A	0xF7FDFD93  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x308E	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1461 :: 		
0x3090	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON171
; SDType end address is: 16 (R4)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1463 :: 		
0x3092	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x3094	0xE03E    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1464 :: 		
L___Lib_Mmc_SDIO_SD_PowerON171:
;__Lib_Mmc_SDIO.c, 1465 :: 		
; count start address is: 20 (R5)
; SDType start address is: 16 (R4)
0x3096	0x4828    LDR	R0, [PC, #160]
0x3098	0xEA400104  ORR	R1, R0, R4, LSL #0
0x309C	0x481F    LDR	R0, [PC, #124]
0x309E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1466 :: 		
0x30A0	0x2129    MOVS	R1, #41
0x30A2	0x481F    LDR	R0, [PC, #124]
0x30A4	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1467 :: 		
0x30A6	0xF04F0140  MOV	R1, #64
0x30AA	0x481E    LDR	R0, [PC, #120]
0x30AC	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1468 :: 		
0x30AE	0xF04F0100  MOV	R1, #0
0x30B2	0x481D    LDR	R0, [PC, #116]
0x30B4	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1469 :: 		
0x30B6	0xF44F6180  MOV	R1, #1024
0x30BA	0x481C    LDR	R0, [PC, #112]
0x30BC	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1470 :: 		
0x30BE	0x4817    LDR	R0, [PC, #92]
0x30C0	0xF7FDFE6E  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1472 :: 		
0x30C4	0xF7FDFE40  BL	__Lib_Mmc_SDIO_CmdResp3Error+0
; errorstatus start address is: 4 (R1)
0x30C8	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1473 :: 		
0x30CA	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON172
; SDType end address is: 16 (R4)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1475 :: 		
0x30CC	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x30CE	0xE021    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1476 :: 		
L___Lib_Mmc_SDIO_SD_PowerON172:
;__Lib_Mmc_SDIO.c, 1478 :: 		
; count start address is: 20 (R5)
; errorstatus start address is: 4 (R1)
; SDType start address is: 16 (R4)
0x30D0	0x481A    LDR	R0, [PC, #104]
; response start address is: 8 (R2)
0x30D2	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDIO.c, 1479 :: 		
0x30D4	0x0FD0    LSRS	R0, R2, #31
0x30D6	0x2801    CMP	R0, #1
0x30D8	0xD102    BNE	L___Lib_Mmc_SDIO_SD_PowerON173
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T289 start address is: 0 (R0)
0x30DA	0x2001    MOVS	R0, #1
0x30DC	0xB240    SXTB	R0, R0
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T289 end address is: 0 (R0)
0x30DE	0xE001    B	L___Lib_Mmc_SDIO_SD_PowerON174
L___Lib_Mmc_SDIO_SD_PowerON173:
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T289 start address is: 0 (R0)
0x30E0	0x2000    MOVS	R0, #0
0x30E2	0xB240    SXTB	R0, R0
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T289 end address is: 0 (R0)
L___Lib_Mmc_SDIO_SD_PowerON174:
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T289 start address is: 0 (R0)
; validvoltage start address is: 12 (R3)
0x30E4	0xB2C3    UXTB	R3, R0
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T289 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1480 :: 		
0x30E6	0x1C6D    ADDS	R5, R5, #1
;__Lib_Mmc_SDIO.c, 1481 :: 		
0x30E8	0xF88D1004  STRB	R1, [SP, #4]
; SDType end address is: 16 (R4)
; errorstatus end address is: 4 (R1)
; response end address is: 8 (R2)
; validvoltage end address is: 12 (R3)
0x30EC	0xB2D8    UXTB	R0, R3
0x30EE	0x4611    MOV	R1, R2
0x30F0	0xF89D2004  LDRB	R2, [SP, #4]
0x30F4	0xE7AC    B	L___Lib_Mmc_SDIO_SD_PowerON167
;__Lib_Mmc_SDIO.c, 1448 :: 		
L___Lib_Mmc_SDIO_SD_PowerON429:
; response start address is: 4 (R1)
; errorstatus start address is: 8 (R2)
L___Lib_Mmc_SDIO_SD_PowerON428:
;__Lib_Mmc_SDIO.c, 1482 :: 		
0x30F6	0x480F    LDR	R0, [PC, #60]
0x30F8	0x4285    CMP	R5, R0
0x30FA	0xD301    BCC	L___Lib_Mmc_SDIO_SD_PowerON175
; errorstatus end address is: 8 (R2)
; response end address is: 4 (R1)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1485 :: 		
0x30FC	0x2001    MOVS	R0, #1
0x30FE	0xE009    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1486 :: 		
L___Lib_Mmc_SDIO_SD_PowerON175:
;__Lib_Mmc_SDIO.c, 1488 :: 		
; response start address is: 4 (R1)
; errorstatus start address is: 8 (R2)
0x3100	0xF0014080  AND	R0, R1, #1073741824
; response end address is: 4 (R1)
0x3104	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON176
;__Lib_Mmc_SDIO.c, 1490 :: 		
0x3106	0xF04F0102  MOV	R1, #2
0x310A	0x4809    LDR	R0, [PC, #36]
0x310C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1491 :: 		
L___Lib_Mmc_SDIO_SD_PowerON176:
;__Lib_Mmc_SDIO.c, 1493 :: 		
0x310E	0xB2D0    UXTB	R0, R2
0x3110	0xE000    B	L___Lib_Mmc_SDIO_SD_PowerON166
; errorstatus end address is: 8 (R2)
L___Lib_Mmc_SDIO_SD_PowerON430:
;__Lib_Mmc_SDIO.c, 1444 :: 		
0x3112	0xB2D0    UXTB	R0, R2
;__Lib_Mmc_SDIO.c, 1493 :: 		
L___Lib_Mmc_SDIO_SD_PowerON166:
;__Lib_Mmc_SDIO.c, 1494 :: 		
; errorstatus start address is: 0 (R0)
; errorstatus end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1495 :: 		
L_end_SD_PowerON:
0x3114	0xF8DDE000  LDR	LR, [SP, #0]
0x3118	0xB002    ADD	SP, SP, #8
0x311A	0x4770    BX	LR
0x311C	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x3120	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x3124	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x3128	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x312C	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x3130	0x009C2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x3134	0xFFFF0000  	#65535
0x3138	0x00008010  	#-2146435072
0x313C	0x2C144001  	SDIO_RESP1+0
; end of __Lib_Mmc_SDIO_SD_PowerON
_SDIO_SetPowerState:
;__Lib_SDIO.c, 542 :: 		
; powerState start address is: 0 (R0)
0x0E00	0xB081    SUB	SP, SP, #4
; powerState end address is: 0 (R0)
; powerState start address is: 0 (R0)
;__Lib_SDIO.c, 544 :: 		
0x0E02	0x4902    LDR	R1, [PC, #8]
0x0E04	0x6008    STR	R0, [R1, #0]
; powerState end address is: 0 (R0)
;__Lib_SDIO.c, 545 :: 		
L_end_SDIO_SetPowerState:
0x0E06	0xB001    ADD	SP, SP, #4
0x0E08	0x4770    BX	LR
0x0E0A	0xBF00    NOP
0x0E0C	0x2C004001  	SDIO_POWER+0
; end of _SDIO_SetPowerState
_SDIO_ClockCmd:
;__Lib_SDIO.c, 519 :: 		
; newState start address is: 0 (R0)
0x0E10	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 521 :: 		
0x0E12	0x4902    LDR	R1, [PC, #8]
0x0E14	0x6008    STR	R0, [R1, #0]
; newState end address is: 0 (R0)
;__Lib_SDIO.c, 522 :: 		
L_end_SDIO_ClockCmd:
0x0E16	0xB001    ADD	SP, SP, #4
0x0E18	0x4770    BX	LR
0x0E1A	0xBF00    NOP
0x0E1C	0x80A04225  	SDIO_CLKCR+0
; end of _SDIO_ClockCmd
_SDIO_SendCommand:
;__Lib_SDIO.c, 593 :: 		
; SDIO_CmdInitStruct start address is: 0 (R0)
0x0DA0	0xB081    SUB	SP, SP, #4
; SDIO_CmdInitStruct end address is: 0 (R0)
; SDIO_CmdInitStruct start address is: 0 (R0)
;__Lib_SDIO.c, 594 :: 		
;__Lib_SDIO.c, 598 :: 		
0x0DA2	0x6802    LDR	R2, [R0, #0]
0x0DA4	0x490D    LDR	R1, [PC, #52]
0x0DA6	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 602 :: 		
0x0DA8	0x490D    LDR	R1, [PC, #52]
; tmpreg start address is: 8 (R2)
0x0DAA	0x680A    LDR	R2, [R1, #0]
;__Lib_SDIO.c, 604 :: 		
0x0DAC	0x490D    LDR	R1, [PC, #52]
0x0DAE	0xEA020301  AND	R3, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_SDIO.c, 609 :: 		
0x0DB2	0x1D01    ADDS	R1, R0, #4
0x0DB4	0x680A    LDR	R2, [R1, #0]
0x0DB6	0xF2000108  ADDW	R1, R0, #8
0x0DBA	0x6809    LDR	R1, [R1, #0]
0x0DBC	0x430A    ORRS	R2, R1
;__Lib_SDIO.c, 610 :: 		
0x0DBE	0xF200010C  ADDW	R1, R0, #12
0x0DC2	0x6809    LDR	R1, [R1, #0]
0x0DC4	0x430A    ORRS	R2, R1
0x0DC6	0xF2000110  ADDW	R1, R0, #16
; SDIO_CmdInitStruct end address is: 0 (R0)
0x0DCA	0x6809    LDR	R1, [R1, #0]
0x0DCC	0xEA420101  ORR	R1, R2, R1, LSL #0
0x0DD0	0xEA430201  ORR	R2, R3, R1, LSL #0
;__Lib_SDIO.c, 613 :: 		
0x0DD4	0x4902    LDR	R1, [PC, #8]
0x0DD6	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 614 :: 		
L_end_SDIO_SendCommand:
0x0DD8	0xB001    ADD	SP, SP, #4
0x0DDA	0x4770    BX	LR
0x0DDC	0x2C084001  	SDIO_ARG+0
0x0DE0	0x2C0C4001  	SDIO_CMD+0
0x0DE4	0xF800FFFF  	#-2048
; end of _SDIO_SendCommand
__Lib_Mmc_SDIO_CmdError:
;__Lib_Mmc_SDIO.c, 979 :: 		
0x0B7C	0xB081    SUB	SP, SP, #4
0x0B7E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 983 :: 		
; timeout start address is: 8 (R2)
0x0B82	0x4A0A    LDR	R2, [PC, #40]
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 985 :: 		
L___Lib_Mmc_SDIO_CmdError92:
; timeout start address is: 8 (R2)
0x0B84	0x2A00    CMP	R2, #0
0x0B86	0xD906    BLS	L___Lib_Mmc_SDIO_CmdError396
0x0B88	0xF04F0080  MOV	R0, #128
0x0B8C	0xF7FFFC94  BL	_SDIO_GetFlagStatus+0
0x0B90	0xB908    CBNZ	R0, L___Lib_Mmc_SDIO_CmdError395
L___Lib_Mmc_SDIO_CmdError394:
;__Lib_Mmc_SDIO.c, 987 :: 		
0x0B92	0x1E52    SUBS	R2, R2, #1
;__Lib_Mmc_SDIO.c, 988 :: 		
0x0B94	0xE7F6    B	L___Lib_Mmc_SDIO_CmdError92
;__Lib_Mmc_SDIO.c, 985 :: 		
L___Lib_Mmc_SDIO_CmdError396:
L___Lib_Mmc_SDIO_CmdError395:
;__Lib_Mmc_SDIO.c, 990 :: 		
0x0B96	0xB90A    CBNZ	R2, L___Lib_Mmc_SDIO_CmdError96
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 992 :: 		
0x0B98	0x2001    MOVS	R0, #1
0x0B9A	0xE003    B	L_end_CmdError
;__Lib_Mmc_SDIO.c, 993 :: 		
L___Lib_Mmc_SDIO_CmdError96:
;__Lib_Mmc_SDIO.c, 996 :: 		
0x0B9C	0x4804    LDR	R0, [PC, #16]
0x0B9E	0xF7FFFC83  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 998 :: 		
0x0BA2	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 999 :: 		
L_end_CmdError:
0x0BA4	0xF8DDE000  LDR	LR, [SP, #0]
0x0BA8	0xB001    ADD	SP, SP, #4
0x0BAA	0x4770    BX	LR
0x0BAC	0x27100000  	#10000
0x0BB0	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_CmdError
_SDIO_GetFlagStatus:
;__Lib_SDIO.c, 1127 :: 		
; flag start address is: 0 (R0)
0x04B8	0xB081    SUB	SP, SP, #4
; flag end address is: 0 (R0)
; flag start address is: 0 (R0)
;__Lib_SDIO.c, 1129 :: 		
;__Lib_SDIO.c, 1131 :: 		
0x04BA	0x4904    LDR	R1, [PC, #16]
0x04BC	0x6809    LDR	R1, [R1, #0]
0x04BE	0x4001    ANDS	R1, R0
; flag end address is: 0 (R0)
0x04C0	0xB109    CBZ	R1, L_SDIO_GetFlagStatus3
;__Lib_SDIO.c, 1133 :: 		
; bitstatus start address is: 0 (R0)
0x04C2	0x2001    MOVS	R0, #1
;__Lib_SDIO.c, 1134 :: 		
; bitstatus end address is: 0 (R0)
0x04C4	0xE000    B	L_SDIO_GetFlagStatus4
L_SDIO_GetFlagStatus3:
;__Lib_SDIO.c, 1137 :: 		
; bitstatus start address is: 0 (R0)
0x04C6	0x2000    MOVS	R0, #0
; bitstatus end address is: 0 (R0)
;__Lib_SDIO.c, 1138 :: 		
L_SDIO_GetFlagStatus4:
;__Lib_SDIO.c, 1139 :: 		
; bitstatus start address is: 0 (R0)
; bitstatus end address is: 0 (R0)
;__Lib_SDIO.c, 1140 :: 		
L_end_SDIO_GetFlagStatus:
0x04C8	0xB001    ADD	SP, SP, #4
0x04CA	0x4770    BX	LR
0x04CC	0x2C344001  	SDIO_STA+0
; end of _SDIO_GetFlagStatus
_SDIO_ClearFlag:
;__Lib_SDIO.c, 1165 :: 		
; flags start address is: 0 (R0)
0x04A8	0xB081    SUB	SP, SP, #4
; flags end address is: 0 (R0)
; flags start address is: 0 (R0)
;__Lib_SDIO.c, 1167 :: 		
0x04AA	0x4902    LDR	R1, [PC, #8]
0x04AC	0x6008    STR	R0, [R1, #0]
; flags end address is: 0 (R0)
;__Lib_SDIO.c, 1168 :: 		
L_end_SDIO_ClearFlag:
0x04AE	0xB001    ADD	SP, SP, #4
0x04B0	0x4770    BX	LR
0x04B2	0xBF00    NOP
0x04B4	0x2C384001  	SDIO_ICR+0
; end of _SDIO_ClearFlag
__Lib_Mmc_SDIO_CmdResp7Error:
;__Lib_Mmc_SDIO.c, 1013 :: 		
0x0CEC	0xB082    SUB	SP, SP, #8
0x0CEE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1017 :: 		
; timeout start address is: 4 (R1)
0x0CF2	0x4913    LDR	R1, [PC, #76]
;__Lib_Mmc_SDIO.c, 1019 :: 		
0x0CF4	0x4813    LDR	R0, [PC, #76]
; status start address is: 8 (R2)
0x0CF6	0x6802    LDR	R2, [R0, #0]
; timeout end address is: 4 (R1)
; status end address is: 8 (R2)
0x0CF8	0x9201    STR	R2, [SP, #4]
0x0CFA	0x460A    MOV	R2, R1
0x0CFC	0x9901    LDR	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 1021 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error97:
; status start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0CFE	0xF0010045  AND	R0, R1, #69
0x0D02	0xB928    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp7Error400
0x0D04	0x2A00    CMP	R2, #0
0x0D06	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp7Error399
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp7Error398:
;__Lib_Mmc_SDIO.c, 1023 :: 		
0x0D08	0x1E52    SUBS	R2, R2, #1
;__Lib_Mmc_SDIO.c, 1024 :: 		
0x0D0A	0x480E    LDR	R0, [PC, #56]
; status start address is: 4 (R1)
0x0D0C	0x6801    LDR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1025 :: 		
0x0D0E	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp7Error97
;__Lib_Mmc_SDIO.c, 1021 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error400:
L___Lib_Mmc_SDIO_CmdResp7Error399:
;__Lib_Mmc_SDIO.c, 1027 :: 		
0x0D10	0xB11A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp7Error402
; timeout end address is: 8 (R2)
0x0D12	0xF0010004  AND	R0, R1, #4
0x0D16	0xB900    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp7Error401
0x0D18	0xE005    B	L___Lib_Mmc_SDIO_CmdResp7Error103
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp7Error402:
L___Lib_Mmc_SDIO_CmdResp7Error401:
;__Lib_Mmc_SDIO.c, 1031 :: 		
0x0D1A	0xF04F0004  MOV	R0, #4
0x0D1E	0xF7FFFBC3  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1032 :: 		
0x0D22	0x2001    MOVS	R0, #1
0x0D24	0xE007    B	L_end_CmdResp7Error
;__Lib_Mmc_SDIO.c, 1033 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error103:
;__Lib_Mmc_SDIO.c, 1035 :: 		
; status start address is: 4 (R1)
0x0D26	0xF0010040  AND	R0, R1, #64
; status end address is: 4 (R1)
0x0D2A	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_CmdResp7Error104
;__Lib_Mmc_SDIO.c, 1039 :: 		
0x0D2C	0xF04F0040  MOV	R0, #64
0x0D30	0xF7FFFBBA  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1041 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error104:
;__Lib_Mmc_SDIO.c, 1042 :: 		
0x0D34	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1043 :: 		
L_end_CmdResp7Error:
0x0D36	0xF8DDE000  LDR	LR, [SP, #0]
0x0D3A	0xB002    ADD	SP, SP, #8
0x0D3C	0x4770    BX	LR
0x0D3E	0xBF00    NOP
0x0D40	0x27100000  	#10000
0x0D44	0x2C344001  	SDIO_STA+0
; end of __Lib_Mmc_SDIO_CmdResp7Error
__Lib_Mmc_SDIO_CmdResp1Error:
;__Lib_Mmc_SDIO.c, 1057 :: 		
; cmd start address is: 0 (R0)
0x0BB4	0xB082    SUB	SP, SP, #8
0x0BB6	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1062 :: 		
; timeout start address is: 8 (R2)
0x0BBA	0x4A47    LDR	R2, [PC, #284]
;__Lib_Mmc_SDIO.c, 1064 :: 		
0x0BBC	0x4947    LDR	R1, [PC, #284]
; status start address is: 12 (R3)
0x0BBE	0x680B    LDR	R3, [R1, #0]
; cmd end address is: 0 (R0)
; timeout end address is: 8 (R2)
; status end address is: 12 (R3)
0x0BC0	0x9301    STR	R3, [SP, #4]
0x0BC2	0x4613    MOV	R3, R2
0x0BC4	0xB2C2    UXTB	R2, R0
0x0BC6	0x9801    LDR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 1066 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error105:
; status start address is: 0 (R0)
; timeout start address is: 12 (R3)
; cmd start address is: 8 (R2)
0x0BC8	0xF0000145  AND	R1, R0, #69
0x0BCC	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error406
0x0BCE	0x2B00    CMP	R3, #0
0x0BD0	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp1Error405
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp1Error404:
;__Lib_Mmc_SDIO.c, 1068 :: 		
0x0BD2	0x1E5B    SUBS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 1069 :: 		
0x0BD4	0x4941    LDR	R1, [PC, #260]
; status start address is: 0 (R0)
0x0BD6	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 1070 :: 		
0x0BD8	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp1Error105
;__Lib_Mmc_SDIO.c, 1066 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error406:
L___Lib_Mmc_SDIO_CmdResp1Error405:
;__Lib_Mmc_SDIO.c, 1072 :: 		
0x0BDA	0xF0000104  AND	R1, R0, #4
0x0BDE	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error408
0x0BE0	0xB103    CBZ	R3, L___Lib_Mmc_SDIO_CmdResp1Error407
; timeout end address is: 12 (R3)
0x0BE2	0xE005    B	L___Lib_Mmc_SDIO_CmdResp1Error111
; cmd end address is: 8 (R2)
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp1Error408:
L___Lib_Mmc_SDIO_CmdResp1Error407:
;__Lib_Mmc_SDIO.c, 1075 :: 		
0x0BE4	0xF04F0004  MOV	R0, #4
0x0BE8	0xF7FFFC5E  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1076 :: 		
0x0BEC	0x2001    MOVS	R0, #1
0x0BEE	0xE06F    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1077 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error111:
;__Lib_Mmc_SDIO.c, 1078 :: 		
; status start address is: 0 (R0)
; cmd start address is: 8 (R2)
0x0BF0	0xF0000101  AND	R1, R0, #1
; status end address is: 0 (R0)
0x0BF4	0xB129    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error113
; cmd end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1081 :: 		
0x0BF6	0xF04F0001  MOV	R0, #1
0x0BFA	0xF7FFFC55  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1082 :: 		
0x0BFE	0x2001    MOVS	R0, #1
0x0C00	0xE066    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1083 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error113:
;__Lib_Mmc_SDIO.c, 1086 :: 		
; cmd start address is: 8 (R2)
0x0C02	0xF7FFFC65  BL	_SDIO_GetCommandResponse+0
0x0C06	0x4290    CMP	R0, R2
0x0C08	0xD001    BEQ	L___Lib_Mmc_SDIO_CmdResp1Error114
; cmd end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1089 :: 		
0x0C0A	0x2001    MOVS	R0, #1
0x0C0C	0xE060    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1090 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error114:
;__Lib_Mmc_SDIO.c, 1093 :: 		
0x0C0E	0x4834    LDR	R0, [PC, #208]
0x0C10	0xF7FFFC4A  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1096 :: 		
0x0C14	0x4933    LDR	R1, [PC, #204]
; response_r1 start address is: 0 (R0)
0x0C16	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 1098 :: 		
0x0C18	0x4933    LDR	R1, [PC, #204]
0x0C1A	0xEA000101  AND	R1, R0, R1, LSL #0
0x0C1E	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error115
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1100 :: 		
0x0C20	0x2000    MOVS	R0, #0
0x0C22	0xE055    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1101 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error115:
;__Lib_Mmc_SDIO.c, 1103 :: 		
; response_r1 start address is: 0 (R0)
0x0C24	0xF0004100  AND	R1, R0, #-2147483648
0x0C28	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error116
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1105 :: 		
0x0C2A	0x2001    MOVS	R0, #1
0x0C2C	0xE050    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1106 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error116:
;__Lib_Mmc_SDIO.c, 1108 :: 		
; response_r1 start address is: 0 (R0)
0x0C2E	0xF0004180  AND	R1, R0, #1073741824
0x0C32	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error117
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1110 :: 		
0x0C34	0x2001    MOVS	R0, #1
0x0C36	0xE04B    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1111 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error117:
;__Lib_Mmc_SDIO.c, 1113 :: 		
; response_r1 start address is: 0 (R0)
0x0C38	0xF0005100  AND	R1, R0, #536870912
0x0C3C	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error118
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1115 :: 		
0x0C3E	0x2001    MOVS	R0, #1
0x0C40	0xE046    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1116 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error118:
;__Lib_Mmc_SDIO.c, 1118 :: 		
; response_r1 start address is: 0 (R0)
0x0C42	0xF0005180  AND	R1, R0, #268435456
0x0C46	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error119
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1120 :: 		
0x0C48	0x2001    MOVS	R0, #1
0x0C4A	0xE041    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1121 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error119:
;__Lib_Mmc_SDIO.c, 1123 :: 		
; response_r1 start address is: 0 (R0)
0x0C4C	0xF0006100  AND	R1, R0, #134217728
0x0C50	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error120
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1125 :: 		
0x0C52	0x2001    MOVS	R0, #1
0x0C54	0xE03C    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1126 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error120:
;__Lib_Mmc_SDIO.c, 1128 :: 		
; response_r1 start address is: 0 (R0)
0x0C56	0xF0006180  AND	R1, R0, #67108864
0x0C5A	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error121
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1130 :: 		
0x0C5C	0x2001    MOVS	R0, #1
0x0C5E	0xE037    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1131 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error121:
;__Lib_Mmc_SDIO.c, 1133 :: 		
; response_r1 start address is: 0 (R0)
0x0C60	0xF0007180  AND	R1, R0, #16777216
0x0C64	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error122
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1135 :: 		
0x0C66	0x2001    MOVS	R0, #1
0x0C68	0xE032    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1136 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error122:
;__Lib_Mmc_SDIO.c, 1138 :: 		
; response_r1 start address is: 0 (R0)
0x0C6A	0xF4000100  AND	R1, R0, #8388608
0x0C6E	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error123
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1140 :: 		
0x0C70	0x2001    MOVS	R0, #1
0x0C72	0xE02D    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1141 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error123:
;__Lib_Mmc_SDIO.c, 1143 :: 		
; response_r1 start address is: 0 (R0)
0x0C74	0xF4000180  AND	R1, R0, #4194304
0x0C78	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error124
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1145 :: 		
0x0C7A	0x2001    MOVS	R0, #1
0x0C7C	0xE028    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1146 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error124:
;__Lib_Mmc_SDIO.c, 1148 :: 		
; response_r1 start address is: 0 (R0)
0x0C7E	0xF4001100  AND	R1, R0, #2097152
0x0C82	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error125
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1150 :: 		
0x0C84	0x2001    MOVS	R0, #1
0x0C86	0xE023    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1151 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error125:
;__Lib_Mmc_SDIO.c, 1153 :: 		
; response_r1 start address is: 0 (R0)
0x0C88	0xF4001180  AND	R1, R0, #1048576
0x0C8C	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error126
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1155 :: 		
0x0C8E	0x2001    MOVS	R0, #1
0x0C90	0xE01E    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1156 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error126:
;__Lib_Mmc_SDIO.c, 1158 :: 		
; response_r1 start address is: 0 (R0)
0x0C92	0xF4002100  AND	R1, R0, #524288
0x0C96	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error127
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1160 :: 		
0x0C98	0x2001    MOVS	R0, #1
0x0C9A	0xE019    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1161 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error127:
;__Lib_Mmc_SDIO.c, 1163 :: 		
; response_r1 start address is: 0 (R0)
0x0C9C	0xF4002180  AND	R1, R0, #262144
0x0CA0	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error128
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1165 :: 		
0x0CA2	0x2001    MOVS	R0, #1
0x0CA4	0xE014    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1166 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error128:
;__Lib_Mmc_SDIO.c, 1168 :: 		
; response_r1 start address is: 0 (R0)
0x0CA6	0xF4003100  AND	R1, R0, #131072
0x0CAA	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error129
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1170 :: 		
0x0CAC	0x2001    MOVS	R0, #1
0x0CAE	0xE00F    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1171 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error129:
;__Lib_Mmc_SDIO.c, 1173 :: 		
; response_r1 start address is: 0 (R0)
0x0CB0	0xF4003180  AND	R1, R0, #65536
0x0CB4	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error130
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1175 :: 		
0x0CB6	0x2001    MOVS	R0, #1
0x0CB8	0xE00A    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1176 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error130:
;__Lib_Mmc_SDIO.c, 1183 :: 		
; response_r1 start address is: 0 (R0)
0x0CBA	0xF4004180  AND	R1, R0, #16384
0x0CBE	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error131
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1185 :: 		
0x0CC0	0x2001    MOVS	R0, #1
0x0CC2	0xE005    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1186 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error131:
;__Lib_Mmc_SDIO.c, 1193 :: 		
; response_r1 start address is: 0 (R0)
0x0CC4	0xF0000108  AND	R1, R0, #8
; response_r1 end address is: 0 (R0)
0x0CC8	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error132
;__Lib_Mmc_SDIO.c, 1195 :: 		
0x0CCA	0x2001    MOVS	R0, #1
0x0CCC	0xE000    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1196 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error132:
;__Lib_Mmc_SDIO.c, 1197 :: 		
0x0CCE	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1198 :: 		
L_end_CmdResp1Error:
0x0CD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0CD4	0xB002    ADD	SP, SP, #8
0x0CD6	0x4770    BX	LR
0x0CD8	0x27100000  	#10000
0x0CDC	0x2C344001  	SDIO_STA+0
0x0CE0	0x05FF0000  	#1535
0x0CE4	0x2C144001  	SDIO_RESP1+0
0x0CE8	0xE008FDFF  	#-33562616
; end of __Lib_Mmc_SDIO_CmdResp1Error
_SDIO_GetCommandResponse:
;__Lib_SDIO.c, 644 :: 		
0x04D0	0xB081    SUB	SP, SP, #4
;__Lib_SDIO.c, 645 :: 		
0x04D2	0x4802    LDR	R0, [PC, #8]
0x04D4	0x6800    LDR	R0, [R0, #0]
;__Lib_SDIO.c, 646 :: 		
L_end_SDIO_GetCommandResponse:
0x04D6	0xB001    ADD	SP, SP, #4
0x04D8	0x4770    BX	LR
0x04DA	0xBF00    NOP
0x04DC	0x2C104001  	SDIO_RESPCMD+0
; end of _SDIO_GetCommandResponse
__Lib_Mmc_SDIO_CmdResp3Error:
;__Lib_Mmc_SDIO.c, 1212 :: 		
0x0D48	0xB082    SUB	SP, SP, #8
0x0D4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1216 :: 		
; timeout start address is: 4 (R1)
0x0D4E	0x4911    LDR	R1, [PC, #68]
;__Lib_Mmc_SDIO.c, 1218 :: 		
0x0D50	0x4811    LDR	R0, [PC, #68]
; status start address is: 8 (R2)
0x0D52	0x6802    LDR	R2, [R0, #0]
; timeout end address is: 4 (R1)
; status end address is: 8 (R2)
0x0D54	0x9201    STR	R2, [SP, #4]
0x0D56	0x460A    MOV	R2, R1
0x0D58	0x9901    LDR	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 1220 :: 		
L___Lib_Mmc_SDIO_CmdResp3Error133:
; status start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0D5A	0xF0010045  AND	R0, R1, #69
0x0D5E	0xB928    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp3Error412
0x0D60	0x2A00    CMP	R2, #0
0x0D62	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp3Error411
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp3Error410:
;__Lib_Mmc_SDIO.c, 1222 :: 		
0x0D64	0x1E52    SUBS	R2, R2, #1
;__Lib_Mmc_SDIO.c, 1223 :: 		
0x0D66	0x480C    LDR	R0, [PC, #48]
; status start address is: 4 (R1)
0x0D68	0x6801    LDR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1224 :: 		
0x0D6A	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp3Error133
;__Lib_Mmc_SDIO.c, 1220 :: 		
L___Lib_Mmc_SDIO_CmdResp3Error412:
L___Lib_Mmc_SDIO_CmdResp3Error411:
;__Lib_Mmc_SDIO.c, 1226 :: 		
0x0D6C	0xB11A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp3Error414
; timeout end address is: 8 (R2)
0x0D6E	0xF0010004  AND	R0, R1, #4
; status end address is: 4 (R1)
0x0D72	0xB900    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp3Error413
0x0D74	0xE005    B	L___Lib_Mmc_SDIO_CmdResp3Error139
L___Lib_Mmc_SDIO_CmdResp3Error414:
L___Lib_Mmc_SDIO_CmdResp3Error413:
;__Lib_Mmc_SDIO.c, 1229 :: 		
0x0D76	0xF04F0004  MOV	R0, #4
0x0D7A	0xF7FFFB95  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1230 :: 		
0x0D7E	0x2001    MOVS	R0, #1
0x0D80	0xE003    B	L_end_CmdResp3Error
;__Lib_Mmc_SDIO.c, 1231 :: 		
L___Lib_Mmc_SDIO_CmdResp3Error139:
;__Lib_Mmc_SDIO.c, 1233 :: 		
0x0D82	0x4806    LDR	R0, [PC, #24]
0x0D84	0xF7FFFB90  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1234 :: 		
0x0D88	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1235 :: 		
L_end_CmdResp3Error:
0x0D8A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D8E	0xB002    ADD	SP, SP, #8
0x0D90	0x4770    BX	LR
0x0D92	0xBF00    NOP
0x0D94	0x27100000  	#10000
0x0D98	0x2C344001  	SDIO_STA+0
0x0D9C	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_CmdResp3Error
__Lib_Mmc_SDIO_SD_InitializeCards:
;__Lib_Mmc_SDIO.c, 1530 :: 		
0x1354	0xB082    SUB	SP, SP, #8
0x1356	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1531 :: 		
;__Lib_Mmc_SDIO.c, 1532 :: 		
0x135A	0xF2400001  MOVW	R0, #1
0x135E	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 1534 :: 		
0x1362	0xF7FFF903  BL	_SDIO_GetPowerState+0
0x1366	0xB908    CBNZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards177
;__Lib_Mmc_SDIO.c, 1536 :: 		
0x1368	0x2001    MOVS	R0, #1
0x136A	0xE094    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1537 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards177:
;__Lib_Mmc_SDIO.c, 1539 :: 		
0x136C	0x484C    LDR	R0, [PC, #304]
0x136E	0x6800    LDR	R0, [R0, #0]
0x1370	0x2804    CMP	R0, #4
0x1372	0xD02C    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards178
;__Lib_Mmc_SDIO.c, 1542 :: 		
0x1374	0x2100    MOVS	R1, #0
0x1376	0x484B    LDR	R0, [PC, #300]
0x1378	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1543 :: 		
0x137A	0x2102    MOVS	R1, #2
0x137C	0x484A    LDR	R0, [PC, #296]
0x137E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1544 :: 		
0x1380	0xF04F01C0  MOV	R1, #192
0x1384	0x4849    LDR	R0, [PC, #292]
0x1386	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1545 :: 		
0x1388	0xF04F0100  MOV	R1, #0
0x138C	0x4848    LDR	R0, [PC, #288]
0x138E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1546 :: 		
0x1390	0xF44F6180  MOV	R1, #1024
0x1394	0x4847    LDR	R0, [PC, #284]
0x1396	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1547 :: 		
0x1398	0x4842    LDR	R0, [PC, #264]
0x139A	0xF7FFFD01  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1549 :: 		
0x139E	0xF7FFFB4D  BL	__Lib_Mmc_SDIO_CmdResp2Error+0
0x13A2	0x2801    CMP	R0, #1
0x13A4	0xD101    BNE	L___Lib_Mmc_SDIO_SD_InitializeCards179
;__Lib_Mmc_SDIO.c, 1551 :: 		
0x13A6	0x2001    MOVS	R0, #1
0x13A8	0xE075    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1552 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards179:
;__Lib_Mmc_SDIO.c, 1554 :: 		
0x13AA	0x4843    LDR	R0, [PC, #268]
0x13AC	0x6801    LDR	R1, [R0, #0]
0x13AE	0x4843    LDR	R0, [PC, #268]
0x13B0	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1555 :: 		
0x13B2	0x4843    LDR	R0, [PC, #268]
0x13B4	0x6801    LDR	R1, [R0, #0]
0x13B6	0x4843    LDR	R0, [PC, #268]
0x13B8	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1556 :: 		
0x13BA	0x4843    LDR	R0, [PC, #268]
0x13BC	0x6801    LDR	R1, [R0, #0]
0x13BE	0x4843    LDR	R0, [PC, #268]
0x13C0	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1557 :: 		
0x13C2	0x4843    LDR	R0, [PC, #268]
0x13C4	0x6800    LDR	R0, [R0, #0]
0x13C6	0xF0400101  ORR	R1, R0, #1
0x13CA	0x4842    LDR	R0, [PC, #264]
0x13CC	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1558 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards178:
;__Lib_Mmc_SDIO.c, 1559 :: 		
0x13CE	0x4834    LDR	R0, [PC, #208]
0x13D0	0x6800    LDR	R0, [R0, #0]
0x13D2	0xB160    CBZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards435
0x13D4	0x4832    LDR	R0, [PC, #200]
0x13D6	0x6800    LDR	R0, [R0, #0]
0x13D8	0x2801    CMP	R0, #1
0x13DA	0xD008    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards434
;__Lib_Mmc_SDIO.c, 1560 :: 		
0x13DC	0x4830    LDR	R0, [PC, #192]
0x13DE	0x6800    LDR	R0, [R0, #0]
0x13E0	0x2806    CMP	R0, #6
0x13E2	0xD004    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards433
0x13E4	0x482E    LDR	R0, [PC, #184]
0x13E6	0x6800    LDR	R0, [R0, #0]
0x13E8	0x2802    CMP	R0, #2
0x13EA	0xD000    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards432
0x13EC	0xE01C    B	L___Lib_Mmc_SDIO_SD_InitializeCards182
;__Lib_Mmc_SDIO.c, 1559 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards435:
L___Lib_Mmc_SDIO_SD_InitializeCards434:
;__Lib_Mmc_SDIO.c, 1560 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards433:
L___Lib_Mmc_SDIO_SD_InitializeCards432:
;__Lib_Mmc_SDIO.c, 1564 :: 		
0x13EE	0x2100    MOVS	R1, #0
0x13F0	0x482C    LDR	R0, [PC, #176]
0x13F2	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1565 :: 		
0x13F4	0x2103    MOVS	R1, #3
0x13F6	0x482C    LDR	R0, [PC, #176]
0x13F8	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1566 :: 		
0x13FA	0xF04F0140  MOV	R1, #64
0x13FE	0x482B    LDR	R0, [PC, #172]
0x1400	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1567 :: 		
0x1402	0xF04F0100  MOV	R1, #0
0x1406	0x482A    LDR	R0, [PC, #168]
0x1408	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1568 :: 		
0x140A	0xF44F6180  MOV	R1, #1024
0x140E	0x4829    LDR	R0, [PC, #164]
0x1410	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1569 :: 		
0x1412	0x4824    LDR	R0, [PC, #144]
0x1414	0xF7FFFCC4  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1571 :: 		
0x1418	0xA801    ADD	R0, SP, #4
0x141A	0x4601    MOV	R1, R0
0x141C	0x2003    MOVS	R0, #3
0x141E	0xF7FFFB45  BL	__Lib_Mmc_SDIO_CmdResp6Error+0
0x1422	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards183
;__Lib_Mmc_SDIO.c, 1573 :: 		
0x1424	0x2001    MOVS	R0, #1
0x1426	0xE036    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1574 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards183:
;__Lib_Mmc_SDIO.c, 1575 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards182:
;__Lib_Mmc_SDIO.c, 1576 :: 		
0x1428	0x481D    LDR	R0, [PC, #116]
0x142A	0x6800    LDR	R0, [R0, #0]
0x142C	0x2804    CMP	R0, #4
0x142E	0xD031    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards184
;__Lib_Mmc_SDIO.c, 1578 :: 		
0x1430	0xF8BD1004  LDRH	R1, [SP, #4]
0x1434	0x4828    LDR	R0, [PC, #160]
0x1436	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1581 :: 		
0x1438	0xF8BD0004  LDRH	R0, [SP, #4]
0x143C	0x0401    LSLS	R1, R0, #16
0x143E	0x4819    LDR	R0, [PC, #100]
0x1440	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1582 :: 		
0x1442	0x2109    MOVS	R1, #9
0x1444	0x4818    LDR	R0, [PC, #96]
0x1446	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1583 :: 		
0x1448	0xF04F01C0  MOV	R1, #192
0x144C	0x4817    LDR	R0, [PC, #92]
0x144E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1584 :: 		
0x1450	0xF04F0100  MOV	R1, #0
0x1454	0x4816    LDR	R0, [PC, #88]
0x1456	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1585 :: 		
0x1458	0xF44F6180  MOV	R1, #1024
0x145C	0x4815    LDR	R0, [PC, #84]
0x145E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1586 :: 		
0x1460	0x4810    LDR	R0, [PC, #64]
0x1462	0xF7FFFC9D  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1588 :: 		
0x1466	0xF7FFFAE9  BL	__Lib_Mmc_SDIO_CmdResp2Error+0
0x146A	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards185
;__Lib_Mmc_SDIO.c, 1590 :: 		
0x146C	0x2001    MOVS	R0, #1
0x146E	0xE012    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1591 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards185:
;__Lib_Mmc_SDIO.c, 1593 :: 		
0x1470	0x4811    LDR	R0, [PC, #68]
0x1472	0x6801    LDR	R1, [R0, #0]
0x1474	0x4819    LDR	R0, [PC, #100]
0x1476	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1594 :: 		
0x1478	0x4811    LDR	R0, [PC, #68]
0x147A	0x6801    LDR	R1, [R0, #0]
0x147C	0x4818    LDR	R0, [PC, #96]
0x147E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1595 :: 		
0x1480	0x4811    LDR	R0, [PC, #68]
0x1482	0x6801    LDR	R1, [R0, #0]
0x1484	0x4817    LDR	R0, [PC, #92]
0x1486	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1596 :: 		
0x1488	0x4811    LDR	R0, [PC, #68]
0x148A	0x6800    LDR	R0, [R0, #0]
0x148C	0xF0400101  ORR	R1, R0, #1
0x1490	0x4815    LDR	R0, [PC, #84]
0x1492	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1597 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards184:
;__Lib_Mmc_SDIO.c, 1599 :: 		
0x1494	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1600 :: 		
L_end_SD_InitializeCards:
0x1496	0xF8DDE000  LDR	LR, [SP, #0]
0x149A	0xB002    ADD	SP, SP, #8
0x149C	0x4770    BX	LR
0x149E	0xBF00    NOP
0x14A0	0x009C2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x14A4	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x14A8	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x14AC	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x14B0	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x14B4	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x14B8	0x2C144001  	SDIO_RESP1+0
0x14BC	0x06E02000  	__Lib_Mmc_SDIO_CID_TabSdio+0
0x14C0	0x2C184001  	SDIO_RESP2+0
0x14C4	0x06E42000  	__Lib_Mmc_SDIO_CID_TabSdio+4
0x14C8	0x2C1C4001  	SDIO_RESP3+0
0x14CC	0x06E82000  	__Lib_Mmc_SDIO_CID_TabSdio+8
0x14D0	0x2C204001  	SDIO_RESP4+0
0x14D4	0x06EC2000  	__Lib_Mmc_SDIO_CID_TabSdio+12
0x14D8	0x00982000  	__Lib_Mmc_SDIO_RCA+0
0x14DC	0x06F02000  	__Lib_Mmc_SDIO_CSD_TabSdio+0
0x14E0	0x06F42000  	__Lib_Mmc_SDIO_CSD_TabSdio+4
0x14E4	0x06F82000  	__Lib_Mmc_SDIO_CSD_TabSdio+8
0x14E8	0x06FC2000  	__Lib_Mmc_SDIO_CSD_TabSdio+12
; end of __Lib_Mmc_SDIO_SD_InitializeCards
_SDIO_GetPowerState:
;__Lib_SDIO.c, 560 :: 		
0x056C	0xB081    SUB	SP, SP, #4
;__Lib_SDIO.c, 561 :: 		
0x056E	0x4803    LDR	R0, [PC, #12]
0x0570	0x6800    LDR	R0, [R0, #0]
0x0572	0xF0000003  AND	R0, R0, #3
;__Lib_SDIO.c, 562 :: 		
L_end_SDIO_GetPowerState:
0x0576	0xB001    ADD	SP, SP, #4
0x0578	0x4770    BX	LR
0x057A	0xBF00    NOP
0x057C	0x2C004001  	SDIO_POWER+0
; end of _SDIO_GetPowerState
__Lib_Mmc_SDIO_CmdResp2Error:
;__Lib_Mmc_SDIO.c, 1249 :: 		
0x0A3C	0xB082    SUB	SP, SP, #8
0x0A3E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1251 :: 		
; errorstatus start address is: 8 (R2)
0x0A42	0x2200    MOVS	R2, #0
;__Lib_Mmc_SDIO.c, 1252 :: 		
; timeout start address is: 4 (R1)
0x0A44	0x4916    LDR	R1, [PC, #88]
;__Lib_Mmc_SDIO.c, 1255 :: 		
0x0A46	0x4817    LDR	R0, [PC, #92]
; status start address is: 12 (R3)
0x0A48	0x6803    LDR	R3, [R0, #0]
; timeout end address is: 4 (R1)
; status end address is: 12 (R3)
; errorstatus end address is: 8 (R2)
0x0A4A	0x9301    STR	R3, [SP, #4]
0x0A4C	0x460B    MOV	R3, R1
0x0A4E	0x9901    LDR	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 1257 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error140:
; status start address is: 4 (R1)
; timeout start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0x0A50	0xF0010045  AND	R0, R1, #69
0x0A54	0xB928    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp2Error418
0x0A56	0x2B00    CMP	R3, #0
0x0A58	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp2Error417
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp2Error416:
;__Lib_Mmc_SDIO.c, 1259 :: 		
0x0A5A	0x1E5B    SUBS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 1260 :: 		
0x0A5C	0x4811    LDR	R0, [PC, #68]
; status start address is: 4 (R1)
0x0A5E	0x6801    LDR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1261 :: 		
0x0A60	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp2Error140
;__Lib_Mmc_SDIO.c, 1257 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error418:
L___Lib_Mmc_SDIO_CmdResp2Error417:
;__Lib_Mmc_SDIO.c, 1263 :: 		
0x0A62	0xB11B    CBZ	R3, L___Lib_Mmc_SDIO_CmdResp2Error420
; timeout end address is: 12 (R3)
0x0A64	0xF0010004  AND	R0, R1, #4
0x0A68	0xB900    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp2Error419
0x0A6A	0xE006    B	L___Lib_Mmc_SDIO_CmdResp2Error146
; status end address is: 4 (R1)
; errorstatus end address is: 8 (R2)
L___Lib_Mmc_SDIO_CmdResp2Error420:
L___Lib_Mmc_SDIO_CmdResp2Error419:
;__Lib_Mmc_SDIO.c, 1265 :: 		
; errorstatus start address is: 8 (R2)
0x0A6C	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1266 :: 		
0x0A6E	0xF04F0004  MOV	R0, #4
0x0A72	0xF7FFFD19  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1267 :: 		
0x0A76	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x0A78	0xE00D    B	L_end_CmdResp2Error
;__Lib_Mmc_SDIO.c, 1268 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error146:
;__Lib_Mmc_SDIO.c, 1269 :: 		
; errorstatus start address is: 8 (R2)
; status start address is: 4 (R1)
0x0A7A	0xF0010001  AND	R0, R1, #1
; status end address is: 4 (R1)
0x0A7E	0xB130    CBZ	R0, L___Lib_Mmc_SDIO_CmdResp2Error148
;__Lib_Mmc_SDIO.c, 1271 :: 		
0x0A80	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1272 :: 		
0x0A82	0xF04F0001  MOV	R0, #1
0x0A86	0xF7FFFD0F  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1273 :: 		
0x0A8A	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x0A8C	0xE003    B	L_end_CmdResp2Error
;__Lib_Mmc_SDIO.c, 1274 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error148:
;__Lib_Mmc_SDIO.c, 1277 :: 		
; errorstatus start address is: 8 (R2)
0x0A8E	0x4806    LDR	R0, [PC, #24]
0x0A90	0xF7FFFD0A  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1279 :: 		
0x0A94	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1280 :: 		
L_end_CmdResp2Error:
0x0A96	0xF8DDE000  LDR	LR, [SP, #0]
0x0A9A	0xB002    ADD	SP, SP, #8
0x0A9C	0x4770    BX	LR
0x0A9E	0xBF00    NOP
0x0AA0	0x27100000  	#10000
0x0AA4	0x2C344001  	SDIO_STA+0
0x0AA8	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_CmdResp2Error
__Lib_Mmc_SDIO_CmdResp6Error:
;__Lib_Mmc_SDIO.c, 1296 :: 		
; prca start address is: 4 (R1)
; cmd start address is: 0 (R0)
0x0AAC	0xB082    SUB	SP, SP, #8
0x0AAE	0xF8CDE000  STR	LR, [SP, #0]
; prca end address is: 4 (R1)
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
; prca start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1298 :: 		
; errorstatus start address is: 12 (R3)
0x0AB2	0x2300    MOVS	R3, #0
;__Lib_Mmc_SDIO.c, 1301 :: 		
; timeout start address is: 16 (R4)
0x0AB4	0x4C26    LDR	R4, [PC, #152]
;__Lib_Mmc_SDIO.c, 1303 :: 		
0x0AB6	0x4A27    LDR	R2, [PC, #156]
; status start address is: 20 (R5)
0x0AB8	0x6815    LDR	R5, [R2, #0]
; cmd end address is: 0 (R0)
; prca end address is: 4 (R1)
; timeout end address is: 16 (R4)
; status end address is: 20 (R5)
; errorstatus end address is: 12 (R3)
0x0ABA	0x9501    STR	R5, [SP, #4]
0x0ABC	0x4625    MOV	R5, R4
0x0ABE	0x460C    MOV	R4, R1
0x0AC0	0xB2C1    UXTB	R1, R0
0x0AC2	0x9801    LDR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 1305 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error149:
; status start address is: 0 (R0)
; timeout start address is: 20 (R5)
; errorstatus start address is: 12 (R3)
; prca start address is: 16 (R4)
; cmd start address is: 4 (R1)
0x0AC4	0xF0000245  AND	R2, R0, #69
0x0AC8	0xB92A    CBNZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error424
0x0ACA	0x2D00    CMP	R5, #0
0x0ACC	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp6Error423
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp6Error422:
;__Lib_Mmc_SDIO.c, 1307 :: 		
0x0ACE	0x1E6D    SUBS	R5, R5, #1
;__Lib_Mmc_SDIO.c, 1308 :: 		
0x0AD0	0x4A20    LDR	R2, [PC, #128]
; status start address is: 0 (R0)
0x0AD2	0x6810    LDR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 1309 :: 		
0x0AD4	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp6Error149
;__Lib_Mmc_SDIO.c, 1305 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error424:
L___Lib_Mmc_SDIO_CmdResp6Error423:
;__Lib_Mmc_SDIO.c, 1311 :: 		
0x0AD6	0xB11D    CBZ	R5, L___Lib_Mmc_SDIO_CmdResp6Error426
; timeout end address is: 20 (R5)
0x0AD8	0xF0000204  AND	R2, R0, #4
0x0ADC	0xB902    CBNZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error425
0x0ADE	0xE006    B	L___Lib_Mmc_SDIO_CmdResp6Error155
; errorstatus end address is: 12 (R3)
; prca end address is: 16 (R4)
; cmd end address is: 4 (R1)
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp6Error426:
L___Lib_Mmc_SDIO_CmdResp6Error425:
;__Lib_Mmc_SDIO.c, 1313 :: 		
; errorstatus start address is: 8 (R2)
0x0AE0	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1314 :: 		
0x0AE2	0xF04F0004  MOV	R0, #4
0x0AE6	0xF7FFFCDF  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1315 :: 		
0x0AEA	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x0AEC	0xE02C    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1316 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error155:
;__Lib_Mmc_SDIO.c, 1317 :: 		
; status start address is: 0 (R0)
; cmd start address is: 4 (R1)
; prca start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x0AEE	0xF0000201  AND	R2, R0, #1
; status end address is: 0 (R0)
0x0AF2	0xB132    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error157
; errorstatus end address is: 12 (R3)
; prca end address is: 16 (R4)
; cmd end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1319 :: 		
; errorstatus start address is: 8 (R2)
0x0AF4	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1320 :: 		
0x0AF6	0xF04F0001  MOV	R0, #1
0x0AFA	0xF7FFFCD5  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1321 :: 		
0x0AFE	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x0B00	0xE022    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1322 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error157:
;__Lib_Mmc_SDIO.c, 1325 :: 		
; cmd start address is: 4 (R1)
; prca start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x0B02	0xF7FFFCE5  BL	_SDIO_GetCommandResponse+0
0x0B06	0x4288    CMP	R0, R1
0x0B08	0xD001    BEQ	L___Lib_Mmc_SDIO_CmdResp6Error158
; errorstatus end address is: 12 (R3)
; prca end address is: 16 (R4)
; cmd end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1328 :: 		
0x0B0A	0x2001    MOVS	R0, #1
0x0B0C	0xE01C    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1329 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error158:
;__Lib_Mmc_SDIO.c, 1332 :: 		
; prca start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x0B0E	0x4812    LDR	R0, [PC, #72]
0x0B10	0xF7FFFCCA  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1335 :: 		
0x0B14	0x4A11    LDR	R2, [PC, #68]
; response_r1 start address is: 0 (R0)
0x0B16	0x6810    LDR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 1337 :: 		
0x0B18	0xF4004260  AND	R2, R0, #57344
0x0B1C	0xB922    CBNZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error159
;__Lib_Mmc_SDIO.c, 1339 :: 		
0x0B1E	0x0C02    LSRS	R2, R0, #16
; response_r1 end address is: 0 (R0)
0x0B20	0xB292    UXTH	R2, R2
0x0B22	0x8022    STRH	R2, [R4, #0]
; prca end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 1340 :: 		
0x0B24	0xB2D8    UXTB	R0, R3
; errorstatus end address is: 12 (R3)
0x0B26	0xE00F    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1341 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error159:
;__Lib_Mmc_SDIO.c, 1343 :: 		
; response_r1 start address is: 0 (R0)
; errorstatus start address is: 12 (R3)
0x0B28	0xF4005200  AND	R2, R0, #8192
0x0B2C	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error160
; errorstatus end address is: 12 (R3)
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1345 :: 		
0x0B2E	0x2001    MOVS	R0, #1
0x0B30	0xE00A    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1346 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error160:
;__Lib_Mmc_SDIO.c, 1348 :: 		
; response_r1 start address is: 0 (R0)
; errorstatus start address is: 12 (R3)
0x0B32	0xF4004280  AND	R2, R0, #16384
0x0B36	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error161
; errorstatus end address is: 12 (R3)
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1350 :: 		
0x0B38	0x2001    MOVS	R0, #1
0x0B3A	0xE005    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1351 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error161:
;__Lib_Mmc_SDIO.c, 1353 :: 		
; response_r1 start address is: 0 (R0)
; errorstatus start address is: 12 (R3)
0x0B3C	0xF4004200  AND	R2, R0, #32768
; response_r1 end address is: 0 (R0)
0x0B40	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error162
; errorstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 1355 :: 		
0x0B42	0x2001    MOVS	R0, #1
0x0B44	0xE000    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1356 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error162:
;__Lib_Mmc_SDIO.c, 1358 :: 		
; errorstatus start address is: 12 (R3)
0x0B46	0xB2D8    UXTB	R0, R3
; errorstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 1359 :: 		
L_end_CmdResp6Error:
0x0B48	0xF8DDE000  LDR	LR, [SP, #0]
0x0B4C	0xB002    ADD	SP, SP, #8
0x0B4E	0x4770    BX	LR
0x0B50	0x27100000  	#10000
0x0B54	0x2C344001  	SDIO_STA+0
0x0B58	0x05FF0000  	#1535
0x0B5C	0x2C144001  	SDIO_RESP1+0
; end of __Lib_Mmc_SDIO_CmdResp6Error
__Lib_Mmc_SDIO_SD_SelectDeselect:
;__Lib_Mmc_SDIO.c, 1613 :: 		
; addr start address is: 0 (R0)
0x14EC	0xB081    SUB	SP, SP, #4
0x14EE	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1617 :: 		
0x14F2	0x490D    LDR	R1, [PC, #52]
0x14F4	0x6008    STR	R0, [R1, #0]
; addr end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1618 :: 		
0x14F6	0x2207    MOVS	R2, #7
0x14F8	0x490C    LDR	R1, [PC, #48]
0x14FA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1619 :: 		
0x14FC	0xF04F0240  MOV	R2, #64
0x1500	0x490B    LDR	R1, [PC, #44]
0x1502	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1620 :: 		
0x1504	0xF04F0200  MOV	R2, #0
0x1508	0x490A    LDR	R1, [PC, #40]
0x150A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1621 :: 		
0x150C	0xF44F6280  MOV	R2, #1024
0x1510	0x4909    LDR	R1, [PC, #36]
0x1512	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1622 :: 		
0x1514	0x4804    LDR	R0, [PC, #16]
0x1516	0xF7FFFC43  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1624 :: 		
0x151A	0x2007    MOVS	R0, #7
0x151C	0xF7FFFB4A  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
;__Lib_Mmc_SDIO.c, 1625 :: 		
L_end_SD_SelectDeselect:
0x1520	0xF8DDE000  LDR	LR, [SP, #0]
0x1524	0xB001    ADD	SP, SP, #4
0x1526	0x4770    BX	LR
0x1528	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x152C	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x1530	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x1534	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x1538	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
; end of __Lib_Mmc_SDIO_SD_SelectDeselect
__Lib_Mmc_SDIO_SD_EnableWideBusOperation:
;__Lib_Mmc_SDIO.c, 1864 :: 		
; WideMode start address is: 0 (R0)
0x153C	0xB081    SUB	SP, SP, #4
0x153E	0xF8CDE000  STR	LR, [SP, #0]
; WideMode end address is: 0 (R0)
; WideMode start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1866 :: 		
;__Lib_Mmc_SDIO.c, 1869 :: 		
0x1542	0x4919    LDR	R1, [PC, #100]
0x1544	0x6809    LDR	R1, [R1, #0]
0x1546	0x2903    CMP	R1, #3
0x1548	0xD106    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation209
;__Lib_Mmc_SDIO.c, 1871 :: 		
0x154A	0xF5B05F80  CMP	R0, #4096
0x154E	0xD101    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation210
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1872 :: 		
0x1550	0x2000    MOVS	R0, #0
0x1552	0xE024    B	L_end_SD_EnableWideBusOperation
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation210:
;__Lib_Mmc_SDIO.c, 1874 :: 		
0x1554	0x2001    MOVS	R0, #1
0x1556	0xE022    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1875 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation209:
;__Lib_Mmc_SDIO.c, 1876 :: 		
; WideMode start address is: 0 (R0)
0x1558	0x4913    LDR	R1, [PC, #76]
0x155A	0x6809    LDR	R1, [R1, #0]
0x155C	0xB141    CBZ	R1, L___Lib_Mmc_SDIO_SD_EnableWideBusOperation440
0x155E	0x4912    LDR	R1, [PC, #72]
0x1560	0x6809    LDR	R1, [R1, #0]
0x1562	0x2901    CMP	R1, #1
0x1564	0xD004    BEQ	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation439
0x1566	0x4910    LDR	R1, [PC, #64]
0x1568	0x6809    LDR	R1, [R1, #0]
0x156A	0x2902    CMP	R1, #2
0x156C	0xD000    BEQ	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation438
; WideMode end address is: 0 (R0)
0x156E	0xE015    B	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation215
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation440:
; WideMode start address is: 0 (R0)
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation439:
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation438:
;__Lib_Mmc_SDIO.c, 1878 :: 		
0x1570	0xF5B05F80  CMP	R0, #4096
0x1574	0xD101    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation216
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1880 :: 		
0x1576	0x2001    MOVS	R0, #1
0x1578	0xE011    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1881 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation216:
;__Lib_Mmc_SDIO.c, 1882 :: 		
; WideMode start address is: 0 (R0)
0x157A	0xF5B06F00  CMP	R0, #2048
0x157E	0xD107    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation218
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1884 :: 		
0x1580	0x2001    MOVS	R0, #1
0x1582	0xF7FFF977  BL	__Lib_Mmc_SDIO_SDEnWideBus+0
0x1586	0x2800    CMP	R0, #0
0x1588	0xD001    BEQ	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation219
;__Lib_Mmc_SDIO.c, 1886 :: 		
0x158A	0x2001    MOVS	R0, #1
0x158C	0xE007    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1887 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation219:
;__Lib_Mmc_SDIO.c, 1888 :: 		
0x158E	0xE005    B	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation220
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation218:
;__Lib_Mmc_SDIO.c, 1891 :: 		
0x1590	0x2000    MOVS	R0, #0
0x1592	0xF7FFF96F  BL	__Lib_Mmc_SDIO_SDEnWideBus+0
0x1596	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_EnableWideBusOperation221
;__Lib_Mmc_SDIO.c, 1893 :: 		
0x1598	0x2001    MOVS	R0, #1
0x159A	0xE000    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1894 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation221:
;__Lib_Mmc_SDIO.c, 1895 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation220:
;__Lib_Mmc_SDIO.c, 1896 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation215:
;__Lib_Mmc_SDIO.c, 1898 :: 		
0x159C	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1899 :: 		
L_end_SD_EnableWideBusOperation:
0x159E	0xF8DDE000  LDR	LR, [SP, #0]
0x15A2	0xB001    ADD	SP, SP, #4
0x15A4	0x4770    BX	LR
0x15A6	0xBF00    NOP
0x15A8	0x009C2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
; end of __Lib_Mmc_SDIO_SD_EnableWideBusOperation
__Lib_Mmc_SDIO_SDEnWideBus:
;__Lib_Mmc_SDIO.c, 1751 :: 		
; newState start address is: 0 (R0)
0x0874	0xB083    SUB	SP, SP, #12
0x0876	0xF8CDE000  STR	LR, [SP, #0]
0x087A	0xFA5FF880  UXTB	R8, R0
; newState end address is: 0 (R0)
; newState start address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1753 :: 		
;__Lib_Mmc_SDIO.c, 1755 :: 		
0x087E	0xF10D0B04  ADD	R11, SP, #4
0x0882	0xF10B0A08  ADD	R10, R11, #8
0x0886	0xF8DFC138  LDR	R12, [PC, #312]
0x088A	0xF006F887  BL	___CC2DW+0
;__Lib_Mmc_SDIO.c, 1757 :: 		
0x088E	0x494D    LDR	R1, [PC, #308]
0x0890	0x6809    LDR	R1, [R1, #0]
0x0892	0xF0017100  AND	R1, R1, #33554432
0x0896	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_SDEnWideBus199
; newState end address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1759 :: 		
0x0898	0x2001    MOVS	R0, #1
0x089A	0xE08C    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1760 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus199:
;__Lib_Mmc_SDIO.c, 1763 :: 		
; newState start address is: 32 (R8)
0x089C	0xAA01    ADD	R2, SP, #4
0x089E	0x494A    LDR	R1, [PC, #296]
0x08A0	0x6809    LDR	R1, [R1, #0]
0x08A2	0xB288    UXTH	R0, R1
0x08A4	0x4611    MOV	R1, R2
0x08A6	0xF7FFFCBF  BL	__Lib_Mmc_SDIO_FindSCR+0
; errorstatus start address is: 4 (R1)
0x08AA	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1765 :: 		
0x08AC	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SDEnWideBus200
; newState end address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1767 :: 		
0x08AE	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x08B0	0xE081    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1768 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus200:
;__Lib_Mmc_SDIO.c, 1771 :: 		
; newState start address is: 32 (R8)
0x08B2	0xF1B80F01  CMP	R8, #1
0x08B6	0xD13F    BNE	L___Lib_Mmc_SDIO_SDEnWideBus201
; newState end address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1774 :: 		
0x08B8	0xA901    ADD	R1, SP, #4
0x08BA	0x1D09    ADDS	R1, R1, #4
0x08BC	0x6809    LDR	R1, [R1, #0]
0x08BE	0xF4012180  AND	R1, R1, #262144
0x08C2	0x2900    CMP	R1, #0
0x08C4	0xD036    BEQ	L___Lib_Mmc_SDIO_SDEnWideBus202
;__Lib_Mmc_SDIO.c, 1777 :: 		
0x08C6	0x4940    LDR	R1, [PC, #256]
0x08C8	0x6809    LDR	R1, [R1, #0]
0x08CA	0x040A    LSLS	R2, R1, #16
0x08CC	0x493F    LDR	R1, [PC, #252]
0x08CE	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1778 :: 		
0x08D0	0x2237    MOVS	R2, #55
0x08D2	0x493F    LDR	R1, [PC, #252]
0x08D4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1779 :: 		
0x08D6	0xF04F0240  MOV	R2, #64
0x08DA	0x493E    LDR	R1, [PC, #248]
0x08DC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1780 :: 		
0x08DE	0xF04F0200  MOV	R2, #0
0x08E2	0x493D    LDR	R1, [PC, #244]
0x08E4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1781 :: 		
0x08E6	0xF44F6280  MOV	R2, #1024
0x08EA	0x493C    LDR	R1, [PC, #240]
0x08EC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1782 :: 		
0x08EE	0x4837    LDR	R0, [PC, #220]
0x08F0	0xF000FA56  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1784 :: 		
0x08F4	0x2037    MOVS	R0, #55
0x08F6	0xF000F95D  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x08FA	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1786 :: 		
0x08FC	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SDEnWideBus203
;__Lib_Mmc_SDIO.c, 1788 :: 		
0x08FE	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x0900	0xE059    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1789 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus203:
;__Lib_Mmc_SDIO.c, 1792 :: 		
0x0902	0x2202    MOVS	R2, #2
0x0904	0x4931    LDR	R1, [PC, #196]
0x0906	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1793 :: 		
0x0908	0x2206    MOVS	R2, #6
0x090A	0x4931    LDR	R1, [PC, #196]
0x090C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1794 :: 		
0x090E	0xF04F0240  MOV	R2, #64
0x0912	0x4930    LDR	R1, [PC, #192]
0x0914	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1795 :: 		
0x0916	0xF04F0200  MOV	R2, #0
0x091A	0x492F    LDR	R1, [PC, #188]
0x091C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1796 :: 		
0x091E	0xF44F6280  MOV	R2, #1024
0x0922	0x492E    LDR	R1, [PC, #184]
0x0924	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1797 :: 		
0x0926	0x4829    LDR	R0, [PC, #164]
0x0928	0xF000FA3A  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1799 :: 		
0x092C	0x2006    MOVS	R0, #6
0x092E	0xF000F941  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
;__Lib_Mmc_SDIO.c, 1800 :: 		
0x0932	0xE040    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1801 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus202:
;__Lib_Mmc_SDIO.c, 1804 :: 		
0x0934	0x2001    MOVS	R0, #1
0x0936	0xE03E    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1806 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus201:
;__Lib_Mmc_SDIO.c, 1810 :: 		
0x0938	0xA901    ADD	R1, SP, #4
0x093A	0x1D09    ADDS	R1, R1, #4
0x093C	0x6809    LDR	R1, [R1, #0]
0x093E	0xF4013180  AND	R1, R1, #65536
0x0942	0x2900    CMP	R1, #0
0x0944	0xD036    BEQ	L___Lib_Mmc_SDIO_SDEnWideBus206
;__Lib_Mmc_SDIO.c, 1813 :: 		
0x0946	0x4920    LDR	R1, [PC, #128]
0x0948	0x6809    LDR	R1, [R1, #0]
0x094A	0x040A    LSLS	R2, R1, #16
0x094C	0x491F    LDR	R1, [PC, #124]
0x094E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1814 :: 		
0x0950	0x2237    MOVS	R2, #55
0x0952	0x491F    LDR	R1, [PC, #124]
0x0954	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1815 :: 		
0x0956	0xF04F0240  MOV	R2, #64
0x095A	0x491E    LDR	R1, [PC, #120]
0x095C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1816 :: 		
0x095E	0xF04F0200  MOV	R2, #0
0x0962	0x491D    LDR	R1, [PC, #116]
0x0964	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1817 :: 		
0x0966	0xF44F6280  MOV	R2, #1024
0x096A	0x491C    LDR	R1, [PC, #112]
0x096C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1818 :: 		
0x096E	0x4817    LDR	R0, [PC, #92]
0x0970	0xF000FA16  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1821 :: 		
0x0974	0x2037    MOVS	R0, #55
0x0976	0xF000F91D  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x097A	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1823 :: 		
0x097C	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SDEnWideBus207
;__Lib_Mmc_SDIO.c, 1825 :: 		
0x097E	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x0980	0xE019    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1826 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus207:
;__Lib_Mmc_SDIO.c, 1829 :: 		
0x0982	0x2200    MOVS	R2, #0
0x0984	0x4911    LDR	R1, [PC, #68]
0x0986	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1830 :: 		
0x0988	0x2206    MOVS	R2, #6
0x098A	0x4911    LDR	R1, [PC, #68]
0x098C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1831 :: 		
0x098E	0xF04F0240  MOV	R2, #64
0x0992	0x4910    LDR	R1, [PC, #64]
0x0994	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1832 :: 		
0x0996	0xF04F0200  MOV	R2, #0
0x099A	0x490F    LDR	R1, [PC, #60]
0x099C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1833 :: 		
0x099E	0xF44F6280  MOV	R2, #1024
0x09A2	0x490E    LDR	R1, [PC, #56]
0x09A4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1834 :: 		
0x09A6	0x4809    LDR	R0, [PC, #36]
0x09A8	0xF000F9FA  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1836 :: 		
0x09AC	0x2006    MOVS	R0, #6
0x09AE	0xF000F901  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
;__Lib_Mmc_SDIO.c, 1838 :: 		
0x09B2	0xE000    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1839 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus206:
;__Lib_Mmc_SDIO.c, 1843 :: 		
0x09B4	0x2001    MOVS	R0, #1
;__Lib_Mmc_SDIO.c, 1846 :: 		
L_end_SDEnWideBus:
0x09B6	0xF8DDE000  LDR	LR, [SP, #0]
0x09BA	0xB003    ADD	SP, SP, #12
0x09BC	0x4770    BX	LR
0x09BE	0xBF00    NOP
0x09C0	0x7FE80000  	?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0+0
0x09C4	0x2C144001  	SDIO_RESP1+0
0x09C8	0x00982000  	__Lib_Mmc_SDIO_RCA+0
0x09CC	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x09D0	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x09D4	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x09D8	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x09DC	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
; end of __Lib_Mmc_SDIO_SDEnWideBus
__Lib_Mmc_SDIO_FindSCR:
;__Lib_Mmc_SDIO.c, 1637 :: 		
; index start address is: 20 (R5)
; pscr start address is: 4 (R1)
0x0228	0xB084    SUB	SP, SP, #16
0x022A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1639 :: 		
;__Lib_Mmc_SDIO.c, 1637 :: 		
;__Lib_Mmc_SDIO.c, 1639 :: 		
;__Lib_Mmc_SDIO.c, 1637 :: 		
0x022E	0x460C    MOV	R4, R1
; index end address is: 20 (R5)
; pscr end address is: 4 (R1)
; pscr start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 1639 :: 		
; index start address is: 20 (R5)
0x0230	0xF04F0500  MOV	R5, #0
;__Lib_Mmc_SDIO.c, 1640 :: 		
;__Lib_Mmc_SDIO.c, 1641 :: 		
0x0234	0xF10D0B04  ADD	R11, SP, #4
0x0238	0xF10B0A08  ADD	R10, R11, #8
0x023C	0xF8DFC1D8  LDR	R12, [PC, #472]
0x0240	0xF006FBAC  BL	___CC2DW+0
;__Lib_Mmc_SDIO.c, 1645 :: 		
0x0244	0x2308    MOVS	R3, #8
0x0246	0x4A75    LDR	R2, [PC, #468]
0x0248	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1646 :: 		
0x024A	0x2310    MOVS	R3, #16
0x024C	0x4A74    LDR	R2, [PC, #464]
0x024E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1647 :: 		
0x0250	0xF04F0340  MOV	R3, #64
0x0254	0x4A73    LDR	R2, [PC, #460]
0x0256	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1648 :: 		
0x0258	0xF04F0300  MOV	R3, #0
0x025C	0x4A72    LDR	R2, [PC, #456]
0x025E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1649 :: 		
0x0260	0xF44F6380  MOV	R3, #1024
0x0264	0x4A71    LDR	R2, [PC, #452]
0x0266	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1650 :: 		
0x0268	0x486C    LDR	R0, [PC, #432]
0x026A	0xF000FD99  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1652 :: 		
0x026E	0x2010    MOVS	R0, #16
0x0270	0xF000FCA0  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x0274	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1654 :: 		
0x0276	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR186
; pscr end address is: 16 (R4)
; index end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1656 :: 		
0x0278	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x027A	0xE0C9    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1657 :: 		
L___Lib_Mmc_SDIO_FindSCR186:
;__Lib_Mmc_SDIO.c, 1660 :: 		
; index start address is: 20 (R5)
; pscr start address is: 16 (R4)
0x027C	0x4A6C    LDR	R2, [PC, #432]
0x027E	0x6812    LDR	R2, [R2, #0]
0x0280	0x0413    LSLS	R3, R2, #16
0x0282	0x4A66    LDR	R2, [PC, #408]
0x0284	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1661 :: 		
0x0286	0x2337    MOVS	R3, #55
0x0288	0x4A65    LDR	R2, [PC, #404]
0x028A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1662 :: 		
0x028C	0xF04F0340  MOV	R3, #64
0x0290	0x4A64    LDR	R2, [PC, #400]
0x0292	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1663 :: 		
0x0294	0xF04F0300  MOV	R3, #0
0x0298	0x4A63    LDR	R2, [PC, #396]
0x029A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1664 :: 		
0x029C	0xF44F6380  MOV	R3, #1024
0x02A0	0x4A62    LDR	R2, [PC, #392]
0x02A2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1665 :: 		
0x02A4	0x485D    LDR	R0, [PC, #372]
0x02A6	0xF000FD7B  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1667 :: 		
0x02AA	0x2037    MOVS	R0, #55
0x02AC	0xF000FC82  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x02B0	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1669 :: 		
0x02B2	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR187
; pscr end address is: 16 (R4)
; index end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1671 :: 		
0x02B4	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x02B6	0xE0AB    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1672 :: 		
L___Lib_Mmc_SDIO_FindSCR187:
;__Lib_Mmc_SDIO.c, 1673 :: 		
; index start address is: 20 (R5)
; pscr start address is: 16 (R4)
0x02B8	0x4B5E    LDR	R3, [PC, #376]
0x02BA	0x4A5F    LDR	R2, [PC, #380]
0x02BC	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1674 :: 		
0x02BE	0x2308    MOVS	R3, #8
0x02C0	0x4A5E    LDR	R2, [PC, #376]
0x02C2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1675 :: 		
0x02C4	0xF04F0330  MOV	R3, #48
0x02C8	0x4A5D    LDR	R2, [PC, #372]
0x02CA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1676 :: 		
0x02CC	0xF04F0302  MOV	R3, #2
0x02D0	0x4A5C    LDR	R2, [PC, #368]
0x02D2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1677 :: 		
0x02D4	0xF04F0300  MOV	R3, #0
0x02D8	0x4A5B    LDR	R2, [PC, #364]
0x02DA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1678 :: 		
0x02DC	0xF04F0301  MOV	R3, #1
0x02E0	0x4A5A    LDR	R2, [PC, #360]
0x02E2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1679 :: 		
0x02E4	0x4854    LDR	R0, [PC, #336]
0x02E6	0xF7FFFF75  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 1683 :: 		
0x02EA	0x2300    MOVS	R3, #0
0x02EC	0x4A4B    LDR	R2, [PC, #300]
0x02EE	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1684 :: 		
0x02F0	0x2333    MOVS	R3, #51
0x02F2	0x4A4B    LDR	R2, [PC, #300]
0x02F4	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1685 :: 		
0x02F6	0xF04F0340  MOV	R3, #64
0x02FA	0x4A4A    LDR	R2, [PC, #296]
0x02FC	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1686 :: 		
0x02FE	0xF04F0300  MOV	R3, #0
0x0302	0x4A49    LDR	R2, [PC, #292]
0x0304	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1687 :: 		
0x0306	0xF44F6380  MOV	R3, #1024
0x030A	0x4A48    LDR	R2, [PC, #288]
0x030C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1688 :: 		
0x030E	0x4843    LDR	R0, [PC, #268]
0x0310	0xF000FD46  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1690 :: 		
0x0314	0x2033    MOVS	R0, #51
0x0316	0xF000FC4D  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x031A	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1692 :: 		
0x031C	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR188
; pscr end address is: 16 (R4)
; index end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1694 :: 		
0x031E	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x0320	0xE076    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1695 :: 		
L___Lib_Mmc_SDIO_FindSCR188:
;__Lib_Mmc_SDIO.c, 1697 :: 		
; index start address is: 20 (R5)
; pscr start address is: 16 (R4)
0x0322	0x4627    MOV	R7, R4
; index end address is: 20 (R5)
0x0324	0x462C    MOV	R4, R5
L___Lib_Mmc_SDIO_FindSCR189:
; pscr end address is: 16 (R4)
; index start address is: 16 (R4)
; pscr start address is: 28 (R7)
0x0326	0x4A4A    LDR	R2, [PC, #296]
0x0328	0x6813    LDR	R3, [R2, #0]
0x032A	0x4A4A    LDR	R2, [PC, #296]
0x032C	0xEA030202  AND	R2, R3, R2, LSL #0
0x0330	0xB98A    CBNZ	R2, L___Lib_Mmc_SDIO_FindSCR190
;__Lib_Mmc_SDIO.c, 1699 :: 		
0x0332	0xF44F1000  MOV	R0, #2097152
0x0336	0xF000F8BF  BL	_SDIO_GetFlagStatus+0
0x033A	0xB158    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR436
;__Lib_Mmc_SDIO.c, 1701 :: 		
0x033C	0xAB01    ADD	R3, SP, #4
0x033E	0x00A2    LSLS	R2, R4, #2
0x0340	0x189A    ADDS	R2, R3, R2
0x0342	0x9203    STR	R2, [SP, #12]
0x0344	0xF7FFFF3E  BL	_SDIO_ReadData+0
0x0348	0x9A03    LDR	R2, [SP, #12]
0x034A	0x6010    STR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 1702 :: 		
0x034C	0x1C62    ADDS	R2, R4, #1
; index end address is: 16 (R4)
; index start address is: 0 (R0)
0x034E	0x4610    MOV	R0, R2
; index end address is: 0 (R0)
0x0350	0x4604    MOV	R4, R0
;__Lib_Mmc_SDIO.c, 1703 :: 		
0x0352	0xE7FF    B	L___Lib_Mmc_SDIO_FindSCR191
L___Lib_Mmc_SDIO_FindSCR436:
;__Lib_Mmc_SDIO.c, 1699 :: 		
;__Lib_Mmc_SDIO.c, 1703 :: 		
L___Lib_Mmc_SDIO_FindSCR191:
;__Lib_Mmc_SDIO.c, 1704 :: 		
; index start address is: 16 (R4)
; index end address is: 16 (R4)
0x0354	0xE7E7    B	L___Lib_Mmc_SDIO_FindSCR189
L___Lib_Mmc_SDIO_FindSCR190:
;__Lib_Mmc_SDIO.c, 1706 :: 		
0x0356	0xF04F0008  MOV	R0, #8
0x035A	0xF000F8AD  BL	_SDIO_GetFlagStatus+0
0x035E	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR192
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1708 :: 		
0x0360	0xF04F0008  MOV	R0, #8
0x0364	0xF000F8A0  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1710 :: 		
0x0368	0x2001    MOVS	R0, #1
0x036A	0xE051    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1711 :: 		
L___Lib_Mmc_SDIO_FindSCR192:
;__Lib_Mmc_SDIO.c, 1712 :: 		
; pscr start address is: 28 (R7)
0x036C	0xF04F0002  MOV	R0, #2
0x0370	0xF000F8A2  BL	_SDIO_GetFlagStatus+0
0x0374	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR194
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1714 :: 		
0x0376	0xF04F0002  MOV	R0, #2
0x037A	0xF000F895  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1716 :: 		
0x037E	0x2001    MOVS	R0, #1
0x0380	0xE046    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1717 :: 		
L___Lib_Mmc_SDIO_FindSCR194:
;__Lib_Mmc_SDIO.c, 1718 :: 		
; pscr start address is: 28 (R7)
0x0382	0xF04F0020  MOV	R0, #32
0x0386	0xF000F897  BL	_SDIO_GetFlagStatus+0
0x038A	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR196
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1720 :: 		
0x038C	0xF04F0020  MOV	R0, #32
0x0390	0xF000F88A  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1722 :: 		
0x0394	0x2001    MOVS	R0, #1
0x0396	0xE03B    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1723 :: 		
L___Lib_Mmc_SDIO_FindSCR196:
;__Lib_Mmc_SDIO.c, 1724 :: 		
; pscr start address is: 28 (R7)
0x0398	0xF44F7000  MOV	R0, #512
0x039C	0xF000F88C  BL	_SDIO_GetFlagStatus+0
0x03A0	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR198
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1726 :: 		
0x03A2	0xF44F7000  MOV	R0, #512
0x03A6	0xF000F87F  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1728 :: 		
0x03AA	0x2001    MOVS	R0, #1
0x03AC	0xE030    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1729 :: 		
L___Lib_Mmc_SDIO_FindSCR198:
;__Lib_Mmc_SDIO.c, 1732 :: 		
; pscr start address is: 28 (R7)
0x03AE	0x482A    LDR	R0, [PC, #168]
0x03B0	0xF000F87A  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1734 :: 		
0x03B4	0x1D3E    ADDS	R6, R7, #4
0x03B6	0xAD01    ADD	R5, SP, #4
0x03B8	0x682C    LDR	R4, [R5, #0]
0x03BA	0xF00402FF  AND	R2, R4, #255
0x03BE	0x0613    LSLS	R3, R2, #24
0x03C0	0xF404427F  AND	R2, R4, #65280
0x03C4	0x0212    LSLS	R2, R2, #8
0x03C6	0x4313    ORRS	R3, R2
0x03C8	0xF404027F  AND	R2, R4, #16711680
0x03CC	0x0A12    LSRS	R2, R2, #8
0x03CE	0x4313    ORRS	R3, R2
0x03D0	0xF004427F  AND	R2, R4, #-16777216
0x03D4	0x0E12    LSRS	R2, R2, #24
0x03D6	0xEA430202  ORR	R2, R3, R2, LSL #0
0x03DA	0x6032    STR	R2, [R6, #0]
;__Lib_Mmc_SDIO.c, 1736 :: 		
0x03DC	0x1D2A    ADDS	R2, R5, #4
0x03DE	0x6812    LDR	R2, [R2, #0]
0x03E0	0xF00202FF  AND	R2, R2, #255
0x03E4	0x0613    LSLS	R3, R2, #24
0x03E6	0x1D2A    ADDS	R2, R5, #4
0x03E8	0x6812    LDR	R2, [R2, #0]
0x03EA	0xF402427F  AND	R2, R2, #65280
0x03EE	0x0212    LSLS	R2, R2, #8
0x03F0	0x4313    ORRS	R3, R2
0x03F2	0x1D2A    ADDS	R2, R5, #4
0x03F4	0x6812    LDR	R2, [R2, #0]
0x03F6	0xF402027F  AND	R2, R2, #16711680
0x03FA	0x0A12    LSRS	R2, R2, #8
0x03FC	0x4313    ORRS	R3, R2
0x03FE	0x1D2A    ADDS	R2, R5, #4
0x0400	0x6812    LDR	R2, [R2, #0]
0x0402	0xF002427F  AND	R2, R2, #-16777216
0x0406	0x0E12    LSRS	R2, R2, #24
0x0408	0xEA430202  ORR	R2, R3, R2, LSL #0
0x040C	0x603A    STR	R2, [R7, #0]
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1738 :: 		
0x040E	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1739 :: 		
L_end_FindSCR:
0x0410	0xF8DDE000  LDR	LR, [SP, #0]
0x0414	0xB004    ADD	SP, SP, #16
0x0416	0x4770    BX	LR
0x0418	0x7FE00000  	?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0+0
0x041C	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x0420	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x0424	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x0428	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x042C	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x0430	0x00982000  	__Lib_Mmc_SDIO_RCA+0
0x0434	0xFFFF000F  	#1048575
0x0438	0x06AC2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x043C	0x06B02000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x0440	0x06B42000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x0444	0x06B82000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x0448	0x06BC2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x044C	0x06C02000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x0450	0x2C344001  	SDIO_STA+0
0x0454	0x062A0000  	#1578
0x0458	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_FindSCR
_SDIO_DataConfig:
;__Lib_SDIO.c, 702 :: 		
; SDIO_DataInitStruct start address is: 0 (R0)
0x01D4	0xB081    SUB	SP, SP, #4
; SDIO_DataInitStruct end address is: 0 (R0)
; SDIO_DataInitStruct start address is: 0 (R0)
;__Lib_SDIO.c, 704 :: 		
;__Lib_SDIO.c, 708 :: 		
0x01D6	0x6802    LDR	R2, [R0, #0]
0x01D8	0x4910    LDR	R1, [PC, #64]
0x01DA	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 712 :: 		
0x01DC	0x1D01    ADDS	R1, R0, #4
0x01DE	0x680A    LDR	R2, [R1, #0]
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 716 :: 		
0x01E4	0x490F    LDR	R1, [PC, #60]
; tmpreg start address is: 8 (R2)
0x01E6	0x680A    LDR	R2, [R1, #0]
;__Lib_SDIO.c, 718 :: 		
0x01E8	0xF06F01F7  MVN	R1, #247
0x01EC	0xEA020301  AND	R3, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_SDIO.c, 723 :: 		
0x01F0	0xF2000108  ADDW	R1, R0, #8
0x01F4	0x680A    LDR	R2, [R1, #0]
0x01F6	0xF200010C  ADDW	R1, R0, #12
0x01FA	0x6809    LDR	R1, [R1, #0]
0x01FC	0x430A    ORRS	R2, R1
;__Lib_SDIO.c, 724 :: 		
0x01FE	0xF2000110  ADDW	R1, R0, #16
0x0202	0x6809    LDR	R1, [R1, #0]
0x0204	0x430A    ORRS	R2, R1
0x0206	0xF2000114  ADDW	R1, R0, #20
; SDIO_DataInitStruct end address is: 0 (R0)
0x020A	0x6809    LDR	R1, [R1, #0]
0x020C	0xEA420101  ORR	R1, R2, R1, LSL #0
0x0210	0xEA430201  ORR	R2, R3, R1, LSL #0
;__Lib_SDIO.c, 727 :: 		
0x0214	0x4903    LDR	R1, [PC, #12]
0x0216	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 728 :: 		
L_end_SDIO_DataConfig:
0x0218	0xB001    ADD	SP, SP, #4
0x021A	0x4770    BX	LR
0x021C	0x2C244001  	SDIO_DTIMER+0
0x0220	0x2C284001  	SDIO_DLEN+0
0x0224	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_DataConfig
_SDIO_ReadData:
;__Lib_SDIO.c, 774 :: 		
0x01C4	0xB081    SUB	SP, SP, #4
;__Lib_SDIO.c, 776 :: 		
0x01C6	0x4802    LDR	R0, [PC, #8]
0x01C8	0x6800    LDR	R0, [R0, #0]
;__Lib_SDIO.c, 777 :: 		
L_end_SDIO_ReadData:
0x01CA	0xB001    ADD	SP, SP, #4
0x01CC	0x4770    BX	LR
0x01CE	0xBF00    NOP
0x01D0	0x2C804001  	SDIO_FIFO+0
; end of _SDIO_ReadData
__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SDIO:
;__Lib_Mmc_SDIO.c, 2610 :: 		
0x4244	0xB081    SUB	SP, SP, #4
0x4246	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 2614 :: 		
0x424A	0x2001    MOVS	R0, #1
0x424C	0xF7FDF87A  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2615 :: 		
0x4250	0x2000    MOVS	R0, #0
0x4252	0xF7FDF86F  BL	_SDIO_StartSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2617 :: 		
0x4256	0x2000    MOVS	R0, #0
0x4258	0xF7FEFA86  BL	_SDIO_SetSDIOOperation+0
;__Lib_Mmc_SDIO.c, 2619 :: 		
0x425C	0xF04F0100  MOV	R1, #0
0x4260	0x4812    LDR	R0, [PC, #72]
0x4262	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2620 :: 		
0x4264	0x4812    LDR	R0, [PC, #72]
0x4266	0xF7FBFFB5  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2622 :: 		
0x426A	0x2100    MOVS	R1, #0
0x426C	0x4811    LDR	R0, [PC, #68]
0x426E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2623 :: 		
0x4270	0x210C    MOVS	R1, #12
0x4272	0x4811    LDR	R0, [PC, #68]
0x4274	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2624 :: 		
0x4276	0xF04F0140  MOV	R1, #64
0x427A	0x4810    LDR	R0, [PC, #64]
0x427C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2625 :: 		
0x427E	0xF04F0100  MOV	R1, #0
0x4282	0x480F    LDR	R0, [PC, #60]
0x4284	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2626 :: 		
0x4286	0xF44F6180  MOV	R1, #1024
0x428A	0x480E    LDR	R0, [PC, #56]
0x428C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2627 :: 		
0x428E	0x4809    LDR	R0, [PC, #36]
0x4290	0xF7FCFD86  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2629 :: 		
0x4294	0x200C    MOVS	R0, #12
0x4296	0xF7FCFC8D  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorStatus start address is: 8 (R2)
0x429A	0xB2C2    UXTB	R2, R0
;__Lib_Mmc_SDIO.c, 2630 :: 		
0x429C	0x480A    LDR	R0, [PC, #40]
0x429E	0xF7FCF903  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2632 :: 		
0x42A2	0xB2D0    UXTB	R0, R2
; errorStatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2633 :: 		
L_end_Mmc_Multi_Read_Stop_SDIO:
0x42A4	0xF8DDE000  LDR	LR, [SP, #0]
0x42A8	0xB001    ADD	SP, SP, #4
0x42AA	0x4770    BX	LR
0x42AC	0x06C02000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x42B0	0x06AC2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x42B4	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x42B8	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x42BC	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x42C0	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x42C4	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x42C8	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SDIO
_SDIO_StopSDIOReadWait:
;__Lib_SDIO.c, 855 :: 		
; newState start address is: 0 (R0)
0x1344	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 857 :: 		
0x1346	0x4902    LDR	R1, [PC, #8]
0x1348	0x6008    STR	R0, [R1, #0]
; newState end address is: 0 (R0)
;__Lib_SDIO.c, 859 :: 		
L_end_SDIO_StopSDIOReadWait:
0x134A	0xB001    ADD	SP, SP, #4
0x134C	0x4770    BX	LR
0x134E	0xBF00    NOP
0x1350	0x85A44225  	SDIO_DCTRL+0
; end of _SDIO_StopSDIOReadWait
_SDIO_StartSDIOReadWait:
;__Lib_SDIO.c, 837 :: 		
; newState start address is: 0 (R0)
0x1334	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 839 :: 		
0x1336	0x4902    LDR	R1, [PC, #8]
0x1338	0x6008    STR	R0, [R1, #0]
; newState end address is: 0 (R0)
;__Lib_SDIO.c, 841 :: 		
L_end_SDIO_StartSDIOReadWait:
0x133A	0xB001    ADD	SP, SP, #4
0x133C	0x4770    BX	LR
0x133E	0xBF00    NOP
0x1340	0x85A04225  	SDIO_DCTRL+0
; end of _SDIO_StartSDIOReadWait
_SDIO_SetSDIOOperation:
;__Lib_SDIO.c, 891 :: 		
; newState start address is: 0 (R0)
0x2768	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 893 :: 		
0x276A	0x4902    LDR	R1, [PC, #8]
0x276C	0x6008    STR	R0, [R1, #0]
; newState end address is: 0 (R0)
;__Lib_SDIO.c, 895 :: 		
L_end_SDIO_SetSDIOOperation:
0x276E	0xB001    ADD	SP, SP, #4
0x2770	0x4770    BX	LR
0x2772	0xBF00    NOP
0x2774	0x85AC4225  	SDIO_DCTRL+0
; end of _SDIO_SetSDIOOperation
__Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO:
;__Lib_Mmc_SDIO.c, 2832 :: 		
0x3D44	0xB082    SUB	SP, SP, #8
0x3D46	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 2833 :: 		
0x3D4A	0x2000    MOVS	R0, #0
0x3D4C	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 2836 :: 		
; timeOut start address is: 24 (R6)
0x3D50	0x2600    MOVS	R6, #0
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2841 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO375:
; timeOut start address is: 24 (R6)
0x3D52	0x4829    LDR	R0, [PC, #164]
0x3D54	0x6801    LDR	R1, [R0, #0]
0x3D56	0xF06F407E  MVN	R0, #-33554432
0x3D5A	0x1A41    SUB	R1, R0, R1
0x3D5C	0x4827    LDR	R0, [PC, #156]
0x3D5E	0x6800    LDR	R0, [R0, #0]
0x3D60	0x4288    CMP	R0, R1
0x3D62	0xD904    BLS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO472
0x3D64	0x4826    LDR	R0, [PC, #152]
0x3D66	0x4286    CMP	R6, R0
0x3D68	0xD801    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO471
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO470:
;__Lib_Mmc_SDIO.c, 2842 :: 		
0x3D6A	0x1C76    ADDS	R6, R6, #1
0x3D6C	0xE7F1    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO375
;__Lib_Mmc_SDIO.c, 2841 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO472:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO471:
;__Lib_Mmc_SDIO.c, 2845 :: 		
0x3D6E	0x4824    LDR	R0, [PC, #144]
0x3D70	0x4286    CMP	R6, R0
0x3D72	0xD801    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO477
;__Lib_Mmc_SDIO.c, 2846 :: 		
0x3D74	0x2600    MOVS	R6, #0
; timeOut end address is: 24 (R6)
0x3D76	0xE7FF    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO379
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO477:
;__Lib_Mmc_SDIO.c, 2845 :: 		
;__Lib_Mmc_SDIO.c, 2846 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO379:
;__Lib_Mmc_SDIO.c, 2848 :: 		
; timeOut start address is: 24 (R6)
0x3D78	0x2100    MOVS	R1, #0
0x3D7A	0x4822    LDR	R0, [PC, #136]
0x3D7C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2849 :: 		
0x3D7E	0x210C    MOVS	R1, #12
0x3D80	0x4821    LDR	R0, [PC, #132]
0x3D82	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2850 :: 		
0x3D84	0xF04F0140  MOV	R1, #64
0x3D88	0x4820    LDR	R0, [PC, #128]
0x3D8A	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2851 :: 		
0x3D8C	0xF04F0100  MOV	R1, #0
0x3D90	0x481F    LDR	R0, [PC, #124]
0x3D92	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2852 :: 		
0x3D94	0xF44F6180  MOV	R1, #1024
0x3D98	0x481E    LDR	R0, [PC, #120]
0x3D9A	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2853 :: 		
0x3D9C	0x4819    LDR	R0, [PC, #100]
0x3D9E	0xF7FCFFFF  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2855 :: 		
0x3DA2	0x200C    MOVS	R0, #12
0x3DA4	0xF7FCFF06  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x3DA8	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO380
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2856 :: 		
0x3DAA	0x2001    MOVS	R0, #1
0x3DAC	0xE01F    B	L_end_Mmc_Multi_Write_Stop_SDIO
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO380:
;__Lib_Mmc_SDIO.c, 2858 :: 		
; timeOut start address is: 24 (R6)
0x3DAE	0x481A    LDR	R0, [PC, #104]
0x3DB0	0xF7FCFB7A  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2861 :: 		
0x3DB4	0xA801    ADD	R0, SP, #4
0x3DB6	0xF7FEFCDF  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 4 (R1)
0x3DBA	0xB2C1    UXTB	R1, R0
; errorstatus end address is: 4 (R1)
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2863 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO381:
; errorstatus start address is: 4 (R1)
; timeOut start address is: 24 (R6)
0x3DBC	0xB989    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO476
0x3DBE	0xF89D0004  LDRB	R0, [SP, #4]
0x3DC2	0x2807    CMP	R0, #7
0x3DC4	0xD004    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO474
0x3DC6	0xF89D0004  LDRB	R0, [SP, #4]
0x3DCA	0x2806    CMP	R0, #6
0x3DCC	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO473
0x3DCE	0xE008    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO382
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO474:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO473:
0x3DD0	0x480B    LDR	R0, [PC, #44]
0x3DD2	0x4286    CMP	R6, R0
0x3DD4	0xD805    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO475
; errorstatus end address is: 4 (R1)
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO468:
;__Lib_Mmc_SDIO.c, 2865 :: 		
0x3DD6	0xA801    ADD	R0, SP, #4
0x3DD8	0xF7FEFCCE  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 4 (R1)
0x3DDC	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 2866 :: 		
0x3DDE	0x1C76    ADDS	R6, R6, #1
;__Lib_Mmc_SDIO.c, 2867 :: 		
0x3DE0	0xE7EC    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO381
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO382:
;__Lib_Mmc_SDIO.c, 2863 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO476:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO475:
;__Lib_Mmc_SDIO.c, 2868 :: 		
0x3DE2	0x4807    LDR	R0, [PC, #28]
0x3DE4	0x4286    CMP	R6, R0
0x3DE6	0xD901    BLS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO478
; errorstatus end address is: 4 (R1)
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2869 :: 		
; errorstatus start address is: 0 (R0)
0x3DE8	0x2001    MOVS	R0, #1
; errorstatus end address is: 0 (R0)
0x3DEA	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO387
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO478:
;__Lib_Mmc_SDIO.c, 2868 :: 		
0x3DEC	0xB2C8    UXTB	R0, R1
;__Lib_Mmc_SDIO.c, 2869 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO387:
;__Lib_Mmc_SDIO.c, 2871 :: 		
; errorstatus start address is: 0 (R0)
; errorstatus end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2872 :: 		
L_end_Mmc_Multi_Write_Stop_SDIO:
0x3DEE	0xF8DDE000  LDR	LR, [SP, #0]
0x3DF2	0xB002    ADD	SP, SP, #8
0x3DF4	0x4770    BX	LR
0x3DF6	0xBF00    NOP
0x3DF8	0x06D82000  	__Lib_Mmc_SDIO_numberOfBytesSent+0
0x3DFC	0x2C304001  	SDIO_DCOUNT+0
0x3E00	0xFFFF001F  	#2097151
0x3E04	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x3E08	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x3E0C	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x3E10	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x3E14	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x3E18	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO
__Lib_Mmc_SDIO_IsCardProgramming:
;__Lib_Mmc_SDIO.c, 1950 :: 		
; pstatus start address is: 0 (R0)
0x2778	0xB081    SUB	SP, SP, #4
0x277A	0xF8CDE000  STR	LR, [SP, #0]
0x277E	0x4604    MOV	R4, R0
; pstatus end address is: 0 (R0)
; pstatus start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 1952 :: 		
; errorstatus start address is: 20 (R5)
0x2780	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 1953 :: 		
;__Lib_Mmc_SDIO.c, 1955 :: 		
0x2782	0x4957    LDR	R1, [PC, #348]
0x2784	0x6809    LDR	R1, [R1, #0]
0x2786	0x040A    LSLS	R2, R1, #16
0x2788	0x4956    LDR	R1, [PC, #344]
0x278A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1956 :: 		
0x278C	0x220D    MOVS	R2, #13
0x278E	0x4956    LDR	R1, [PC, #344]
0x2790	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1957 :: 		
0x2792	0xF04F0240  MOV	R2, #64
0x2796	0x4955    LDR	R1, [PC, #340]
0x2798	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1958 :: 		
0x279A	0xF04F0200  MOV	R2, #0
0x279E	0x4954    LDR	R1, [PC, #336]
0x27A0	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1959 :: 		
0x27A2	0xF44F6280  MOV	R2, #1024
0x27A6	0x4953    LDR	R1, [PC, #332]
0x27A8	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1960 :: 		
0x27AA	0x484E    LDR	R0, [PC, #312]
0x27AC	0xF7FEFAF8  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1962 :: 		
0x27B0	0x4951    LDR	R1, [PC, #324]
; status start address is: 0 (R0)
0x27B2	0x6808    LDR	R0, [R1, #0]
; pstatus end address is: 16 (R4)
; errorstatus end address is: 20 (R5)
; status end address is: 0 (R0)
0x27B4	0x4623    MOV	R3, R4
0x27B6	0xB2EA    UXTB	R2, R5
;__Lib_Mmc_SDIO.c, 1963 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming225:
; status start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
; pstatus start address is: 12 (R3)
0x27B8	0xF0000145  AND	R1, R0, #69
0x27BC	0xB911    CBNZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming226
; status end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1965 :: 		
0x27BE	0x494E    LDR	R1, [PC, #312]
; status start address is: 0 (R0)
0x27C0	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 1966 :: 		
0x27C2	0xE7F9    B	L___Lib_Mmc_SDIO_IsCardProgramming225
L___Lib_Mmc_SDIO_IsCardProgramming226:
;__Lib_Mmc_SDIO.c, 1968 :: 		
0x27C4	0xF0000104  AND	R1, R0, #4
0x27C8	0xB129    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming227
; errorstatus end address is: 8 (R2)
; pstatus end address is: 12 (R3)
; status end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1970 :: 		
0x27CA	0xF04F0004  MOV	R0, #4
0x27CE	0xF7FDFE6B  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1971 :: 		
0x27D2	0x2001    MOVS	R0, #1
0x27D4	0xE07F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 1972 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming227:
;__Lib_Mmc_SDIO.c, 1973 :: 		
; status start address is: 0 (R0)
; pstatus start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0x27D6	0xF0000101  AND	R1, R0, #1
; status end address is: 0 (R0)
0x27DA	0xB129    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming229
; errorstatus end address is: 8 (R2)
; pstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 1975 :: 		
0x27DC	0xF04F0001  MOV	R0, #1
0x27E0	0xF7FDFE62  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1976 :: 		
0x27E4	0x2001    MOVS	R0, #1
0x27E6	0xE076    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 1977 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming229:
;__Lib_Mmc_SDIO.c, 1979 :: 		
; pstatus start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0x27E8	0xF7FDFE72  BL	_SDIO_GetCommandResponse+0
0x27EC	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1982 :: 		
0x27EE	0x290D    CMP	R1, #13
0x27F0	0xD001    BEQ	L___Lib_Mmc_SDIO_IsCardProgramming230
; errorstatus end address is: 8 (R2)
; pstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 1984 :: 		
0x27F2	0x2001    MOVS	R0, #1
0x27F4	0xE06F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 1985 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming230:
;__Lib_Mmc_SDIO.c, 1988 :: 		
; pstatus start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0x27F6	0x4841    LDR	R0, [PC, #260]
0x27F8	0xF7FDFE56  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1992 :: 		
0x27FC	0x4940    LDR	R1, [PC, #256]
; respR1 start address is: 0 (R0)
0x27FE	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 1995 :: 		
0x2800	0x0A41    LSRS	R1, R0, #9
0x2802	0xF001010F  AND	R1, R1, #15
0x2806	0xB2C9    UXTB	R1, R1
0x2808	0x7019    STRB	R1, [R3, #0]
; pstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 1997 :: 		
0x280A	0x493E    LDR	R1, [PC, #248]
0x280C	0xEA000101  AND	R1, R0, R1, LSL #0
0x2810	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming231
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1999 :: 		
0x2812	0x2000    MOVS	R0, #0
0x2814	0xE05F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2000 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming231:
;__Lib_Mmc_SDIO.c, 2002 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x2816	0xF0004100  AND	R1, R0, #-2147483648
0x281A	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming232
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2004 :: 		
0x281C	0x2001    MOVS	R0, #1
0x281E	0xE05A    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2005 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming232:
;__Lib_Mmc_SDIO.c, 2007 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x2820	0xF0004180  AND	R1, R0, #1073741824
0x2824	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming233
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2009 :: 		
0x2826	0x2001    MOVS	R0, #1
0x2828	0xE055    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2010 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming233:
;__Lib_Mmc_SDIO.c, 2012 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x282A	0xF0005100  AND	R1, R0, #536870912
0x282E	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming234
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2014 :: 		
0x2830	0x2001    MOVS	R0, #1
0x2832	0xE050    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2015 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming234:
;__Lib_Mmc_SDIO.c, 2017 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x2834	0xF0005180  AND	R1, R0, #268435456
0x2838	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming235
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2019 :: 		
0x283A	0x2001    MOVS	R0, #1
0x283C	0xE04B    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2020 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming235:
;__Lib_Mmc_SDIO.c, 2022 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x283E	0xF0006100  AND	R1, R0, #134217728
0x2842	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming236
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2024 :: 		
0x2844	0x2001    MOVS	R0, #1
0x2846	0xE046    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2025 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming236:
;__Lib_Mmc_SDIO.c, 2027 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x2848	0xF0006180  AND	R1, R0, #67108864
0x284C	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming237
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2029 :: 		
0x284E	0x2001    MOVS	R0, #1
0x2850	0xE041    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2030 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming237:
;__Lib_Mmc_SDIO.c, 2032 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x2852	0xF0007180  AND	R1, R0, #16777216
0x2856	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming238
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2034 :: 		
0x2858	0x2001    MOVS	R0, #1
0x285A	0xE03C    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2035 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming238:
;__Lib_Mmc_SDIO.c, 2037 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x285C	0xF4000100  AND	R1, R0, #8388608
0x2860	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming239
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2039 :: 		
0x2862	0x2001    MOVS	R0, #1
0x2864	0xE037    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2040 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming239:
;__Lib_Mmc_SDIO.c, 2042 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x2866	0xF4000180  AND	R1, R0, #4194304
0x286A	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming240
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2044 :: 		
0x286C	0x2001    MOVS	R0, #1
0x286E	0xE032    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2045 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming240:
;__Lib_Mmc_SDIO.c, 2047 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x2870	0xF4001100  AND	R1, R0, #2097152
0x2874	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming241
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2049 :: 		
0x2876	0x2001    MOVS	R0, #1
0x2878	0xE02D    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2050 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming241:
;__Lib_Mmc_SDIO.c, 2052 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x287A	0xF4001180  AND	R1, R0, #1048576
0x287E	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming242
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2054 :: 		
0x2880	0x2001    MOVS	R0, #1
0x2882	0xE028    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2055 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming242:
;__Lib_Mmc_SDIO.c, 2057 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x2884	0xF4002100  AND	R1, R0, #524288
0x2888	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming243
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2059 :: 		
0x288A	0x2001    MOVS	R0, #1
0x288C	0xE023    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2060 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming243:
;__Lib_Mmc_SDIO.c, 2062 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x288E	0xF4002180  AND	R1, R0, #262144
0x2892	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming244
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2064 :: 		
0x2894	0x2001    MOVS	R0, #1
0x2896	0xE01E    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2065 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming244:
;__Lib_Mmc_SDIO.c, 2067 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x2898	0xF4003100  AND	R1, R0, #131072
0x289C	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming245
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2069 :: 		
0x289E	0x2001    MOVS	R0, #1
0x28A0	0xE019    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2070 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming245:
;__Lib_Mmc_SDIO.c, 2072 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x28A2	0xF4003180  AND	R1, R0, #65536
0x28A6	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming246
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2074 :: 		
0x28A8	0x2001    MOVS	R0, #1
0x28AA	0xE014    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2075 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming246:
;__Lib_Mmc_SDIO.c, 2077 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x28AC	0xF4004100  AND	R1, R0, #32768
0x28B0	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming247
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2079 :: 		
0x28B2	0x2001    MOVS	R0, #1
0x28B4	0xE00F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2080 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming247:
;__Lib_Mmc_SDIO.c, 2082 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x28B6	0xF4004180  AND	R1, R0, #16384
0x28BA	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming248
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2084 :: 		
0x28BC	0x2001    MOVS	R0, #1
0x28BE	0xE00A    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2085 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming248:
;__Lib_Mmc_SDIO.c, 2087 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x28C0	0xF4005100  AND	R1, R0, #8192
0x28C4	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming249
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2089 :: 		
0x28C6	0x2001    MOVS	R0, #1
0x28C8	0xE005    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2090 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming249:
;__Lib_Mmc_SDIO.c, 2092 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0x28CA	0xF0000108  AND	R1, R0, #8
; respR1 end address is: 0 (R0)
0x28CE	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming250
; errorstatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2094 :: 		
0x28D0	0x2001    MOVS	R0, #1
0x28D2	0xE000    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2095 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming250:
;__Lib_Mmc_SDIO.c, 2097 :: 		
; errorstatus start address is: 8 (R2)
0x28D4	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2098 :: 		
L_end_IsCardProgramming:
0x28D6	0xF8DDE000  LDR	LR, [SP, #0]
0x28DA	0xB001    ADD	SP, SP, #4
0x28DC	0x4770    BX	LR
0x28DE	0xBF00    NOP
0x28E0	0x00982000  	__Lib_Mmc_SDIO_RCA+0
0x28E4	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x28E8	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x28EC	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x28F0	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x28F4	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x28F8	0x2C344001  	SDIO_STA+0
0x28FC	0x05FF0000  	#1535
0x2900	0x2C144001  	SDIO_RESP1+0
0x2904	0xE008FDFF  	#-33562616
; end of __Lib_Mmc_SDIO_IsCardProgramming
_Mmc_Init_Vars:
;__Lib_MmcFat16.c, 2093 :: 		
0x5E48	0xB081    SUB	SP, SP, #4
0x5E4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 2097 :: 		
0x5E4E	0x2101    MOVS	R1, #1
0x5E50	0x482B    LDR	R0, [PC, #172]
0x5E52	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2098 :: 		
0x5E54	0xF2402200  MOVW	R2, #512
0x5E58	0xB212    SXTH	R2, R2
0x5E5A	0x2100    MOVS	R1, #0
0x5E5C	0x4829    LDR	R0, [PC, #164]
0x5E5E	0xF7FDFE27  BL	_memset+0
;__Lib_MmcFat16.c, 2101 :: 		
; i start address is: 24 (R6)
0x5E62	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_Mmc_Init_Vars320:
; i start address is: 24 (R6)
0x5E64	0x2E02    CMP	R6, _MAX_FILES
0x5E66	0xD20A    BCS	L_Mmc_Init_Vars321
;__Lib_MmcFat16.c, 2103 :: 		
0x5E68	0x0171    LSLS	R1, R6, #5
0x5E6A	0x4827    LDR	R0, [PC, #156]
0x5E6C	0x1840    ADDS	R0, R0, R1
0x5E6E	0x2220    MOVS	R2, #32
0x5E70	0xB212    SXTH	R2, R2
0x5E72	0x2100    MOVS	R1, #0
0x5E74	0xF7FDFE1C  BL	_memset+0
;__Lib_MmcFat16.c, 2101 :: 		
0x5E78	0x1C76    ADDS	R6, R6, #1
0x5E7A	0xB2F6    UXTB	R6, R6
;__Lib_MmcFat16.c, 2104 :: 		
; i end address is: 24 (R6)
0x5E7C	0xE7F2    B	L_Mmc_Init_Vars320
L_Mmc_Init_Vars321:
;__Lib_MmcFat16.c, 2105 :: 		
0x5E7E	0x2220    MOVS	R2, #32
0x5E80	0xB212    SXTH	R2, R2
0x5E82	0x2100    MOVS	R1, #0
0x5E84	0x4821    LDR	R0, [PC, #132]
0x5E86	0xF7FDFE13  BL	_memset+0
;__Lib_MmcFat16.c, 2109 :: 		
; i start address is: 24 (R6)
0x5E8A	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_Mmc_Init_Vars323:
; i start address is: 24 (R6)
0x5E8C	0x2E04    CMP	R6, #4
0x5E8E	0xD20A    BCS	L_Mmc_Init_Vars324
;__Lib_MmcFat16.c, 2111 :: 		
0x5E90	0x00F1    LSLS	R1, R6, #3
0x5E92	0x481F    LDR	R0, [PC, #124]
0x5E94	0x1840    ADDS	R0, R0, R1
0x5E96	0x2208    MOVS	R2, #8
0x5E98	0xB212    SXTH	R2, R2
0x5E9A	0x2100    MOVS	R1, #0
0x5E9C	0xF7FDFE08  BL	_memset+0
;__Lib_MmcFat16.c, 2109 :: 		
0x5EA0	0x1C76    ADDS	R6, R6, #1
0x5EA2	0xB2F6    UXTB	R6, R6
;__Lib_MmcFat16.c, 2112 :: 		
; i end address is: 24 (R6)
0x5EA4	0xE7F2    B	L_Mmc_Init_Vars323
L_Mmc_Init_Vars324:
;__Lib_MmcFat16.c, 2115 :: 		
0x5EA6	0x2218    MOVS	R2, #24
0x5EA8	0xB212    SXTH	R2, R2
0x5EAA	0x2100    MOVS	R1, #0
0x5EAC	0x4819    LDR	R0, [PC, #100]
0x5EAE	0xF7FDFDFF  BL	_memset+0
;__Lib_MmcFat16.c, 2118 :: 		
0x5EB2	0x4913    LDR	R1, [PC, #76]
0x5EB4	0x4818    LDR	R0, [PC, #96]
0x5EB6	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2119 :: 		
0x5EB8	0x2100    MOVS	R1, #0
0x5EBA	0x4818    LDR	R0, [PC, #96]
0x5EBC	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2120 :: 		
0x5EBE	0x2100    MOVS	R1, #0
0x5EC0	0x4817    LDR	R0, [PC, #92]
0x5EC2	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2121 :: 		
0x5EC4	0x2100    MOVS	R1, #0
0x5EC6	0x4817    LDR	R0, [PC, #92]
0x5EC8	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2122 :: 		
0x5ECA	0x2100    MOVS	R1, #0
0x5ECC	0x4816    LDR	R0, [PC, #88]
0x5ECE	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2123 :: 		
0x5ED0	0x2100    MOVS	R1, #0
0x5ED2	0x4816    LDR	R0, [PC, #88]
0x5ED4	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2124 :: 		
0x5ED6	0x21FF    MOVS	R1, #-1
0x5ED8	0xB249    SXTB	R1, R1
0x5EDA	0x4815    LDR	R0, [PC, #84]
0x5EDC	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2125 :: 		
0x5EDE	0x220D    MOVS	R2, #13
0x5EE0	0xB212    SXTH	R2, R2
0x5EE2	0x2100    MOVS	R1, #0
0x5EE4	0x4813    LDR	R0, [PC, #76]
0x5EE6	0xF7FDFDE3  BL	_memset+0
;__Lib_MmcFat16.c, 2128 :: 		
0x5EEA	0x2100    MOVS	R1, #0
0x5EEC	0x4812    LDR	R0, [PC, #72]
0x5EEE	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2129 :: 		
0x5EF0	0x2100    MOVS	R1, #0
0x5EF2	0x4812    LDR	R0, [PC, #72]
0x5EF4	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2130 :: 		
L_end_Mmc_Init_Vars:
0x5EF6	0xF8DDE000  LDR	LR, [SP, #0]
0x5EFA	0xB001    ADD	SP, SP, #4
0x5EFC	0x4770    BX	LR
0x5EFE	0xBF00    NOP
0x5F00	0x06742000  	_f16_sector+512
0x5F04	0x04742000  	_f16_sector+0
0x5F08	0x04242000  	_f16_fileDesc+0
0x5F0C	0x03E82000  	__Lib_MmcFat16_f16_cFD+0
0x5F10	0x06782000  	__Lib_MmcFat16_f16_part+0
0x5F14	0x04082000  	__Lib_MmcFat16_f16_boot+0
0x5F18	0x069C2000  	__Lib_MmcFat16_f16_sectBuffEnd+0
0x5F1C	0x04212000  	__Lib_MmcFat16_f16_activePart+0
0x5F20	0x06982000  	__Lib_MmcFat16_f16_currentDir+0
0x5F24	0x01892000  	___f16_errno+0
0x5F28	0x06A02000  	__Lib_MmcFat16_f16_dirEntry+0
0x5F2C	0x06A42000  	__Lib_MmcFat16_f16_openedDir+0
0x5F30	0x04202000  	__Lib_MmcFat16_f16_currentHandle+0
0x5F34	0x04642000  	__Lib_MmcFat16_tmpBuf+0
0x5F38	0x06A22000  	__Lib_MmcFat16_f16_time+0
0x5F3C	0x06A82000  	__Lib_MmcFat16_f16_date+0
; end of _Mmc_Init_Vars
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x3AB0	0xB081    SUB	SP, SP, #4
0x3AB2	0xB213    SXTH	R3, R2
0x3AB4	0x4602    MOV	R2, R0
0x3AB6	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x3AB8	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x3ABA	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x3ABC	0xB22C    SXTH	R4, R5
0x3ABE	0x1E6B    SUBS	R3, R5, #1
0x3AC0	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x3AC2	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x3AC4	0x7008    STRB	R0, [R1, #0]
0x3AC6	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x3AC8	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x3ACA	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x3ACC	0xB001    ADD	SP, SP, #4
0x3ACE	0x4770    BX	LR
; end of _memset
__Lib_MmcFat16_Mmc_Fat_Get_Info:
;__Lib_MmcFat16.c, 305 :: 		
0x60B4	0xB083    SUB	SP, SP, #12
0x60B6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 310 :: 		
;__Lib_MmcFat16.c, 312 :: 		
0x60BA	0x2101    MOVS	R1, #1
0x60BC	0x4859    LDR	R0, [PC, #356]
0x60BE	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 313 :: 		
0x60C0	0x4959    LDR	R1, [PC, #356]
0x60C2	0x2000    MOVS	R0, #0
0x60C4	0xF7FDFF56  BL	_Mmc_Read_Sector+0
0x60C8	0xB120    CBZ	R0, L___Lib_MmcFat16_Mmc_Fat_Get_Info46
;__Lib_MmcFat16.c, 315 :: 		
0x60CA	0x2110    MOVS	R1, #16
0x60CC	0x4857    LDR	R0, [PC, #348]
0x60CE	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 316 :: 		
0x60D0	0x20FF    MOVS	R0, #255
0x60D2	0xE0A2    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 317 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info46:
;__Lib_MmcFat16.c, 319 :: 		
; ptr start address is: 4 (R1)
0x60D4	0x4954    LDR	R1, [PC, #336]
;__Lib_MmcFat16.c, 321 :: 		
0x60D6	0xF50170FF  ADD	R0, R1, #510
0x60DA	0x7800    LDRB	R0, [R0, #0]
0x60DC	0x2855    CMP	R0, #85
0x60DE	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info47
; ptr end address is: 4 (R1)
;__Lib_MmcFat16.c, 322 :: 		
0x60E0	0x2001    MOVS	R0, #1
0x60E2	0xE09A    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info47:
;__Lib_MmcFat16.c, 323 :: 		
; ptr start address is: 4 (R1)
0x60E4	0xF20110FF  ADDW	R0, R1, #511
0x60E8	0x7800    LDRB	R0, [R0, #0]
0x60EA	0x28AA    CMP	R0, #170
0x60EC	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info48
; ptr end address is: 4 (R1)
;__Lib_MmcFat16.c, 324 :: 		
0x60EE	0x2001    MOVS	R0, #1
0x60F0	0xE093    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info48:
;__Lib_MmcFat16.c, 327 :: 		
; isBoot start address is: 8 (R2)
; ptr start address is: 4 (R1)
0x60F2	0x2200    MOVS	R2, #0
;__Lib_MmcFat16.c, 328 :: 		
0x60F4	0x7808    LDRB	R0, [R1, #0]
0x60F6	0x28E9    CMP	R0, #233
0x60F8	0xD102    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info424
; isBoot end address is: 8 (R2)
;__Lib_MmcFat16.c, 329 :: 		
; isBoot start address is: 0 (R0)
0x60FA	0x2001    MOVS	R0, #1
; isBoot end address is: 0 (R0)
0x60FC	0xB2C2    UXTB	R2, R0
0x60FE	0xE7FF    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info49
L___Lib_MmcFat16_Mmc_Fat_Get_Info424:
;__Lib_MmcFat16.c, 328 :: 		
;__Lib_MmcFat16.c, 329 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info49:
;__Lib_MmcFat16.c, 330 :: 		
; isBoot start address is: 8 (R2)
0x6100	0x7808    LDRB	R0, [R1, #0]
0x6102	0x28EB    CMP	R0, #235
0x6104	0xD105    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info425
0x6106	0x1C88    ADDS	R0, R1, #2
; ptr end address is: 4 (R1)
0x6108	0x7800    LDRB	R0, [R0, #0]
0x610A	0x2890    CMP	R0, #144
0x610C	0xD103    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info426
; isBoot end address is: 8 (R2)
L___Lib_MmcFat16_Mmc_Fat_Get_Info419:
;__Lib_MmcFat16.c, 331 :: 		
; isBoot start address is: 0 (R0)
0x610E	0x2001    MOVS	R0, #1
; isBoot end address is: 0 (R0)
;__Lib_MmcFat16.c, 330 :: 		
0x6110	0xE000    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info421
L___Lib_MmcFat16_Mmc_Fat_Get_Info425:
0x6112	0xB2D0    UXTB	R0, R2
L___Lib_MmcFat16_Mmc_Fat_Get_Info421:
; isBoot start address is: 0 (R0)
; isBoot end address is: 0 (R0)
0x6114	0xE000    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info420
L___Lib_MmcFat16_Mmc_Fat_Get_Info426:
0x6116	0xB2D0    UXTB	R0, R2
L___Lib_MmcFat16_Mmc_Fat_Get_Info420:
;__Lib_MmcFat16.c, 333 :: 		
; isBoot start address is: 0 (R0)
0x6118	0x2800    CMP	R0, #0
0x611A	0xD048    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info53
; isBoot end address is: 0 (R0)
;__Lib_MmcFat16.c, 335 :: 		
;__Lib_MmcFat16.c, 336 :: 		
; p start address is: 8 (R2)
0x611C	0x4A44    LDR	R2, [PC, #272]
;__Lib_MmcFat16.c, 337 :: 		
0x611E	0x2080    MOVS	R0, #128
0x6120	0x7010    STRB	R0, [R2, #0]
;__Lib_MmcFat16.c, 338 :: 		
0x6122	0x1D11    ADDS	R1, R2, #4
0x6124	0x2000    MOVS	R0, #0
0x6126	0x6008    STR	R0, [R1, #0]
;__Lib_MmcFat16.c, 339 :: 		
0x6128	0x9201    STR	R2, [SP, #4]
0x612A	0xF7FEF965  BL	__Lib_MmcFat16_getBoot+0
0x612E	0x9A01    LDR	R2, [SP, #4]
0x6130	0x2800    CMP	R0, #0
0x6132	0xDA01    BGE	L___Lib_MmcFat16_Mmc_Fat_Get_Info54
; p end address is: 8 (R2)
;__Lib_MmcFat16.c, 340 :: 		
0x6134	0x2001    MOVS	R0, #1
0x6136	0xE070    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info54:
;__Lib_MmcFat16.c, 354 :: 		
; p start address is: 8 (R2)
0x6138	0x483E    LDR	R0, [PC, #248]
0x613A	0x8800    LDRH	R0, [R0, #0]
0x613C	0x2800    CMP	R0, #0
0x613E	0xD030    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info55
;__Lib_MmcFat16.c, 356 :: 		
0x6140	0x483D    LDR	R0, [PC, #244]
0x6142	0x7801    LDRB	R1, [R0, #0]
0x6144	0x483D    LDR	R0, [PC, #244]
0x6146	0x7800    LDRB	R0, [R0, #0]
0x6148	0x4308    ORRS	R0, R1
0x614A	0xB2C0    UXTB	R0, R0
0x614C	0xB148    CBZ	R0, L___Lib_MmcFat16_Mmc_Fat_Get_Info56
;__Lib_MmcFat16.c, 358 :: 		
0x614E	0x483A    LDR	R0, [PC, #232]
; tmp start address is: 0 (R0)
0x6150	0x7800    LDRB	R0, [R0, #0]
0x6152	0x0203    LSLS	R3, R0, #8
; tmp end address is: 0 (R0)
;__Lib_MmcFat16.c, 359 :: 		
0x6154	0x4839    LDR	R0, [PC, #228]
0x6156	0x7800    LDRB	R0, [R0, #0]
0x6158	0x181B    ADDS	R3, R3, R0
; tmp start address is: 12 (R3)
;__Lib_MmcFat16.c, 361 :: 		
0x615A	0x1C51    ADDS	R1, R2, #1
0x615C	0x2004    MOVS	R0, #4
0x615E	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 362 :: 		
; tmp end address is: 12 (R3)
0x6160	0xE004    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info57
L___Lib_MmcFat16_Mmc_Fat_Get_Info56:
;__Lib_MmcFat16.c, 365 :: 		
0x6162	0x4837    LDR	R0, [PC, #220]
; tmp start address is: 12 (R3)
0x6164	0x6803    LDR	R3, [R0, #0]
;__Lib_MmcFat16.c, 366 :: 		
0x6166	0x1C51    ADDS	R1, R2, #1
0x6168	0x2006    MOVS	R0, #6
0x616A	0x7008    STRB	R0, [R1, #0]
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 367 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info57:
;__Lib_MmcFat16.c, 369 :: 		
; tmp start address is: 12 (R3)
0x616C	0x4835    LDR	R0, [PC, #212]
0x616E	0x6800    LDR	R0, [R0, #0]
0x6170	0x1A19    SUB	R1, R3, R0
; tmp end address is: 12 (R3)
0x6172	0x4835    LDR	R0, [PC, #212]
0x6174	0x8800    LDRH	R0, [R0, #0]
0x6176	0xFBB1F1F0  UDIV	R1, R1, R0
; tmp start address is: 12 (R3)
0x617A	0x460B    MOV	R3, R1
;__Lib_MmcFat16.c, 377 :: 		
0x617C	0xF64070F5  MOVW	R0, #4085
0x6180	0x4281    CMP	R1, R0
0x6182	0xD204    BCS	L___Lib_MmcFat16_Mmc_Fat_Get_Info58
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 379 :: 		
0x6184	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x6186	0x2001    MOVS	R0, #1
0x6188	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 380 :: 		
0x618A	0x2001    MOVS	R0, #1
0x618C	0xE045    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 381 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info58:
;__Lib_MmcFat16.c, 382 :: 		
; p start address is: 8 (R2)
; tmp start address is: 12 (R3)
0x618E	0xF64F70F5  MOVW	R0, #65525
0x6192	0x4283    CMP	R3, R0
0x6194	0xD904    BLS	L___Lib_MmcFat16_Mmc_Fat_Get_Info59
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 384 :: 		
0x6196	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x6198	0x200B    MOVS	R0, #11
0x619A	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 385 :: 		
0x619C	0x2001    MOVS	R0, #1
0x619E	0xE03C    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 386 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info59:
;__Lib_MmcFat16.c, 387 :: 		
0x61A0	0xE004    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info60
L___Lib_MmcFat16_Mmc_Fat_Get_Info55:
;__Lib_MmcFat16.c, 390 :: 		
; p start address is: 8 (R2)
0x61A2	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x61A4	0x200B    MOVS	R0, #11
0x61A6	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 391 :: 		
0x61A8	0x2001    MOVS	R0, #1
0x61AA	0xE036    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 392 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info60:
;__Lib_MmcFat16.c, 393 :: 		
0x61AC	0xE034    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info61
L___Lib_MmcFat16_Mmc_Fat_Get_Info53:
;__Lib_MmcFat16.c, 396 :: 		
; ptr start address is: 16 (R4)
0x61AE	0x4C27    LDR	R4, [PC, #156]
;__Lib_MmcFat16.c, 398 :: 		
; i start address is: 12 (R3)
0x61B0	0x2300    MOVS	R3, #0
; ptr end address is: 16 (R4)
; i end address is: 12 (R3)
L___Lib_MmcFat16_Mmc_Fat_Get_Info62:
; i start address is: 12 (R3)
; ptr start address is: 16 (R4)
0x61B2	0x2B04    CMP	R3, #4
0x61B4	0xD216    BCS	L___Lib_MmcFat16_Mmc_Fat_Get_Info63
;__Lib_MmcFat16.c, 400 :: 		
0x61B6	0x00D9    LSLS	R1, R3, #3
0x61B8	0x481D    LDR	R0, [PC, #116]
0x61BA	0x1841    ADDS	R1, R0, R1
; p start address is: 8 (R2)
0x61BC	0x460A    MOV	R2, R1
;__Lib_MmcFat16.c, 401 :: 		
;__Lib_MmcFat16.c, 402 :: 		
0x61BE	0x7820    LDRB	R0, [R4, #0]
0x61C0	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 403 :: 		
0x61C2	0x1D20    ADDS	R0, R4, #4
0x61C4	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 404 :: 		
0x61C6	0x1C51    ADDS	R1, R2, #1
0x61C8	0x7800    LDRB	R0, [R0, #0]
0x61CA	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 405 :: 		
0x61CC	0x1D21    ADDS	R1, R4, #4
0x61CE	0x460C    MOV	R4, R1
;__Lib_MmcFat16.c, 406 :: 		
0x61D0	0x1D10    ADDS	R0, R2, #4
; p end address is: 8 (R2)
0x61D2	0x9002    STR	R0, [SP, #8]
0x61D4	0x4608    MOV	R0, R1
0x61D6	0xF7FEF879  BL	__Lib_MmcFat16_f16_toLong+0
0x61DA	0x9902    LDR	R1, [SP, #8]
0x61DC	0x6008    STR	R0, [R1, #0]
;__Lib_MmcFat16.c, 398 :: 		
0x61DE	0x1C5B    ADDS	R3, R3, #1
0x61E0	0xB29B    UXTH	R3, R3
;__Lib_MmcFat16.c, 408 :: 		
; ptr end address is: 16 (R4)
; i end address is: 12 (R3)
0x61E2	0xE7E6    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info62
L___Lib_MmcFat16_Mmc_Fat_Get_Info63:
;__Lib_MmcFat16.c, 411 :: 		
0x61E4	0x481A    LDR	R0, [PC, #104]
0x61E6	0x7800    LDRB	R0, [R0, #0]
0x61E8	0x00C1    LSLS	R1, R0, #3
0x61EA	0x4811    LDR	R0, [PC, #68]
0x61EC	0x1840    ADDS	R0, R0, R1
0x61EE	0x1C40    ADDS	R0, R0, #1
0x61F0	0x7800    LDRB	R0, [R0, #0]
;__Lib_MmcFat16.c, 412 :: 		
0x61F2	0x2804    CMP	R0, #4
0x61F4	0xD00A    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info423
0x61F6	0x4816    LDR	R0, [PC, #88]
0x61F8	0x7800    LDRB	R0, [R0, #0]
0x61FA	0x00C1    LSLS	R1, R0, #3
0x61FC	0x480C    LDR	R0, [PC, #48]
0x61FE	0x1840    ADDS	R0, R0, R1
0x6200	0x1C40    ADDS	R0, R0, #1
0x6202	0x7800    LDRB	R0, [R0, #0]
0x6204	0x2806    CMP	R0, #6
0x6206	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info422
L___Lib_MmcFat16_Mmc_Fat_Get_Info418:
;__Lib_MmcFat16.c, 413 :: 		
0x6208	0x2001    MOVS	R0, #1
0x620A	0xE006    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 412 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info423:
L___Lib_MmcFat16_Mmc_Fat_Get_Info422:
;__Lib_MmcFat16.c, 415 :: 		
0x620C	0xF7FEF8F4  BL	__Lib_MmcFat16_getBoot+0
0x6210	0x2800    CMP	R0, #0
0x6212	0xDA01    BGE	L___Lib_MmcFat16_Mmc_Fat_Get_Info68
;__Lib_MmcFat16.c, 416 :: 		
0x6214	0x2001    MOVS	R0, #1
0x6216	0xE000    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info68:
;__Lib_MmcFat16.c, 417 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info61:
;__Lib_MmcFat16.c, 418 :: 		
0x6218	0x2000    MOVS	R0, #0
;__Lib_MmcFat16.c, 419 :: 		
L_end_Mmc_Fat_Get_Info:
0x621A	0xF8DDE000  LDR	LR, [SP, #0]
0x621E	0xB003    ADD	SP, SP, #12
0x6220	0x4770    BX	LR
0x6222	0xBF00    NOP
0x6224	0x06742000  	_f16_sector+512
0x6228	0x04742000  	_f16_sector+0
0x622C	0x01892000  	___f16_errno+0
0x6230	0x06782000  	__Lib_MmcFat16_f16_part+0
0x6234	0x04122000  	__Lib_MmcFat16_f16_boot+10
0x6238	0x04882000  	_f16_sector+20
0x623C	0x04872000  	_f16_sector+19
0x6240	0x04942000  	_f16_sector+32
0x6244	0x041C2000  	__Lib_MmcFat16_f16_boot+20
0x6248	0x040A2000  	__Lib_MmcFat16_f16_boot+2
0x624C	0x06322000  	_f16_sector+446
0x6250	0x04212000  	__Lib_MmcFat16_f16_activePart+0
; end of __Lib_MmcFat16_Mmc_Fat_Get_Info
_Mmc_Read_Sector:
;__Lib_Mmc_SDIO.c, 104 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x3F74	0xB081    SUB	SP, SP, #4
0x3F76	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 105 :: 		
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
0x3F7A	0x4C03    LDR	R4, [PC, #12]
0x3F7C	0x6824    LDR	R4, [R4, #0]
0x3F7E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 106 :: 		
L_end_Mmc_Read_Sector:
0x3F80	0xF8DDE000  LDR	LR, [SP, #0]
0x3F84	0xB001    ADD	SP, SP, #4
0x3F86	0x4770    BX	LR
0x3F88	0x00942000  	__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr+0
; end of _Mmc_Read_Sector
__Lib_Mmc_SDIO_Mmc_Read_Sector_SPI:
;__Lib_Mmc_SDIO.c, 389 :: 		
; sector start address is: 0 (R0)
0x26D8	0xB085    SUB	SP, SP, #20
0x26DA	0xF8CDE000  STR	LR, [SP, #0]
0x26DE	0x4603    MOV	R3, R0
0x26E0	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 394 :: 		
0x26E2	0xF000FD2D  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 396 :: 		
0x26E6	0x4A1E    LDR	R2, [PC, #120]
0x26E8	0x7812    LDRB	R2, [R2, #0]
0x26EA	0x2A04    CMP	R2, #4
0x26EC	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI32
;__Lib_Mmc_SDIO.c, 397 :: 		
; byte_start start address is: 0 (R0)
0x26EE	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x26F0	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI33
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI32:
;__Lib_Mmc_SDIO.c, 399 :: 		
; sector start address is: 12 (R3)
0x26F2	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI33:
;__Lib_Mmc_SDIO.c, 402 :: 		
; byte_start start address is: 0 (R0)
0x26F4	0x22FF    MOVS	R2, #255
0x26F6	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x26F8	0x2011    MOVS	R0, #17
0x26FA	0xF000FD2B  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
;__Lib_Mmc_SDIO.c, 403 :: 		
0x26FE	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI34
;__Lib_Mmc_SDIO.c, 405 :: 		
0x2700	0xF000FB4A  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 406 :: 		
0x2704	0x2001    MOVS	R0, #1
0x2706	0xE027    B	L_end_Mmc_Read_Sector_SPI
;__Lib_Mmc_SDIO.c, 407 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI34:
;__Lib_Mmc_SDIO.c, 409 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI35:
0x2708	0x20FF    MOVS	R0, #255
0x270A	0x4C16    LDR	R4, [PC, #88]
0x270C	0x6824    LDR	R4, [R4, #0]
0x270E	0x47A0    BLX	R4
0x2710	0x28FE    CMP	R0, #254
0x2712	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI36
;__Lib_Mmc_SDIO.c, 410 :: 		
0x2714	0xE7F8    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI35
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI36:
;__Lib_Mmc_SDIO.c, 413 :: 		
; i start address is: 12 (R3)
0x2716	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x2718	0xB299    UXTH	R1, R3
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI37:
; i start address is: 4 (R1)
0x271A	0xF5B17F00  CMP	R1, #512
0x271E	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI38
;__Lib_Mmc_SDIO.c, 415 :: 		
0x2720	0x9A02    LDR	R2, [SP, #8]
0x2722	0x1852    ADDS	R2, R2, R1
0x2724	0x9204    STR	R2, [SP, #16]
0x2726	0xF8AD1004  STRH	R1, [SP, #4]
0x272A	0x20FF    MOVS	R0, #255
0x272C	0x4C0D    LDR	R4, [PC, #52]
0x272E	0x6824    LDR	R4, [R4, #0]
0x2730	0x47A0    BLX	R4
0x2732	0xF8BD1004  LDRH	R1, [SP, #4]
0x2736	0x9A04    LDR	R2, [SP, #16]
0x2738	0x7010    STRB	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 413 :: 		
0x273A	0x1C4A    ADDS	R2, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x273C	0xB293    UXTH	R3, R2
;__Lib_Mmc_SDIO.c, 416 :: 		
0x273E	0xB299    UXTH	R1, R3
; i end address is: 12 (R3)
0x2740	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI37
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI38:
;__Lib_Mmc_SDIO.c, 419 :: 		
0x2742	0x20FF    MOVS	R0, #255
0x2744	0x4C07    LDR	R4, [PC, #28]
0x2746	0x6824    LDR	R4, [R4, #0]
0x2748	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 420 :: 		
0x274A	0x20FF    MOVS	R0, #255
0x274C	0x4C05    LDR	R4, [PC, #20]
0x274E	0x6824    LDR	R4, [R4, #0]
0x2750	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 422 :: 		
0x2752	0xF000FB21  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 425 :: 		
0x2756	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 426 :: 		
L_end_Mmc_Read_Sector_SPI:
0x2758	0xF8DDE000  LDR	LR, [SP, #0]
0x275C	0xB005    ADD	SP, SP, #20
0x275E	0x4770    BX	LR
0x2760	0x00912000  	__Lib_Mmc_SDIO_cardType+0
0x2764	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Read_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Write_Sector_SPI:
;__Lib_Mmc_SDIO.c, 438 :: 		
; sector start address is: 0 (R0)
0x23FC	0xB083    SUB	SP, SP, #12
0x23FE	0xF8CDE000  STR	LR, [SP, #0]
0x2402	0x4603    MOV	R3, R0
0x2404	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 442 :: 		
0x2406	0xF000FE9B  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 444 :: 		
0x240A	0x4A2B    LDR	R2, [PC, #172]
0x240C	0x7812    LDRB	R2, [R2, #0]
0x240E	0x2A04    CMP	R2, #4
0x2410	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI40
;__Lib_Mmc_SDIO.c, 445 :: 		
; byte_start start address is: 0 (R0)
0x2412	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x2414	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI41
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI40:
;__Lib_Mmc_SDIO.c, 447 :: 		
; sector start address is: 12 (R3)
0x2416	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI41:
;__Lib_Mmc_SDIO.c, 450 :: 		
; byte_start start address is: 0 (R0)
0x2418	0x22FF    MOVS	R2, #255
0x241A	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x241C	0x2018    MOVS	R0, #24
0x241E	0xF000FE99  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x2422	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI42
;__Lib_Mmc_SDIO.c, 452 :: 		
0x2424	0xF000FCB8  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 453 :: 		
0x2428	0x2001    MOVS	R0, #1
0x242A	0xE040    B	L_end_Mmc_Write_Sector_SPI
;__Lib_Mmc_SDIO.c, 454 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI42:
;__Lib_Mmc_SDIO.c, 458 :: 		
0x242C	0x20FF    MOVS	R0, #255
0x242E	0x4C23    LDR	R4, [PC, #140]
0x2430	0x6824    LDR	R4, [R4, #0]
0x2432	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 459 :: 		
0x2434	0x20FF    MOVS	R0, #255
0x2436	0x4C21    LDR	R4, [PC, #132]
0x2438	0x6824    LDR	R4, [R4, #0]
0x243A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 462 :: 		
0x243C	0x20FE    MOVS	R0, #254
0x243E	0x4C1F    LDR	R4, [PC, #124]
0x2440	0x6824    LDR	R4, [R4, #0]
0x2442	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 465 :: 		
; i start address is: 0 (R0)
0x2444	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI43:
; i start address is: 0 (R0)
0x2446	0xF24012FF  MOVW	R2, #511
0x244A	0x4290    CMP	R0, R2
0x244C	0xD80F    BHI	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI44
;__Lib_Mmc_SDIO.c, 466 :: 		
0x244E	0x9A02    LDR	R2, [SP, #8]
0x2450	0x1812    ADDS	R2, R2, R0
0x2452	0x7812    LDRB	R2, [R2, #0]
0x2454	0xB2D4    UXTB	R4, R2
0x2456	0xF8AD0004  STRH	R0, [SP, #4]
0x245A	0xB2A0    UXTH	R0, R4
0x245C	0x4C17    LDR	R4, [PC, #92]
0x245E	0x6824    LDR	R4, [R4, #0]
0x2460	0x47A0    BLX	R4
0x2462	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 465 :: 		
0x2466	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x2468	0xB291    UXTH	R1, R2
;__Lib_Mmc_SDIO.c, 467 :: 		
0x246A	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x246C	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI43
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI44:
;__Lib_Mmc_SDIO.c, 470 :: 		
0x246E	0x20FF    MOVS	R0, #255
0x2470	0x4C12    LDR	R4, [PC, #72]
0x2472	0x6824    LDR	R4, [R4, #0]
0x2474	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 471 :: 		
0x2476	0x20FF    MOVS	R0, #255
0x2478	0x4C10    LDR	R4, [PC, #64]
0x247A	0x6824    LDR	R4, [R4, #0]
0x247C	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 474 :: 		
0x247E	0x20FF    MOVS	R0, #255
0x2480	0x4C0E    LDR	R4, [PC, #56]
0x2482	0x6824    LDR	R4, [R4, #0]
0x2484	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 475 :: 		
0x2486	0xF000021F  AND	R2, R0, #31
0x248A	0xB292    UXTH	R2, R2
;__Lib_Mmc_SDIO.c, 476 :: 		
0x248C	0x2A05    CMP	R2, #5
0x248E	0xD003    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI46
;__Lib_Mmc_SDIO.c, 478 :: 		
0x2490	0xF000FC82  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 479 :: 		
0x2494	0x2002    MOVS	R0, #2
0x2496	0xE00A    B	L_end_Mmc_Write_Sector_SPI
;__Lib_Mmc_SDIO.c, 480 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI46:
;__Lib_Mmc_SDIO.c, 482 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI47:
0x2498	0x20FF    MOVS	R0, #255
0x249A	0x4C08    LDR	R4, [PC, #32]
0x249C	0x6824    LDR	R4, [R4, #0]
0x249E	0x47A0    BLX	R4
0x24A0	0xF1B00FFF  CMP	R0, #255
0x24A4	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI48
;__Lib_Mmc_SDIO.c, 483 :: 		
0x24A6	0xE7F7    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI47
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI48:
;__Lib_Mmc_SDIO.c, 485 :: 		
0x24A8	0xF000FC76  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 488 :: 		
0x24AC	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 489 :: 		
L_end_Mmc_Write_Sector_SPI:
0x24AE	0xF8DDE000  LDR	LR, [SP, #0]
0x24B2	0xB003    ADD	SP, SP, #12
0x24B4	0x4770    BX	LR
0x24B6	0xBF00    NOP
0x24B8	0x00912000  	__Lib_Mmc_SDIO_cardType+0
0x24BC	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Write_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2104 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x24C0	0xB082    SUB	SP, SP, #8
0x24C2	0xF8CDE000  STR	LR, [SP, #0]
0x24C6	0x4605    MOV	R5, R0
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 20 (R5)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 2106 :: 		
;__Lib_Mmc_SDIO.c, 2107 :: 		
;__Lib_Mmc_SDIO.c, 2110 :: 		
; tempbuff start address is: 16 (R4)
0x24C8	0x460C    MOV	R4, R1
;__Lib_Mmc_SDIO.c, 2112 :: 		
0x24CA	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO251
; sector end address is: 20 (R5)
; dbuff end address is: 4 (R1)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2114 :: 		
0x24CC	0x2001    MOVS	R0, #1
0x24CE	0xE0DB    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2115 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO251:
;__Lib_Mmc_SDIO.c, 2118 :: 		
; tempbuff start address is: 16 (R4)
; sector start address is: 20 (R5)
0x24D0	0x4B6F    LDR	R3, [PC, #444]
0x24D2	0x4A70    LDR	R2, [PC, #448]
0x24D4	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2119 :: 		
0x24D6	0x2300    MOVS	R3, #0
0x24D8	0x4A6F    LDR	R2, [PC, #444]
0x24DA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2120 :: 		
0x24DC	0xF04F0300  MOV	R3, #0
0x24E0	0x4A6E    LDR	R2, [PC, #440]
0x24E2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2121 :: 		
0x24E4	0xF04F0300  MOV	R3, #0
0x24E8	0x4A6D    LDR	R2, [PC, #436]
0x24EA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2122 :: 		
0x24EC	0xF04F0300  MOV	R3, #0
0x24F0	0x4A6C    LDR	R2, [PC, #432]
0x24F2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2123 :: 		
0x24F4	0xF04F0300  MOV	R3, #0
0x24F8	0x4A6B    LDR	R2, [PC, #428]
0x24FA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2124 :: 		
0x24FC	0x4865    LDR	R0, [PC, #404]
0x24FE	0xF7FDFE69  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2125 :: 		
0x2502	0x2000    MOVS	R0, #0
0x2504	0xF7FEFA7E  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2127 :: 		
0x2508	0x4A68    LDR	R2, [PC, #416]
0x250A	0x6812    LDR	R2, [R2, #0]
0x250C	0xF0027200  AND	R2, R2, #33554432
0x2510	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO252
; sector end address is: 20 (R5)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2129 :: 		
0x2512	0x2001    MOVS	R0, #1
0x2514	0xE0B8    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2130 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO252:
;__Lib_Mmc_SDIO.c, 2132 :: 		
; tempbuff start address is: 16 (R4)
; sector start address is: 20 (R5)
0x2516	0x4A66    LDR	R2, [PC, #408]
0x2518	0x6812    LDR	R2, [R2, #0]
0x251A	0x2A02    CMP	R2, #2
0x251C	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO253
;__Lib_Mmc_SDIO.c, 2134 :: 		
; addr start address is: 0 (R0)
0x251E	0x4628    MOV	R0, R5
; sector end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2135 :: 		
0x2520	0x4605    MOV	R5, R0
; addr end address is: 0 (R0)
0x2522	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO254
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO253:
;__Lib_Mmc_SDIO.c, 2137 :: 		
; sector start address is: 20 (R5)
0x2524	0x026D    LSLS	R5, R5, #9
; sector end address is: 20 (R5)
; addr start address is: 20 (R5)
; addr end address is: 20 (R5)
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO254:
;__Lib_Mmc_SDIO.c, 2140 :: 		
; addr start address is: 20 (R5)
0x2526	0xF2402300  MOVW	R3, #512
0x252A	0x4A62    LDR	R2, [PC, #392]
0x252C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2141 :: 		
0x252E	0x2310    MOVS	R3, #16
0x2530	0x4A61    LDR	R2, [PC, #388]
0x2532	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2142 :: 		
0x2534	0xF04F0340  MOV	R3, #64
0x2538	0x4A60    LDR	R2, [PC, #384]
0x253A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2143 :: 		
0x253C	0xF04F0300  MOV	R3, #0
0x2540	0x4A5F    LDR	R2, [PC, #380]
0x2542	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2144 :: 		
0x2544	0xF44F6380  MOV	R3, #1024
0x2548	0x4A5E    LDR	R2, [PC, #376]
0x254A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2145 :: 		
0x254C	0x4859    LDR	R0, [PC, #356]
0x254E	0xF7FEFC27  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2147 :: 		
0x2552	0x2010    MOVS	R0, #16
0x2554	0xF7FEFB2E  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 24 (R6)
0x2558	0xB2C6    UXTB	R6, R0
;__Lib_Mmc_SDIO.c, 2149 :: 		
0x255A	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO255
; addr end address is: 20 (R5)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2151 :: 		
0x255C	0xB2F0    UXTB	R0, R6
; errorstatus end address is: 24 (R6)
0x255E	0xE093    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2152 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO255:
;__Lib_Mmc_SDIO.c, 2154 :: 		
; tempbuff start address is: 16 (R4)
; errorstatus start address is: 24 (R6)
; addr start address is: 20 (R5)
0x2560	0x4B4B    LDR	R3, [PC, #300]
0x2562	0x4A4C    LDR	R2, [PC, #304]
0x2564	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2155 :: 		
0x2566	0xF2402300  MOVW	R3, #512
0x256A	0x4A4B    LDR	R2, [PC, #300]
0x256C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2156 :: 		
0x256E	0x2390    MOVS	R3, #144
0x2570	0x4A4A    LDR	R2, [PC, #296]
0x2572	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2157 :: 		
0x2574	0xF04F0302  MOV	R3, #2
0x2578	0x4A49    LDR	R2, [PC, #292]
0x257A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2158 :: 		
0x257C	0xF04F0300  MOV	R3, #0
0x2580	0x4A48    LDR	R2, [PC, #288]
0x2582	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2159 :: 		
0x2584	0xF04F0301  MOV	R3, #1
0x2588	0x4A47    LDR	R2, [PC, #284]
0x258A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2160 :: 		
0x258C	0x4841    LDR	R0, [PC, #260]
0x258E	0xF7FDFE21  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2162 :: 		
0x2592	0xF2402300  MOVW	R3, #512
0x2596	0x4A4C    LDR	R2, [PC, #304]
0x2598	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2165 :: 		
0x259A	0x4A46    LDR	R2, [PC, #280]
0x259C	0x6015    STR	R5, [R2, #0]
; addr end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2166 :: 		
0x259E	0x2311    MOVS	R3, #17
0x25A0	0x4A45    LDR	R2, [PC, #276]
0x25A2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2167 :: 		
0x25A4	0xF04F0340  MOV	R3, #64
0x25A8	0x4A44    LDR	R2, [PC, #272]
0x25AA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2168 :: 		
0x25AC	0xF04F0300  MOV	R3, #0
0x25B0	0x4A43    LDR	R2, [PC, #268]
0x25B2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2169 :: 		
0x25B4	0xF44F6380  MOV	R3, #1024
0x25B8	0x4A42    LDR	R2, [PC, #264]
0x25BA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2170 :: 		
0x25BC	0x483D    LDR	R0, [PC, #244]
0x25BE	0xF7FEFBEF  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2172 :: 		
0x25C2	0x2011    MOVS	R0, #17
0x25C4	0xF7FEFAF6  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x25C8	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO256
; errorstatus end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2174 :: 		
0x25CA	0x2001    MOVS	R0, #1
0x25CC	0xE05C    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2175 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO256:
;__Lib_Mmc_SDIO.c, 2178 :: 		
; tempbuff start address is: 16 (R4)
; errorstatus start address is: 24 (R6)
0x25CE	0x4625    MOV	R5, R4
; tempbuff end address is: 16 (R4)
0x25D0	0xB2F4    UXTB	R4, R6
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO257:
; errorstatus end address is: 24 (R6)
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x25D2	0x4A3E    LDR	R2, [PC, #248]
0x25D4	0x6813    LDR	R3, [R2, #0]
0x25D6	0x4A3E    LDR	R2, [PC, #248]
0x25D8	0xEA030202  AND	R2, R3, R2, LSL #0
0x25DC	0xB9C2    CBNZ	R2, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO258
;__Lib_Mmc_SDIO.c, 2180 :: 		
0x25DE	0xF44F4000  MOV	R0, #32768
0x25E2	0xF7FDFF69  BL	_SDIO_GetFlagStatus+0
0x25E6	0xB190    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO442
;__Lib_Mmc_SDIO.c, 2182 :: 		
; count start address is: 12 (R3)
0x25E8	0x2300    MOVS	R3, #0
; count end address is: 12 (R3)
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
0x25EA	0xB2E1    UXTB	R1, R4
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO260:
; count start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
; errorstatus start address is: 4 (R1)
0x25EC	0x2B08    CMP	R3, #8
0x25EE	0xD208    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO261
;__Lib_Mmc_SDIO.c, 2184 :: 		
0x25F0	0x009A    LSLS	R2, R3, #2
0x25F2	0x18AA    ADDS	R2, R5, R2
0x25F4	0x9201    STR	R2, [SP, #4]
0x25F6	0xF7FDFDE5  BL	_SDIO_ReadData+0
0x25FA	0x9A01    LDR	R2, [SP, #4]
0x25FC	0x6010    STR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 2182 :: 		
0x25FE	0x1C5B    ADDS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 2185 :: 		
; count end address is: 12 (R3)
0x2600	0xE7F4    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO260
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO261:
;__Lib_Mmc_SDIO.c, 2186 :: 		
0x2602	0xF2050220  ADDW	R2, R5, #32
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 0 (R0)
0x2606	0x4610    MOV	R0, R2
; errorstatus end address is: 4 (R1)
; tempbuff end address is: 0 (R0)
0x2608	0xB2CC    UXTB	R4, R1
0x260A	0x4605    MOV	R5, R0
;__Lib_Mmc_SDIO.c, 2187 :: 		
0x260C	0xE7FF    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO259
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO442:
;__Lib_Mmc_SDIO.c, 2180 :: 		
;__Lib_Mmc_SDIO.c, 2187 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO259:
;__Lib_Mmc_SDIO.c, 2188 :: 		
; tempbuff start address is: 20 (R5)
; errorstatus start address is: 16 (R4)
0x260E	0xE7E0    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO257
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO258:
;__Lib_Mmc_SDIO.c, 2190 :: 		
0x2610	0xF04F0008  MOV	R0, #8
0x2614	0xF7FDFF50  BL	_SDIO_GetFlagStatus+0
0x2618	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO263
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2192 :: 		
0x261A	0xF04F0008  MOV	R0, #8
0x261E	0xF7FDFF43  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2193 :: 		
0x2622	0x2001    MOVS	R0, #1
0x2624	0xE030    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2194 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO263:
;__Lib_Mmc_SDIO.c, 2195 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x2626	0xF04F0002  MOV	R0, #2
0x262A	0xF7FDFF45  BL	_SDIO_GetFlagStatus+0
0x262E	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO265
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2197 :: 		
0x2630	0xF04F0002  MOV	R0, #2
0x2634	0xF7FDFF38  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2198 :: 		
0x2638	0x2001    MOVS	R0, #1
0x263A	0xE025    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2199 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO265:
;__Lib_Mmc_SDIO.c, 2200 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x263C	0xF04F0020  MOV	R0, #32
0x2640	0xF7FDFF3A  BL	_SDIO_GetFlagStatus+0
0x2644	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO267
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2202 :: 		
0x2646	0xF04F0020  MOV	R0, #32
0x264A	0xF7FDFF2D  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2203 :: 		
0x264E	0x2001    MOVS	R0, #1
0x2650	0xE01A    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2204 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO267:
;__Lib_Mmc_SDIO.c, 2205 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x2652	0xF44F7000  MOV	R0, #512
0x2656	0xF7FDFF2F  BL	_SDIO_GetFlagStatus+0
0x265A	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO269
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2207 :: 		
0x265C	0xF44F7000  MOV	R0, #512
0x2660	0xF7FDFF22  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2208 :: 		
0x2664	0x2001    MOVS	R0, #1
0x2666	0xE00F    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2209 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO269:
;__Lib_Mmc_SDIO.c, 2210 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x2668	0xB2E3    UXTB	R3, R4
; errorstatus end address is: 16 (R4)
0x266A	0x462C    MOV	R4, R5
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO270:
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x266C	0xF44F1000  MOV	R0, #2097152
0x2670	0xF7FDFF22  BL	_SDIO_GetFlagStatus+0
0x2674	0xB120    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO271
;__Lib_Mmc_SDIO.c, 2212 :: 		
0x2676	0xF7FDFDA5  BL	_SDIO_ReadData+0
0x267A	0x6020    STR	R0, [R4, #0]
;__Lib_Mmc_SDIO.c, 2213 :: 		
0x267C	0x1D24    ADDS	R4, R4, #4
;__Lib_Mmc_SDIO.c, 2214 :: 		
; tempbuff end address is: 16 (R4)
0x267E	0xE7F5    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO270
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO271:
;__Lib_Mmc_SDIO.c, 2217 :: 		
0x2680	0x4814    LDR	R0, [PC, #80]
0x2682	0xF7FDFF11  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2219 :: 		
0x2686	0xB2D8    UXTB	R0, R3
; errorstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2220 :: 		
L_end_Mmc_Read_Sector_SDIO:
0x2688	0xF8DDE000  LDR	LR, [SP, #0]
0x268C	0xB002    ADD	SP, SP, #8
0x268E	0x4770    BX	LR
0x2690	0xFFFF000F  	#1048575
0x2694	0x06AC2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x2698	0x06B02000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x269C	0x06B42000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x26A0	0x06B82000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x26A4	0x06BC2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x26A8	0x06C02000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x26AC	0x2C144001  	SDIO_RESP1+0
0x26B0	0x009C2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x26B4	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x26B8	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x26BC	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x26C0	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x26C4	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x26C8	0x00A02000  	__Lib_Mmc_SDIO_TotalNumberOfBytes+0
0x26CC	0x2C344001  	SDIO_STA+0
0x26D0	0x062A0000  	#1578
0x26D4	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO
_SDIO_DMACmd:
;__Lib_SDIO.c, 1016 :: 		
; newState start address is: 0 (R0)
0x0A04	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 1018 :: 		
0x0A06	0x4902    LDR	R1, [PC, #8]
0x0A08	0x6008    STR	R0, [R1, #0]
; newState end address is: 0 (R0)
;__Lib_SDIO.c, 1020 :: 		
L_end_SDIO_DMACmd:
0x0A0A	0xB001    ADD	SP, SP, #4
0x0A0C	0x4770    BX	LR
0x0A0E	0xBF00    NOP
0x0A10	0x858C4225  	SDIO_DCTRL+0
; end of _SDIO_DMACmd
__Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2226 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x2908	0xB084    SUB	SP, SP, #16
0x290A	0xF8CDE000  STR	LR, [SP, #0]
0x290E	0x4606    MOV	R6, R0
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 24 (R6)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 2227 :: 		
;__Lib_Mmc_SDIO.c, 2228 :: 		
0x2910	0x2200    MOVS	R2, #0
0x2912	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_Mmc_SDIO.c, 2229 :: 		
; bytestransferred start address is: 16 (R4)
0x2916	0xF04F0400  MOV	R4, #0
;__Lib_Mmc_SDIO.c, 2230 :: 		
;__Lib_Mmc_SDIO.c, 2234 :: 		
; tempbuff start address is: 20 (R5)
0x291A	0x460D    MOV	R5, R1
;__Lib_Mmc_SDIO.c, 2236 :: 		
0x291C	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO272
; sector end address is: 24 (R6)
; dbuff end address is: 4 (R1)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2238 :: 		
0x291E	0x2001    MOVS	R0, #1
0x2920	0xE157    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2239 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO272:
;__Lib_Mmc_SDIO.c, 2241 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; sector start address is: 24 (R6)
0x2922	0x4BAD    LDR	R3, [PC, #692]
0x2924	0x4AAD    LDR	R2, [PC, #692]
0x2926	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2242 :: 		
0x2928	0x2300    MOVS	R3, #0
0x292A	0x4AAD    LDR	R2, [PC, #692]
0x292C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2243 :: 		
0x292E	0xF04F0300  MOV	R3, #0
0x2932	0x4AAC    LDR	R2, [PC, #688]
0x2934	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2244 :: 		
0x2936	0xF04F0300  MOV	R3, #0
0x293A	0x4AAB    LDR	R2, [PC, #684]
0x293C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2245 :: 		
0x293E	0xF04F0300  MOV	R3, #0
0x2942	0x4AAA    LDR	R2, [PC, #680]
0x2944	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2246 :: 		
0x2946	0xF04F0300  MOV	R3, #0
0x294A	0x4AA9    LDR	R2, [PC, #676]
0x294C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2247 :: 		
0x294E	0x48A3    LDR	R0, [PC, #652]
0x2950	0xF7FDFC40  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2248 :: 		
0x2954	0x2000    MOVS	R0, #0
0x2956	0xF7FEF855  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2250 :: 		
0x295A	0x4AA6    LDR	R2, [PC, #664]
0x295C	0x6812    LDR	R2, [R2, #0]
0x295E	0xF0027200  AND	R2, R2, #33554432
0x2962	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO273
; sector end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2252 :: 		
0x2964	0x2001    MOVS	R0, #1
0x2966	0xE134    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2253 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO273:
;__Lib_Mmc_SDIO.c, 2254 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; sector start address is: 24 (R6)
0x2968	0x4AA3    LDR	R2, [PC, #652]
0x296A	0x6812    LDR	R2, [R2, #0]
0x296C	0x2A02    CMP	R2, #2
0x296E	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO274
;__Lib_Mmc_SDIO.c, 2256 :: 		
; addr start address is: 0 (R0)
0x2970	0x4630    MOV	R0, R6
; sector end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2257 :: 		
0x2972	0x4606    MOV	R6, R0
; addr end address is: 0 (R0)
0x2974	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO275
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO274:
;__Lib_Mmc_SDIO.c, 2259 :: 		
; sector start address is: 24 (R6)
0x2976	0x0276    LSLS	R6, R6, #9
; sector end address is: 24 (R6)
; addr start address is: 24 (R6)
; addr end address is: 24 (R6)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO275:
;__Lib_Mmc_SDIO.c, 2264 :: 		
; addr start address is: 24 (R6)
0x2978	0xF2402300  MOVW	R3, #512
0x297C	0x4A9F    LDR	R2, [PC, #636]
0x297E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2265 :: 		
0x2980	0x2310    MOVS	R3, #16
0x2982	0x4A9F    LDR	R2, [PC, #636]
0x2984	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2266 :: 		
0x2986	0xF04F0340  MOV	R3, #64
0x298A	0x4A9E    LDR	R2, [PC, #632]
0x298C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2267 :: 		
0x298E	0xF04F0300  MOV	R3, #0
0x2992	0x4A9D    LDR	R2, [PC, #628]
0x2994	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2268 :: 		
0x2996	0xF44F6380  MOV	R3, #1024
0x299A	0x4A9C    LDR	R2, [PC, #624]
0x299C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2269 :: 		
0x299E	0x4897    LDR	R0, [PC, #604]
0x29A0	0xF7FEF9FE  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2271 :: 		
0x29A4	0x2010    MOVS	R0, #16
0x29A6	0xF7FEF905  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x29AA	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO276
; addr end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2273 :: 		
0x29AC	0x2001    MOVS	R0, #1
0x29AE	0xE110    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2274 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO276:
;__Lib_Mmc_SDIO.c, 2277 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; addr start address is: 24 (R6)
0x29B0	0x4A97    LDR	R2, [PC, #604]
0x29B2	0x6812    LDR	R2, [R2, #0]
0x29B4	0x0413    LSLS	R3, R2, #16
0x29B6	0x4A91    LDR	R2, [PC, #580]
0x29B8	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2278 :: 		
0x29BA	0x230D    MOVS	R3, #13
0x29BC	0x4A90    LDR	R2, [PC, #576]
0x29BE	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2279 :: 		
0x29C0	0xF04F0340  MOV	R3, #64
0x29C4	0x4A8F    LDR	R2, [PC, #572]
0x29C6	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2280 :: 		
0x29C8	0xF04F0300  MOV	R3, #0
0x29CC	0x4A8E    LDR	R2, [PC, #568]
0x29CE	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2281 :: 		
0x29D0	0xF44F6380  MOV	R3, #1024
0x29D4	0x4A8D    LDR	R2, [PC, #564]
0x29D6	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2282 :: 		
0x29D8	0x4888    LDR	R0, [PC, #544]
0x29DA	0xF7FEF9E1  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2284 :: 		
0x29DE	0x200D    MOVS	R0, #13
0x29E0	0xF7FEF8E8  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x29E4	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO277
; addr end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2286 :: 		
0x29E6	0x2001    MOVS	R0, #1
0x29E8	0xE0F3    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2287 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO277:
;__Lib_Mmc_SDIO.c, 2289 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; addr start address is: 24 (R6)
0x29EA	0x4A82    LDR	R2, [PC, #520]
; cardstatus start address is: 4 (R1)
0x29EC	0x6811    LDR	R1, [R2, #0]
;__Lib_Mmc_SDIO.c, 2290 :: 		
; timeout start address is: 0 (R0)
0x29EE	0x487A    LDR	R0, [PC, #488]
; addr end address is: 24 (R6)
; timeout end address is: 0 (R0)
; cardstatus end address is: 4 (R1)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
0x29F0	0x9601    STR	R6, [SP, #4]
0x29F2	0x4626    MOV	R6, R4
0x29F4	0x9C01    LDR	R4, [SP, #4]
;__Lib_Mmc_SDIO.c, 2292 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO278:
; timeout start address is: 0 (R0)
; cardstatus start address is: 4 (R1)
; addr start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x29F6	0xF4017280  AND	R2, R1, #256
; cardstatus end address is: 4 (R1)
0x29FA	0x2A00    CMP	R2, #0
0x29FC	0xD124    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO447
0x29FE	0x2800    CMP	R0, #0
0x2A00	0xD922    BLS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO446
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO445:
;__Lib_Mmc_SDIO.c, 2294 :: 		
0x2A02	0x1E42    SUBS	R2, R0, #1
; timeout end address is: 0 (R0)
; timeout start address is: 28 (R7)
0x2A04	0x4617    MOV	R7, R2
;__Lib_Mmc_SDIO.c, 2295 :: 		
0x2A06	0x4A82    LDR	R2, [PC, #520]
0x2A08	0x6812    LDR	R2, [R2, #0]
0x2A0A	0x0413    LSLS	R3, R2, #16
0x2A0C	0x4A7B    LDR	R2, [PC, #492]
0x2A0E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2296 :: 		
0x2A10	0x230D    MOVS	R3, #13
0x2A12	0x4A7B    LDR	R2, [PC, #492]
0x2A14	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2297 :: 		
0x2A16	0xF04F0340  MOV	R3, #64
0x2A1A	0x4A7A    LDR	R2, [PC, #488]
0x2A1C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2298 :: 		
0x2A1E	0xF04F0300  MOV	R3, #0
0x2A22	0x4A79    LDR	R2, [PC, #484]
0x2A24	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2299 :: 		
0x2A26	0xF44F6380  MOV	R3, #1024
0x2A2A	0x4A78    LDR	R2, [PC, #480]
0x2A2C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2300 :: 		
0x2A2E	0x4873    LDR	R0, [PC, #460]
0x2A30	0xF7FEF9B6  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2302 :: 		
0x2A34	0x200D    MOVS	R0, #13
0x2A36	0xF7FEF8BD  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x2A3A	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO282
; addr end address is: 16 (R4)
; bytestransferred end address is: 24 (R6)
; timeout end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2304 :: 		
0x2A3C	0x2001    MOVS	R0, #1
0x2A3E	0xE0C8    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2305 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO282:
;__Lib_Mmc_SDIO.c, 2306 :: 		
; tempbuff start address is: 20 (R5)
; timeout start address is: 28 (R7)
; bytestransferred start address is: 24 (R6)
; addr start address is: 16 (R4)
0x2A40	0x4A6C    LDR	R2, [PC, #432]
; cardstatus start address is: 4 (R1)
0x2A42	0x6811    LDR	R1, [R2, #0]
;__Lib_Mmc_SDIO.c, 2307 :: 		
; timeout end address is: 28 (R7)
; cardstatus end address is: 4 (R1)
0x2A44	0x4638    MOV	R0, R7
0x2A46	0xE7D6    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO278
;__Lib_Mmc_SDIO.c, 2292 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO447:
; timeout start address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO446:
;__Lib_Mmc_SDIO.c, 2309 :: 		
0x2A48	0xB908    CBNZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO283
; timeout end address is: 0 (R0)
; addr end address is: 16 (R4)
; bytestransferred end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2311 :: 		
0x2A4A	0x2001    MOVS	R0, #1
0x2A4C	0xE0C1    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2312 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO283:
;__Lib_Mmc_SDIO.c, 2315 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
; addr start address is: 16 (R4)
0x2A4E	0x4A6B    LDR	R2, [PC, #428]
0x2A50	0x6014    STR	R4, [R2, #0]
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2316 :: 		
0x2A52	0x2318    MOVS	R3, #24
0x2A54	0x4A6A    LDR	R2, [PC, #424]
0x2A56	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2317 :: 		
0x2A58	0xF04F0340  MOV	R3, #64
0x2A5C	0x4A69    LDR	R2, [PC, #420]
0x2A5E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2318 :: 		
0x2A60	0xF04F0300  MOV	R3, #0
0x2A64	0x4A68    LDR	R2, [PC, #416]
0x2A66	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2319 :: 		
0x2A68	0xF44F6380  MOV	R3, #1024
0x2A6C	0x4A67    LDR	R2, [PC, #412]
0x2A6E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2320 :: 		
0x2A70	0x4862    LDR	R0, [PC, #392]
0x2A72	0xF7FEF995  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2322 :: 		
0x2A76	0x2018    MOVS	R0, #24
0x2A78	0xF7FEF89C  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x2A7C	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO284
; bytestransferred end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2324 :: 		
0x2A7E	0x2001    MOVS	R0, #1
0x2A80	0xE0A7    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2325 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO284:
;__Lib_Mmc_SDIO.c, 2327 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x2A82	0xF2402300  MOVW	R3, #512
0x2A86	0x4A63    LDR	R2, [PC, #396]
0x2A88	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2329 :: 		
0x2A8A	0x4B53    LDR	R3, [PC, #332]
0x2A8C	0x4A53    LDR	R2, [PC, #332]
0x2A8E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2330 :: 		
0x2A90	0xF2402300  MOVW	R3, #512
0x2A94	0x4A52    LDR	R2, [PC, #328]
0x2A96	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2331 :: 		
0x2A98	0x2390    MOVS	R3, #144
0x2A9A	0x4A52    LDR	R2, [PC, #328]
0x2A9C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2332 :: 		
0x2A9E	0xF04F0300  MOV	R3, #0
0x2AA2	0x4A51    LDR	R2, [PC, #324]
0x2AA4	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2333 :: 		
0x2AA6	0xF04F0300  MOV	R3, #0
0x2AAA	0x4A50    LDR	R2, [PC, #320]
0x2AAC	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2334 :: 		
0x2AAE	0xF04F0301  MOV	R3, #1
0x2AB2	0x4A4F    LDR	R2, [PC, #316]
0x2AB4	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2335 :: 		
0x2AB6	0x4849    LDR	R0, [PC, #292]
0x2AB8	0xF7FDFB8C  BL	_SDIO_DataConfig+0
; bytestransferred end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
0x2ABC	0x4634    MOV	R4, R6
;__Lib_Mmc_SDIO.c, 2337 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO285:
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x2ABE	0x4A56    LDR	R2, [PC, #344]
0x2AC0	0x6813    LDR	R3, [R2, #0]
0x2AC2	0x4A56    LDR	R2, [PC, #344]
0x2AC4	0xEA030202  AND	R2, R3, R2, LSL #0
0x2AC8	0x2A00    CMP	R2, #0
0x2ACA	0xD13E    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO286
;__Lib_Mmc_SDIO.c, 2339 :: 		
0x2ACC	0xF44F4080  MOV	R0, #16384
0x2AD0	0xF7FDFCF2  BL	_SDIO_GetFlagStatus+0
0x2AD4	0x2800    CMP	R0, #0
0x2AD6	0xD037    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO451
;__Lib_Mmc_SDIO.c, 2341 :: 		
0x2AD8	0x4A4E    LDR	R2, [PC, #312]
0x2ADA	0x6812    LDR	R2, [R2, #0]
0x2ADC	0x1B12    SUB	R2, R2, R4
0x2ADE	0x2A20    CMP	R2, #32
0x2AE0	0xD220    BCS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO288
;__Lib_Mmc_SDIO.c, 2343 :: 		
0x2AE2	0x4A4C    LDR	R2, [PC, #304]
0x2AE4	0x6812    LDR	R2, [R2, #0]
0x2AE6	0x1B12    SUB	R2, R2, R4
0x2AE8	0xF0020203  AND	R2, R2, #3
0x2AEC	0xB92A    CBNZ	R2, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO289
0x2AEE	0x4A49    LDR	R2, [PC, #292]
0x2AF0	0x6812    LDR	R2, [R2, #0]
0x2AF2	0x1B12    SUB	R2, R2, R4
0x2AF4	0x0892    LSRS	R2, R2, #2
0x2AF6	0x9202    STR	R2, [SP, #8]
0x2AF8	0xE005    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO290
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO289:
0x2AFA	0x4A46    LDR	R2, [PC, #280]
0x2AFC	0x6812    LDR	R2, [R2, #0]
0x2AFE	0x1B12    SUB	R2, R2, R4
0x2B00	0x0892    LSRS	R2, R2, #2
0x2B02	0x1C52    ADDS	R2, R2, #1
0x2B04	0x9202    STR	R2, [SP, #8]
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO290:
; restwords start address is: 12 (R3)
0x2B06	0x9B02    LDR	R3, [SP, #8]
;__Lib_Mmc_SDIO.c, 2345 :: 		
; count start address is: 24 (R6)
0x2B08	0x2600    MOVS	R6, #0
; restwords end address is: 12 (R3)
; count end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO291:
; count start address is: 24 (R6)
; restwords start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 16 (R4)
0x2B0A	0x429E    CMP	R6, R3
0x2B0C	0xD207    BCS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO292
;__Lib_Mmc_SDIO.c, 2347 :: 		
0x2B0E	0x682A    LDR	R2, [R5, #0]
0x2B10	0x4610    MOV	R0, R2
0x2B12	0xF7FDFEA7  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2345 :: 		
0x2B16	0x1C76    ADDS	R6, R6, #1
0x2B18	0x1D2D    ADDS	R5, R5, #4
0x2B1A	0x1D24    ADDS	R4, R4, #4
;__Lib_Mmc_SDIO.c, 2348 :: 		
; restwords end address is: 12 (R3)
; count end address is: 24 (R6)
0x2B1C	0xE7F5    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO291
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO292:
;__Lib_Mmc_SDIO.c, 2349 :: 		
0x2B1E	0x4628    MOV	R0, R5
0x2B20	0x4621    MOV	R1, R4
0x2B22	0xE00E    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO294
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO288:
;__Lib_Mmc_SDIO.c, 2352 :: 		
; count start address is: 12 (R3)
0x2B24	0x2300    MOVS	R3, #0
; count end address is: 12 (R3)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO295:
; count start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 16 (R4)
0x2B26	0x2B08    CMP	R3, #8
0x2B28	0xD207    BCS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO296
;__Lib_Mmc_SDIO.c, 2354 :: 		
0x2B2A	0x009A    LSLS	R2, R3, #2
0x2B2C	0x18AA    ADDS	R2, R5, R2
0x2B2E	0x6812    LDR	R2, [R2, #0]
0x2B30	0x4610    MOV	R0, R2
0x2B32	0xF7FDFE97  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2352 :: 		
0x2B36	0x1C5B    ADDS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 2355 :: 		
; count end address is: 12 (R3)
0x2B38	0xE7F5    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO295
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO296:
;__Lib_Mmc_SDIO.c, 2356 :: 		
0x2B3A	0xF2050020  ADDW	R0, R5, #32
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2357 :: 		
0x2B3E	0xF2040120  ADDW	R1, R4, #32
; bytestransferred end address is: 16 (R4)
; bytestransferred start address is: 4 (R1)
; bytestransferred end address is: 4 (R1)
; tempbuff end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2358 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO294:
;__Lib_Mmc_SDIO.c, 2359 :: 		
; bytestransferred start address is: 4 (R1)
; tempbuff start address is: 0 (R0)
0x2B42	0x460C    MOV	R4, R1
; bytestransferred end address is: 4 (R1)
; tempbuff end address is: 0 (R0)
0x2B44	0x4605    MOV	R5, R0
0x2B46	0xE7FF    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO287
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO451:
;__Lib_Mmc_SDIO.c, 2339 :: 		
;__Lib_Mmc_SDIO.c, 2359 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO287:
;__Lib_Mmc_SDIO.c, 2360 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 16 (R4)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
0x2B48	0xE7B9    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO285
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO286:
;__Lib_Mmc_SDIO.c, 2361 :: 		
0x2B4A	0xF04F0008  MOV	R0, #8
0x2B4E	0xF7FDFCB3  BL	_SDIO_GetFlagStatus+0
0x2B52	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO298
;__Lib_Mmc_SDIO.c, 2363 :: 		
0x2B54	0xF04F0008  MOV	R0, #8
0x2B58	0xF7FDFCA6  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2364 :: 		
0x2B5C	0x2001    MOVS	R0, #1
0x2B5E	0xE038    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2365 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO298:
;__Lib_Mmc_SDIO.c, 2366 :: 		
0x2B60	0xF04F0002  MOV	R0, #2
0x2B64	0xF7FDFCA8  BL	_SDIO_GetFlagStatus+0
0x2B68	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO300
;__Lib_Mmc_SDIO.c, 2368 :: 		
0x2B6A	0xF04F0002  MOV	R0, #2
0x2B6E	0xF7FDFC9B  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2369 :: 		
0x2B72	0x2001    MOVS	R0, #1
0x2B74	0xE02D    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2370 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO300:
;__Lib_Mmc_SDIO.c, 2371 :: 		
0x2B76	0xF04F0010  MOV	R0, #16
0x2B7A	0xF7FDFC9D  BL	_SDIO_GetFlagStatus+0
0x2B7E	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO302
;__Lib_Mmc_SDIO.c, 2373 :: 		
0x2B80	0xF04F0010  MOV	R0, #16
0x2B84	0xF7FDFC90  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2374 :: 		
0x2B88	0x2001    MOVS	R0, #1
0x2B8A	0xE022    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2375 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO302:
;__Lib_Mmc_SDIO.c, 2376 :: 		
0x2B8C	0xF44F7000  MOV	R0, #512
0x2B90	0xF7FDFC92  BL	_SDIO_GetFlagStatus+0
0x2B94	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO304
;__Lib_Mmc_SDIO.c, 2378 :: 		
0x2B96	0xF44F7000  MOV	R0, #512
0x2B9A	0xF7FDFC85  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2379 :: 		
0x2B9E	0x2001    MOVS	R0, #1
0x2BA0	0xE017    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2380 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO304:
;__Lib_Mmc_SDIO.c, 2383 :: 		
0x2BA2	0x481F    LDR	R0, [PC, #124]
0x2BA4	0xF7FDFC80  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2386 :: 		
0x2BA8	0xAA03    ADD	R2, SP, #12
0x2BAA	0x4610    MOV	R0, R2
0x2BAC	0xF7FFFDE4  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 4 (R1)
0x2BB0	0xB2C1    UXTB	R1, R0
; errorstatus end address is: 4 (R1)
0x2BB2	0xB2C8    UXTB	R0, R1
;__Lib_Mmc_SDIO.c, 2388 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO305:
; errorstatus start address is: 0 (R0)
0x2BB4	0xB968    CBNZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO450
0x2BB6	0xF89D200C  LDRB	R2, [SP, #12]
0x2BBA	0x2A07    CMP	R2, #7
0x2BBC	0xD004    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO449
0x2BBE	0xF89D200C  LDRB	R2, [SP, #12]
0x2BC2	0x2A06    CMP	R2, #6
0x2BC4	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO448
0x2BC6	0xE004    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO306
; errorstatus end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO449:
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO448:
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO443:
;__Lib_Mmc_SDIO.c, 2390 :: 		
0x2BC8	0xAA03    ADD	R2, SP, #12
0x2BCA	0x4610    MOV	R0, R2
0x2BCC	0xF7FFFDD4  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2391 :: 		
0x2BD0	0xE7F0    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO305
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO306:
;__Lib_Mmc_SDIO.c, 2388 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO450:
;__Lib_Mmc_SDIO.c, 2393 :: 		
; errorstatus end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2395 :: 		
L_end_Mmc_Write_Sector_SDIO:
0x2BD2	0xF8DDE000  LDR	LR, [SP, #0]
0x2BD6	0xE025    B	#74
0x2BD8	0xFFFF000F  	#1048575
0x2BDC	0x06AC2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x2BE0	0x06B02000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x2BE4	0x06B42000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x2BE8	0x06B82000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x2BEC	0x06BC2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x2BF0	0x06C02000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x2BF4	0x2C144001  	SDIO_RESP1+0
0x2BF8	0x009C2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x2BFC	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x2C00	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x2C04	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x2C08	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x2C0C	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x2C10	0x00982000  	__Lib_Mmc_SDIO_RCA+0
0x2C14	0x00A02000  	__Lib_Mmc_SDIO_TotalNumberOfBytes+0
0x2C18	0x2C344001  	SDIO_STA+0
0x2C1C	0x061A0000  	#1562
0x2C20	0x05FF0000  	#1535
0x2C24	0xB004    ADD	SP, SP, #16
0x2C26	0x4770    BX	LR
; end of __Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO
_SDIO_WriteData:
;__Lib_SDIO.c, 788 :: 		
; dat start address is: 0 (R0)
0x0864	0xB081    SUB	SP, SP, #4
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
;__Lib_SDIO.c, 790 :: 		
0x0866	0x4902    LDR	R1, [PC, #8]
0x0868	0x6008    STR	R0, [R1, #0]
; dat end address is: 0 (R0)
;__Lib_SDIO.c, 791 :: 		
L_end_SDIO_WriteData:
0x086A	0xB001    ADD	SP, SP, #4
0x086C	0x4770    BX	LR
0x086E	0xBF00    NOP
0x0870	0x2C804001  	SDIO_FIFO+0
; end of _SDIO_WriteData
__Lib_MmcFat16_getBoot:
;__Lib_MmcFat16.c, 272 :: 		
0x43F8	0xB081    SUB	SP, SP, #4
0x43FA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 274 :: 		
0x43FE	0x2101    MOVS	R1, #1
0x4400	0x4831    LDR	R0, [PC, #196]
0x4402	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 275 :: 		
0x4404	0x4831    LDR	R0, [PC, #196]
0x4406	0x7800    LDRB	R0, [R0, #0]
0x4408	0x00C1    LSLS	R1, R0, #3
0x440A	0x4831    LDR	R0, [PC, #196]
0x440C	0x1840    ADDS	R0, R0, R1
0x440E	0x1D00    ADDS	R0, R0, #4
0x4410	0x6800    LDR	R0, [R0, #0]
0x4412	0x4930    LDR	R1, [PC, #192]
0x4414	0xF7FFFDAE  BL	_Mmc_Read_Sector+0
0x4418	0xB128    CBZ	R0, L___Lib_MmcFat16_getBoot45
;__Lib_MmcFat16.c, 277 :: 		
0x441A	0x2110    MOVS	R1, #16
0x441C	0x482E    LDR	R0, [PC, #184]
0x441E	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 278 :: 		
0x4420	0x20FF    MOVS	R0, #-1
0x4422	0xB240    SXTB	R0, R0
0x4424	0xE04C    B	L_end_getBoot
;__Lib_MmcFat16.c, 279 :: 		
L___Lib_MmcFat16_getBoot45:
;__Lib_MmcFat16.c, 281 :: 		
0x4426	0x482D    LDR	R0, [PC, #180]
0x4428	0xF7FEFC82  BL	__Lib_MmcFat16_f16_toInt+0
0x442C	0x492C    LDR	R1, [PC, #176]
0x442E	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 282 :: 		
0x4430	0x482C    LDR	R0, [PC, #176]
0x4432	0x7801    LDRB	R1, [R0, #0]
0x4434	0x482C    LDR	R0, [PC, #176]
0x4436	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 283 :: 		
0x4438	0x482C    LDR	R0, [PC, #176]
0x443A	0xF7FEFC79  BL	__Lib_MmcFat16_f16_toInt+0
0x443E	0x492C    LDR	R1, [PC, #176]
0x4440	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 284 :: 		
0x4442	0x482C    LDR	R0, [PC, #176]
0x4444	0x7801    LDRB	R1, [R0, #0]
0x4446	0x482C    LDR	R0, [PC, #176]
0x4448	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 285 :: 		
0x444A	0x482C    LDR	R0, [PC, #176]
0x444C	0xF7FEFC70  BL	__Lib_MmcFat16_f16_toInt+0
0x4450	0x492B    LDR	R1, [PC, #172]
0x4452	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 286 :: 		
0x4454	0x482B    LDR	R0, [PC, #172]
0x4456	0xF7FEFC6B  BL	__Lib_MmcFat16_f16_toInt+0
0x445A	0x4B2B    LDR	R3, [PC, #172]
0x445C	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 287 :: 		
0x445E	0x481B    LDR	R0, [PC, #108]
0x4460	0x7800    LDRB	R0, [R0, #0]
0x4462	0x00C1    LSLS	R1, R0, #3
0x4464	0x481A    LDR	R0, [PC, #104]
0x4466	0x1840    ADDS	R0, R0, R1
0x4468	0x1D00    ADDS	R0, R0, #4
0x446A	0x6801    LDR	R1, [R0, #0]
0x446C	0x4820    LDR	R0, [PC, #128]
0x446E	0x8800    LDRH	R0, [R0, #0]
0x4470	0x180A    ADDS	R2, R1, R0
0x4472	0x4826    LDR	R0, [PC, #152]
0x4474	0x6002    STR	R2, [R0, #0]
;__Lib_MmcFat16.c, 288 :: 		
0x4476	0x4618    MOV	R0, R3
0x4478	0x8801    LDRH	R1, [R0, #0]
0x447A	0x481F    LDR	R0, [PC, #124]
0x447C	0x7800    LDRB	R0, [R0, #0]
0x447E	0x4348    MULS	R0, R1, R0
0x4480	0xB280    UXTH	R0, R0
0x4482	0x1814    ADDS	R4, R2, R0
0x4484	0x4B22    LDR	R3, [PC, #136]
0x4486	0x601C    STR	R4, [R3, #0]
;__Lib_MmcFat16.c, 289 :: 		
0x4488	0x481D    LDR	R0, [PC, #116]
0x448A	0x8800    LDRH	R0, [R0, #0]
0x448C	0x0141    LSLS	R1, R0, #5
0x448E	0xB289    UXTH	R1, R1
0x4490	0x4A13    LDR	R2, [PC, #76]
0x4492	0x8810    LDRH	R0, [R2, #0]
0x4494	0xFBB1F0F0  UDIV	R0, R1, R0
0x4498	0xB280    UXTH	R0, R0
0x449A	0x1821    ADDS	R1, R4, R0
0x449C	0x481D    LDR	R0, [PC, #116]
0x449E	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 291 :: 		
0x44A0	0x4610    MOV	R0, R2
0x44A2	0x8800    LDRH	R0, [R0, #0]
0x44A4	0x0841    LSRS	R1, R0, #1
0x44A6	0x481C    LDR	R0, [PC, #112]
0x44A8	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 292 :: 		
0x44AA	0x4610    MOV	R0, R2
0x44AC	0x8800    LDRH	R0, [R0, #0]
0x44AE	0x0941    LSRS	R1, R0, #5
0x44B0	0x481A    LDR	R0, [PC, #104]
0x44B2	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 294 :: 		
0x44B4	0x4618    MOV	R0, R3
0x44B6	0x6801    LDR	R1, [R0, #0]
0x44B8	0x4819    LDR	R0, [PC, #100]
0x44BA	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 296 :: 		
0x44BC	0x2000    MOVS	R0, #0
0x44BE	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 297 :: 		
L_end_getBoot:
0x44C0	0xF8DDE000  LDR	LR, [SP, #0]
0x44C4	0xB001    ADD	SP, SP, #4
0x44C6	0x4770    BX	LR
0x44C8	0x06742000  	_f16_sector+512
0x44CC	0x04212000  	__Lib_MmcFat16_f16_activePart+0
0x44D0	0x06782000  	__Lib_MmcFat16_f16_part+0
0x44D4	0x04742000  	_f16_sector+0
0x44D8	0x01892000  	___f16_errno+0
0x44DC	0x047F2000  	_f16_sector+11
0x44E0	0x04082000  	__Lib_MmcFat16_f16_boot+0
0x44E4	0x04812000  	_f16_sector+13
0x44E8	0x040A2000  	__Lib_MmcFat16_f16_boot+2
0x44EC	0x04822000  	_f16_sector+14
0x44F0	0x040C2000  	__Lib_MmcFat16_f16_boot+4
0x44F4	0x04842000  	_f16_sector+16
0x44F8	0x040E2000  	__Lib_MmcFat16_f16_boot+6
0x44FC	0x04852000  	_f16_sector+17
0x4500	0x04102000  	__Lib_MmcFat16_f16_boot+8
0x4504	0x048A2000  	_f16_sector+22
0x4508	0x04122000  	__Lib_MmcFat16_f16_boot+10
0x450C	0x04142000  	__Lib_MmcFat16_f16_boot+12
0x4510	0x04182000  	__Lib_MmcFat16_f16_boot+16
0x4514	0x041C2000  	__Lib_MmcFat16_f16_boot+20
0x4518	0x04222000  	__Lib_MmcFat16_f16_clustPerSect+0
0x451C	0x04722000  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x4520	0x06982000  	__Lib_MmcFat16_f16_currentDir+0
; end of __Lib_MmcFat16_getBoot
__Lib_MmcFat16_f16_toInt:
;__Lib_MmcFat16.c, 72 :: 		
; s start address is: 0 (R0)
0x2D30	0xB081    SUB	SP, SP, #4
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 76 :: 		
0x2D32	0x1C41    ADDS	R1, R0, #1
0x2D34	0x7809    LDRB	R1, [R1, #0]
; l start address is: 4 (R1)
0x2D36	0x020A    LSLS	R2, R1, #8
0x2D38	0xB292    UXTH	R2, R2
; l end address is: 4 (R1)
;__Lib_MmcFat16.c, 77 :: 		
0x2D3A	0x7801    LDRB	R1, [R0, #0]
; s end address is: 0 (R0)
0x2D3C	0x1851    ADDS	R1, R2, R1
;__Lib_MmcFat16.c, 79 :: 		
0x2D3E	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 80 :: 		
L_end_f16_toInt:
0x2D40	0xB001    ADD	SP, SP, #4
0x2D42	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_toInt
__Lib_MmcFat16_f16_toLong:
;__Lib_MmcFat16.c, 55 :: 		
; s start address is: 0 (R0)
0x42CC	0xB081    SUB	SP, SP, #4
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 59 :: 		
0x42CE	0x1CC1    ADDS	R1, R0, #3
0x42D0	0x7809    LDRB	R1, [R1, #0]
; l start address is: 4 (R1)
0x42D2	0x020A    LSLS	R2, R1, #8
; l end address is: 4 (R1)
;__Lib_MmcFat16.c, 60 :: 		
0x42D4	0x1C81    ADDS	R1, R0, #2
0x42D6	0x7809    LDRB	R1, [R1, #0]
0x42D8	0x1851    ADDS	R1, R2, R1
0x42DA	0x020A    LSLS	R2, R1, #8
;__Lib_MmcFat16.c, 61 :: 		
0x42DC	0x1C41    ADDS	R1, R0, #1
0x42DE	0x7809    LDRB	R1, [R1, #0]
0x42E0	0x1851    ADDS	R1, R2, R1
0x42E2	0x020A    LSLS	R2, R1, #8
;__Lib_MmcFat16.c, 62 :: 		
0x42E4	0x7801    LDRB	R1, [R0, #0]
; s end address is: 0 (R0)
0x42E6	0x1851    ADDS	R1, R2, R1
;__Lib_MmcFat16.c, 64 :: 		
0x42E8	0x4608    MOV	R0, R1
;__Lib_MmcFat16.c, 65 :: 		
L_end_f16_toLong:
0x42EA	0xB001    ADD	SP, SP, #4
0x42EC	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_toLong
_Mmc_Fat_Assign:
;__Lib_MmcFat16.c, 1871 :: 		
; attrib start address is: 4 (R1)
; name start address is: 0 (R0)
0x6634	0xB084    SUB	SP, SP, #16
0x6636	0xF8CDE000  STR	LR, [SP, #0]
0x663A	0xB2CC    UXTB	R4, R1
0x663C	0x4601    MOV	R1, R0
; attrib end address is: 4 (R1)
; name end address is: 0 (R0)
; name start address is: 4 (R1)
; attrib start address is: 16 (R4)
;__Lib_MmcFat16.c, 1876 :: 		
0x663E	0x4A1D    LDR	R2, [PC, #116]
0x6640	0xF9922000  LDRSB	R2, [R2, #0]
0x6644	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_MmcFat16.c, 1877 :: 		
0x6648	0x4A1B    LDR	R2, [PC, #108]
0x664A	0x7812    LDRB	R2, [R2, #0]
0x664C	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_MmcFat16.c, 1880 :: 		
0x6650	0xF88D4004  STRB	R4, [SP, #4]
0x6654	0x9102    STR	R1, [SP, #8]
0x6656	0xB2E2    UXTB	R2, R4
0x6658	0x4608    MOV	R0, R1
0x665A	0x2107    MOVS	R1, #7
0x665C	0xF7FFF8C8  BL	_Mmc_Fat_Open+0
0x6660	0x9902    LDR	R1, [SP, #8]
0x6662	0xF89D4004  LDRB	R4, [SP, #4]
; err start address is: 12 (R3)
0x6666	0xB243    SXTB	R3, R0
;__Lib_MmcFat16.c, 1881 :: 		
0x6668	0x2800    CMP	R0, #0
0x666A	0xDA1D    BGE	L_Mmc_Fat_Assign295
;__Lib_MmcFat16.c, 1883 :: 		
0x666C	0xF06F0201  MVN	R2, #1
0x6670	0x4293    CMP	R3, R2
0x6672	0xD117    BNE	L_Mmc_Fat_Assign296
; err end address is: 12 (R3)
;__Lib_MmcFat16.c, 1884 :: 		
0x6674	0xF89D300D  LDRB	R3, [SP, #13]
0x6678	0x4A0F    LDR	R2, [PC, #60]
0x667A	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 1886 :: 		
0x667C	0xF99D200C  LDRSB	R2, [SP, #12]
0x6680	0x0153    LSLS	R3, R2, #5
0x6682	0x4A0E    LDR	R2, [PC, #56]
0x6684	0x18D2    ADDS	R2, R2, R3
0x6686	0xF202031C  ADDW	R3, R2, #28
0x668A	0x2200    MOVS	R2, #0
0x668C	0x801A    STRH	R2, [R3, #0]
;__Lib_MmcFat16.c, 1887 :: 		
0x668E	0xB2E2    UXTB	R2, R4
; attrib end address is: 16 (R4)
0x6690	0x4608    MOV	R0, R1
0x6692	0x2107    MOVS	R1, #7
; name end address is: 4 (R1)
0x6694	0xF7FFF8AC  BL	_Mmc_Fat_Open+0
;__Lib_MmcFat16.c, 1888 :: 		
0x6698	0x2800    CMP	R0, #0
0x669A	0xDA01    BGE	L_Mmc_Fat_Assign297
;__Lib_MmcFat16.c, 1889 :: 		
0x669C	0x2000    MOVS	R0, #0
0x669E	0xE004    B	L_end_Mmc_Fat_Assign
L_Mmc_Fat_Assign297:
;__Lib_MmcFat16.c, 1891 :: 		
0x66A0	0x2002    MOVS	R0, #2
0x66A2	0xE002    B	L_end_Mmc_Fat_Assign
;__Lib_MmcFat16.c, 1892 :: 		
L_Mmc_Fat_Assign296:
;__Lib_MmcFat16.c, 1894 :: 		
0x66A4	0x2000    MOVS	R0, #0
0x66A6	0xE000    B	L_end_Mmc_Fat_Assign
;__Lib_MmcFat16.c, 1895 :: 		
L_Mmc_Fat_Assign295:
;__Lib_MmcFat16.c, 1897 :: 		
0x66A8	0x2001    MOVS	R0, #1
;__Lib_MmcFat16.c, 1898 :: 		
L_end_Mmc_Fat_Assign:
0x66AA	0xF8DDE000  LDR	LR, [SP, #0]
0x66AE	0xB004    ADD	SP, SP, #16
0x66B0	0x4770    BX	LR
0x66B2	0xBF00    NOP
0x66B4	0x04202000  	__Lib_MmcFat16_f16_currentHandle+0
0x66B8	0x01892000  	___f16_errno+0
0x66BC	0x04242000  	_f16_fileDesc+0
; end of _Mmc_Fat_Assign
_Mmc_Fat_Open:
;__Lib_MmcFat16.c, 1194 :: 		
; name start address is: 0 (R0)
0x57F0	0xB09B    SUB	SP, SP, #108
0x57F2	0xF8CDE000  STR	LR, [SP, #0]
0x57F6	0x4607    MOV	R7, R0
0x57F8	0xF88D1064  STRB	R1, [SP, #100]
0x57FC	0xF88D2068  STRB	R2, [SP, #104]
; name end address is: 0 (R0)
; name start address is: 28 (R7)
;__Lib_MmcFat16.c, 1201 :: 		
0x5800	0x4638    MOV	R0, R7
0x5802	0xF7FDFD7D  BL	__Lib_MmcFat16_checkFileName+0
0x5806	0xB128    CBZ	R0, L_Mmc_Fat_Open171
; name end address is: 28 (R7)
;__Lib_MmcFat16.c, 1203 :: 		
0x5808	0x2412    MOVS	R4, #18
0x580A	0x4B87    LDR	R3, [PC, #540]
0x580C	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1204 :: 		
0x580E	0x20FF    MOVS	R0, #-1
0x5810	0xB240    SXTB	R0, R0
0x5812	0xE104    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1205 :: 		
L_Mmc_Fat_Open171:
;__Lib_MmcFat16.c, 1207 :: 		
; name start address is: 28 (R7)
0x5814	0x4639    MOV	R1, R7
; name end address is: 28 (R7)
0x5816	0x4885    LDR	R0, [PC, #532]
0x5818	0xF7FDFD5A  BL	__Lib_MmcFat16_nameToUpper+0
;__Lib_MmcFat16.c, 1210 :: 		
0x581C	0x4B84    LDR	R3, [PC, #528]
0x581E	0x881B    LDRH	R3, [R3, #0]
0x5820	0xB1BB    CBZ	R3, L_Mmc_Fat_Open172
;__Lib_MmcFat16.c, 1212 :: 		
0x5822	0x4B84    LDR	R3, [PC, #528]
0x5824	0xF9933000  LDRSB	R3, [R3, #0]
0x5828	0x015C    LSLS	R4, R3, #5
0x582A	0x4B83    LDR	R3, [PC, #524]
0x582C	0x191B    ADDS	R3, R3, R4
0x582E	0xF04F0620  MOV	R6, #32
0x5832	0x461D    MOV	R5, R3
0x5834	0x4C81    LDR	R4, [PC, #516]
L_Mmc_Fat_Open173:
0x5836	0x7823    LDRB	R3, [R4, #0]
0x5838	0x702B    STRB	R3, [R5, #0]
0x583A	0x1E76    SUBS	R6, R6, #1
0x583C	0x1C64    ADDS	R4, R4, #1
0x583E	0x1C6D    ADDS	R5, R5, #1
0x5840	0x2E00    CMP	R6, #0
0x5842	0xD1F8    BNE	L_Mmc_Fat_Open173
;__Lib_MmcFat16.c, 1213 :: 		
0x5844	0x2400    MOVS	R4, #0
0x5846	0x4B7A    LDR	R3, [PC, #488]
0x5848	0x801C    STRH	R4, [R3, #0]
;__Lib_MmcFat16.c, 1214 :: 		
0x584A	0x24FF    MOVS	R4, #-1
0x584C	0xB264    SXTB	R4, R4
0x584E	0x4B79    LDR	R3, [PC, #484]
0x5850	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1215 :: 		
L_Mmc_Fat_Open172:
;__Lib_MmcFat16.c, 1218 :: 		
0x5852	0xAB14    ADD	R3, SP, #80
0x5854	0x220D    MOVS	R2, #13
0x5856	0xB212    SXTH	R2, R2
0x5858	0x4974    LDR	R1, [PC, #464]
0x585A	0x4618    MOV	R0, R3
0x585C	0xF7FDFD18  BL	_memcpy+0
;__Lib_MmcFat16.c, 1221 :: 		
0x5860	0xAB09    ADD	R3, SP, #36
0x5862	0x4619    MOV	R1, R3
0x5864	0x4871    LDR	R0, [PC, #452]
0x5866	0xF7FDFD9D  BL	__Lib_MmcFat16_stat+0
0x586A	0x2800    CMP	R0, #0
0x586C	0xDA4C    BGE	L_Mmc_Fat_Open174
;__Lib_MmcFat16.c, 1223 :: 		
0x586E	0xF89D4068  LDRB	R4, [SP, #104]
0x5872	0xF3C413C0  UBFX	R3, R4, #7, #1
0x5876	0x2B00    CMP	R3, #0
0x5878	0xD040    BEQ	L_Mmc_Fat_Open175
;__Lib_MmcFat16.c, 1227 :: 		
0x587A	0xF2400300  MOVW	R3, #0
0x587E	0xF8AD305E  STRH	R3, [SP, #94]
;__Lib_MmcFat16.c, 1228 :: 		
0x5882	0xF04F0300  MOV	R3, #0
0x5886	0x9318    STR	R3, [SP, #96]
;__Lib_MmcFat16.c, 1231 :: 		
0x5888	0xF89D3068  LDRB	R3, [SP, #104]
0x588C	0xF0030358  AND	R3, R3, #88
0x5890	0xB2DB    UXTB	R3, R3
0x5892	0xB12B    CBZ	R3, L_Mmc_Fat_Open176
;__Lib_MmcFat16.c, 1233 :: 		
0x5894	0x2408    MOVS	R4, #8
0x5896	0x4B64    LDR	R3, [PC, #400]
0x5898	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1234 :: 		
0x589A	0x20FF    MOVS	R0, #-1
0x589C	0xB240    SXTB	R0, R0
0x589E	0xE0BE    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1235 :: 		
L_Mmc_Fat_Open176:
;__Lib_MmcFat16.c, 1237 :: 		
0x58A0	0xAB01    ADD	R3, SP, #4
0x58A2	0x2220    MOVS	R2, #32
0x58A4	0xB212    SXTH	R2, R2
0x58A6	0x2100    MOVS	R1, #0
0x58A8	0x4618    MOV	R0, R3
0x58AA	0xF7FEF901  BL	_memset+0
;__Lib_MmcFat16.c, 1238 :: 		
0x58AE	0xF89D3068  LDRB	R3, [SP, #104]
0x58B2	0xF003037F  AND	R3, R3, #127
0x58B6	0xF88D300F  STRB	R3, [SP, #15]
;__Lib_MmcFat16.c, 1239 :: 		
0x58BA	0xAB01    ADD	R3, SP, #4
0x58BC	0x220B    MOVS	R2, #11
0x58BE	0xB212    SXTH	R2, R2
0x58C0	0x495A    LDR	R1, [PC, #360]
0x58C2	0x4618    MOV	R0, R3
0x58C4	0xF7FDFCE4  BL	_memcpy+0
;__Lib_MmcFat16.c, 1240 :: 		
0x58C8	0xF10D055E  ADD	R5, SP, #94
0x58CC	0xAC18    ADD	R4, SP, #96
0x58CE	0xAB01    ADD	R3, SP, #4
0x58D0	0x462A    MOV	R2, R5
0x58D2	0x4621    MOV	R1, R4
0x58D4	0x4618    MOV	R0, R3
0x58D6	0xF7FDFF01  BL	__Lib_MmcFat16_mkNod+0
0x58DA	0x2800    CMP	R0, #0
0x58DC	0xDA02    BGE	L_Mmc_Fat_Open177
;__Lib_MmcFat16.c, 1241 :: 		
0x58DE	0x20FF    MOVS	R0, #-1
0x58E0	0xB240    SXTB	R0, R0
0x58E2	0xE09C    B	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open177:
;__Lib_MmcFat16.c, 1242 :: 		
0x58E4	0xAC09    ADD	R4, SP, #36
0x58E6	0xAB14    ADD	R3, SP, #80
0x58E8	0x4621    MOV	R1, R4
0x58EA	0x4618    MOV	R0, R3
0x58EC	0xF7FDFD5A  BL	__Lib_MmcFat16_stat+0
0x58F0	0x2800    CMP	R0, #0
0x58F2	0xDA02    BGE	L_Mmc_Fat_Open178
;__Lib_MmcFat16.c, 1243 :: 		
0x58F4	0x20FF    MOVS	R0, #-1
0x58F6	0xB240    SXTB	R0, R0
0x58F8	0xE091    B	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open178:
;__Lib_MmcFat16.c, 1244 :: 		
0x58FA	0xE005    B	L_Mmc_Fat_Open179
L_Mmc_Fat_Open175:
;__Lib_MmcFat16.c, 1247 :: 		
0x58FC	0x240D    MOVS	R4, #13
0x58FE	0x4B4A    LDR	R3, [PC, #296]
0x5900	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1248 :: 		
0x5902	0x20FF    MOVS	R0, #-1
0x5904	0xB240    SXTB	R0, R0
0x5906	0xE08A    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1249 :: 		
L_Mmc_Fat_Open179:
;__Lib_MmcFat16.c, 1250 :: 		
L_Mmc_Fat_Open174:
;__Lib_MmcFat16.c, 1253 :: 		
0x5908	0xF89D3031  LDRB	R3, [SP, #49]
0x590C	0xF0030358  AND	R3, R3, #88
0x5910	0xB2DB    UXTB	R3, R3
0x5912	0xB12B    CBZ	R3, L_Mmc_Fat_Open180
;__Lib_MmcFat16.c, 1255 :: 		
0x5914	0x2408    MOVS	R4, #8
0x5916	0x4B44    LDR	R3, [PC, #272]
0x5918	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1256 :: 		
0x591A	0x20FF    MOVS	R0, #-1
0x591C	0xB240    SXTB	R0, R0
0x591E	0xE07E    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1257 :: 		
L_Mmc_Fat_Open180:
;__Lib_MmcFat16.c, 1261 :: 		
; i start address is: 0 (R0)
0x5920	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_Mmc_Fat_Open181:
; i start address is: 0 (R0)
0x5922	0x2802    CMP	R0, _MAX_FILES
0x5924	0xD225    BCS	L_Mmc_Fat_Open182
;__Lib_MmcFat16.c, 1263 :: 		
0x5926	0x0144    LSLS	R4, R0, #5
0x5928	0x4B43    LDR	R3, [PC, #268]
0x592A	0x191B    ADDS	R3, R3, R4
; f start address is: 4 (R1)
0x592C	0x4619    MOV	R1, R3
;__Lib_MmcFat16.c, 1265 :: 		
0x592E	0x331C    ADDS	R3, #28
0x5930	0x881B    LDRH	R3, [R3, #0]
0x5932	0xB1D3    CBZ	R3, L__Mmc_Fat_Open445
0x5934	0x1D8B    ADDS	R3, R1, #6
0x5936	0x881C    LDRH	R4, [R3, #0]
0x5938	0xF8BD3044  LDRH	R3, [SP, #68]
0x593C	0x42A3    CMP	R3, R4
0x593E	0xD114    BNE	L__Mmc_Fat_Open444
L__Mmc_Fat_Open443:
;__Lib_MmcFat16.c, 1267 :: 		
0x5940	0xF201041C  ADDW	R4, R1, #28
0x5944	0xF89D3064  LDRB	R3, [SP, #100]
0x5948	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1270 :: 		
0x594A	0xF04F0620  MOV	R6, #32
0x594E	0x4D3B    LDR	R5, [PC, #236]
0x5950	0x460C    MOV	R4, R1
; f end address is: 4 (R1)
0x5952	0xE7FF    B	L_Mmc_Fat_Open187
L__Mmc_Fat_Open446:
L_Mmc_Fat_Open187:
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x5954	0x7823    LDRB	R3, [R4, #0]
0x5956	0x702B    STRB	R3, [R5, #0]
0x5958	0x1E76    SUBS	R6, R6, #1
0x595A	0x1C64    ADDS	R4, R4, #1
0x595C	0x1C6D    ADDS	R5, R5, #1
0x595E	0x2E00    CMP	R6, #0
0x5960	0xD1F8    BNE	L__Mmc_Fat_Open446
; i end address is: 0 (R0)
;__Lib_MmcFat16.c, 1271 :: 		
; i start address is: 0 (R0)
0x5962	0x4B34    LDR	R3, [PC, #208]
0x5964	0x7018    STRB	R0, [R3, #0]
;__Lib_MmcFat16.c, 1273 :: 		
0x5966	0xB240    SXTB	R0, R0
; i end address is: 0 (R0)
0x5968	0xE059    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1265 :: 		
L__Mmc_Fat_Open445:
; i start address is: 0 (R0)
L__Mmc_Fat_Open444:
;__Lib_MmcFat16.c, 1261 :: 		
0x596A	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x596C	0xB299    UXTH	R1, R3
;__Lib_MmcFat16.c, 1275 :: 		
0x596E	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x5970	0xE7D7    B	L_Mmc_Fat_Open181
L_Mmc_Fat_Open182:
;__Lib_MmcFat16.c, 1278 :: 		
; i start address is: 28 (R7)
0x5972	0x2700    MOVS	R7, #0
; i end address is: 28 (R7)
L_Mmc_Fat_Open188:
; i start address is: 28 (R7)
0x5974	0x2F02    CMP	R7, _MAX_FILES
0x5976	0xD24D    BCS	L_Mmc_Fat_Open189
;__Lib_MmcFat16.c, 1280 :: 		
0x5978	0x017C    LSLS	R4, R7, #5
0x597A	0x4B2F    LDR	R3, [PC, #188]
0x597C	0x191B    ADDS	R3, R3, R4
0x597E	0x331C    ADDS	R3, #28
0x5980	0x881B    LDRH	R3, [R3, #0]
0x5982	0x2B00    CMP	R3, #0
0x5984	0xD142    BNE	L_Mmc_Fat_Open191
;__Lib_MmcFat16.c, 1282 :: 		
0x5986	0x017C    LSLS	R4, R7, #5
0x5988	0x4B2B    LDR	R3, [PC, #172]
0x598A	0x191B    ADDS	R3, R3, R4
; f start address is: 32 (R8)
0x598C	0x4698    MOV	R8, R3
;__Lib_MmcFat16.c, 1284 :: 		
0x598E	0x2220    MOVS	R2, #32
0x5990	0xB212    SXTH	R2, R2
0x5992	0x2100    MOVS	R1, #0
0x5994	0x4618    MOV	R0, R3
0x5996	0xF7FEF88B  BL	_memset+0
;__Lib_MmcFat16.c, 1286 :: 		
0x599A	0xF1080506  ADD	R5, R8, #6
0x599E	0xF108040C  ADD	R4, R8, #12
0x59A2	0xF8BD3044  LDRH	R3, [SP, #68]
0x59A6	0x8023    STRH	R3, [R4, #0]
0x59A8	0x8823    LDRH	R3, [R4, #0]
0x59AA	0x802B    STRH	R3, [R5, #0]
;__Lib_MmcFat16.c, 1287 :: 		
0x59AC	0xF108041C  ADD	R4, R8, #28
0x59B0	0xF89D3064  LDRB	R3, [SP, #100]
0x59B4	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1289 :: 		
0x59B6	0x9B12    LDR	R3, [SP, #72]
0x59B8	0xF8C83000  STR	R3, [R8, #0]
;__Lib_MmcFat16.c, 1290 :: 		
0x59BC	0xF1080404  ADD	R4, R8, #4
0x59C0	0xF8BD304C  LDRH	R3, [SP, #76]
0x59C4	0x015B    LSLS	R3, R3, #5
0x59C6	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1292 :: 		
0x59C8	0xF1080418  ADD	R4, R8, #24
0x59CC	0x9B10    LDR	R3, [SP, #64]
0x59CE	0x6023    STR	R3, [R4, #0]
;__Lib_MmcFat16.c, 1294 :: 		
0x59D0	0xF1080510  ADD	R5, R8, #16
0x59D4	0xF108030C  ADD	R3, R8, #12
0x59D8	0x881B    LDRH	R3, [R3, #0]
0x59DA	0x1E9C    SUBS	R4, R3, #2
0x59DC	0x4B18    LDR	R3, [PC, #96]
0x59DE	0x881B    LDRH	R3, [R3, #0]
0x59E0	0x435C    MULS	R4, R3, R4
0x59E2	0x4B18    LDR	R3, [PC, #96]
0x59E4	0x681B    LDR	R3, [R3, #0]
0x59E6	0x191B    ADDS	R3, R3, R4
0x59E8	0x602B    STR	R3, [R5, #0]
;__Lib_MmcFat16.c, 1296 :: 		
0x59EA	0xF04F0620  MOV	R6, #32
0x59EE	0x4D13    LDR	R5, [PC, #76]
0x59F0	0x4644    MOV	R4, R8
; i end address is: 28 (R7)
; f end address is: 32 (R8)
0x59F2	0xB2B8    UXTH	R0, R7
0x59F4	0xE7FF    B	L_Mmc_Fat_Open192
L__Mmc_Fat_Open447:
L_Mmc_Fat_Open192:
; i start address is: 0 (R0)
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x59F6	0x7823    LDRB	R3, [R4, #0]
0x59F8	0x702B    STRB	R3, [R5, #0]
0x59FA	0x1E76    SUBS	R6, R6, #1
0x59FC	0x1C64    ADDS	R4, R4, #1
0x59FE	0x1C6D    ADDS	R5, R5, #1
0x5A00	0x2E00    CMP	R6, #0
0x5A02	0xD1F8    BNE	L__Mmc_Fat_Open447
; i end address is: 0 (R0)
;__Lib_MmcFat16.c, 1297 :: 		
; i start address is: 0 (R0)
0x5A04	0x4B0B    LDR	R3, [PC, #44]
0x5A06	0x7018    STRB	R0, [R3, #0]
;__Lib_MmcFat16.c, 1299 :: 		
0x5A08	0xB240    SXTB	R0, R0
; i end address is: 0 (R0)
0x5A0A	0xE008    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1300 :: 		
L_Mmc_Fat_Open191:
;__Lib_MmcFat16.c, 1278 :: 		
; i start address is: 28 (R7)
0x5A0C	0x1C7B    ADDS	R3, R7, #1
; i end address is: 28 (R7)
; i start address is: 0 (R0)
0x5A0E	0xB298    UXTH	R0, R3
;__Lib_MmcFat16.c, 1301 :: 		
0x5A10	0xB287    UXTH	R7, R0
; i end address is: 0 (R0)
0x5A12	0xE7AF    B	L_Mmc_Fat_Open188
L_Mmc_Fat_Open189:
;__Lib_MmcFat16.c, 1306 :: 		
0x5A14	0x2409    MOVS	R4, #9
0x5A16	0x4B04    LDR	R3, [PC, #16]
0x5A18	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1307 :: 		
0x5A1A	0x20FE    MOVS	R0, #-2
0x5A1C	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 1308 :: 		
L_end_Mmc_Fat_Open:
0x5A1E	0xF8DDE000  LDR	LR, [SP, #0]
0x5A22	0xB01B    ADD	SP, SP, #108
0x5A24	0x4770    BX	LR
0x5A26	0xBF00    NOP
0x5A28	0x01892000  	___f16_errno+0
0x5A2C	0x04642000  	__Lib_MmcFat16_tmpBuf+0
0x5A30	0x04042000  	__Lib_MmcFat16_f16_cFD+28
0x5A34	0x04202000  	__Lib_MmcFat16_f16_currentHandle+0
0x5A38	0x04242000  	_f16_fileDesc+0
0x5A3C	0x03E82000  	__Lib_MmcFat16_f16_cFD+0
0x5A40	0x040A2000  	__Lib_MmcFat16_f16_boot+2
0x5A44	0x041C2000  	__Lib_MmcFat16_f16_boot+20
; end of _Mmc_Fat_Open
__Lib_MmcFat16_checkFileName:
;__Lib_MmcFat16.c, 134 :: 		
; fname start address is: 0 (R0)
0x3300	0xB081    SUB	SP, SP, #4
0x3302	0xF8CDE000  STR	LR, [SP, #0]
0x3306	0x4604    MOV	R4, R0
; fname end address is: 0 (R0)
; fname start address is: 16 (R4)
;__Lib_MmcFat16.c, 140 :: 		
0x3308	0x4620    MOV	R0, R4
0x330A	0xF7FFFD1B  BL	_strlen+0
; slen start address is: 8 (R2)
0x330E	0xB2C2    UXTB	R2, R0
;__Lib_MmcFat16.c, 141 :: 		
0x3310	0xB2C1    UXTB	R1, R0
0x3312	0xB911    CBNZ	R1, L___Lib_MmcFat16_checkFileName15
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 142 :: 		
0x3314	0x20FF    MOVS	R0, #-1
0x3316	0xB240    SXTB	R0, R0
0x3318	0xE040    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName15:
;__Lib_MmcFat16.c, 143 :: 		
; slen start address is: 8 (R2)
; fname start address is: 16 (R4)
0x331A	0x2A0C    CMP	R2, #12
0x331C	0xD902    BLS	L___Lib_MmcFat16_checkFileName16
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 144 :: 		
0x331E	0x20FE    MOVS	R0, #-2
0x3320	0xB240    SXTB	R0, R0
0x3322	0xE03B    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName16:
;__Lib_MmcFat16.c, 145 :: 		
; slen start address is: 8 (R2)
; fname start address is: 16 (R4)
0x3324	0x7821    LDRB	R1, [R4, #0]
0x3326	0x292E    CMP	R1, #46
0x3328	0xD102    BNE	L___Lib_MmcFat16_checkFileName17
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 146 :: 		
0x332A	0x20FD    MOVS	R0, #-3
0x332C	0xB240    SXTB	R0, R0
0x332E	0xE035    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName17:
;__Lib_MmcFat16.c, 149 :: 		
; slen start address is: 8 (R2)
; dot start address is: 24 (R6)
; fname start address is: 16 (R4)
0x3330	0x2600    MOVS	R6, #0
0x3332	0xB276    SXTB	R6, R6
;__Lib_MmcFat16.c, 150 :: 		
; pch start address is: 20 (R5)
0x3334	0x4625    MOV	R5, R4
;__Lib_MmcFat16.c, 154 :: 		
; i start address is: 12 (R3)
0x3336	0xB2D3    UXTB	R3, R2
; fname end address is: 16 (R4)
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
; i end address is: 12 (R3)
; slen end address is: 8 (R2)
0x3338	0xB2D0    UXTB	R0, R2
0x333A	0x4622    MOV	R2, R4
L___Lib_MmcFat16_checkFileName18:
; i start address is: 12 (R3)
; fname start address is: 8 (R2)
; pch start address is: 20 (R5)
; dot start address is: 24 (R6)
; slen start address is: 0 (R0)
; fname start address is: 8 (R2)
; fname end address is: 8 (R2)
0x333C	0x2B00    CMP	R3, #0
0x333E	0xD912    BLS	L___Lib_MmcFat16_checkFileName416
; fname end address is: 8 (R2)
;__Lib_MmcFat16.c, 156 :: 		
; fname start address is: 8 (R2)
0x3340	0x18D1    ADDS	R1, R2, R3
0x3342	0x7809    LDRB	R1, [R1, #0]
0x3344	0x292E    CMP	R1, #46
0x3346	0xD10B    BNE	L___Lib_MmcFat16_checkFileName21
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
;__Lib_MmcFat16.c, 158 :: 		
; dot start address is: 16 (R4)
0x3348	0x2401    MOVS	R4, #1
0x334A	0xB264    SXTB	R4, R4
;__Lib_MmcFat16.c, 159 :: 		
0x334C	0x2B08    CMP	R3, #8
0x334E	0xD902    BLS	L___Lib_MmcFat16_checkFileName22
; slen end address is: 0 (R0)
; fname end address is: 8 (R2)
; dot end address is: 16 (R4)
; i end address is: 12 (R3)
;__Lib_MmcFat16.c, 160 :: 		
0x3350	0x20FC    MOVS	R0, #-4
0x3352	0xB240    SXTB	R0, R0
0x3354	0xE022    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName22:
;__Lib_MmcFat16.c, 161 :: 		
; i start address is: 12 (R3)
; dot start address is: 16 (R4)
; fname start address is: 8 (R2)
; slen start address is: 0 (R0)
0x3356	0x1C59    ADDS	R1, R3, #1
0x3358	0xB209    SXTH	R1, R1
; i end address is: 12 (R3)
0x335A	0x1852    ADDS	R2, R2, R1
; fname end address is: 8 (R2)
; pch start address is: 8 (R2)
;__Lib_MmcFat16.c, 162 :: 		
0x335C	0xB263    SXTB	R3, R4
; dot end address is: 16 (R4)
; pch end address is: 8 (R2)
0x335E	0xE004    B	L___Lib_MmcFat16_checkFileName19
;__Lib_MmcFat16.c, 163 :: 		
L___Lib_MmcFat16_checkFileName21:
;__Lib_MmcFat16.c, 154 :: 		
; i start address is: 12 (R3)
; fname start address is: 8 (R2)
; dot start address is: 24 (R6)
; pch start address is: 20 (R5)
0x3360	0x1E5B    SUBS	R3, R3, #1
0x3362	0xB2DB    UXTB	R3, R3
;__Lib_MmcFat16.c, 164 :: 		
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
; fname end address is: 8 (R2)
; i end address is: 12 (R3)
0x3364	0xE7EA    B	L___Lib_MmcFat16_checkFileName18
L___Lib_MmcFat16_checkFileName416:
;__Lib_MmcFat16.c, 154 :: 		
0x3366	0x462A    MOV	R2, R5
0x3368	0xB273    SXTB	R3, R6
;__Lib_MmcFat16.c, 164 :: 		
L___Lib_MmcFat16_checkFileName19:
;__Lib_MmcFat16.c, 166 :: 		
; pch start address is: 8 (R2)
; dot start address is: 12 (R3)
0x336A	0x2B01    CMP	R3, #1
0x336C	0xD004    BEQ	L___Lib_MmcFat16_checkFileName415
0x336E	0x2808    CMP	R0, #8
0x3370	0xD902    BLS	L___Lib_MmcFat16_checkFileName414
; slen end address is: 0 (R0)
; pch end address is: 8 (R2)
; dot end address is: 12 (R3)
L___Lib_MmcFat16_checkFileName413:
;__Lib_MmcFat16.c, 167 :: 		
0x3372	0x20FB    MOVS	R0, #-5
0x3374	0xB240    SXTB	R0, R0
0x3376	0xE011    B	L_end_checkFileName
;__Lib_MmcFat16.c, 166 :: 		
L___Lib_MmcFat16_checkFileName415:
; dot start address is: 12 (R3)
; pch start address is: 8 (R2)
L___Lib_MmcFat16_checkFileName414:
;__Lib_MmcFat16.c, 170 :: 		
0x3378	0x2B01    CMP	R3, #1
0x337A	0xD10D    BNE	L___Lib_MmcFat16_checkFileName26
; dot end address is: 12 (R3)
;__Lib_MmcFat16.c, 172 :: 		
0x337C	0x4610    MOV	R0, R2
; pch end address is: 8 (R2)
0x337E	0xF7FFFCE1  BL	_strlen+0
; slen start address is: 8 (R2)
0x3382	0xB2C2    UXTB	R2, R0
;__Lib_MmcFat16.c, 173 :: 		
0x3384	0xB2C1    UXTB	R1, R0
0x3386	0xB911    CBNZ	R1, L___Lib_MmcFat16_checkFileName27
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 174 :: 		
0x3388	0x20F5    MOVS	R0, #-11
0x338A	0xB240    SXTB	R0, R0
0x338C	0xE006    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName27:
;__Lib_MmcFat16.c, 175 :: 		
; slen start address is: 8 (R2)
0x338E	0x2A03    CMP	R2, #3
0x3390	0xD902    BLS	L___Lib_MmcFat16_checkFileName28
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 176 :: 		
0x3392	0x20F4    MOVS	R0, #-12
0x3394	0xB240    SXTB	R0, R0
0x3396	0xE001    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName28:
;__Lib_MmcFat16.c, 177 :: 		
L___Lib_MmcFat16_checkFileName26:
;__Lib_MmcFat16.c, 179 :: 		
0x3398	0x2000    MOVS	R0, #0
0x339A	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 180 :: 		
L_end_checkFileName:
0x339C	0xF8DDE000  LDR	LR, [SP, #0]
0x33A0	0xB001    ADD	SP, SP, #4
0x33A2	0x4770    BX	LR
; end of __Lib_MmcFat16_checkFileName
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x2D44	0xB081    SUB	SP, SP, #4
0x2D46	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x2D48	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x2D4A	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x2D4C	0x4602    MOV	R2, R0
0x2D4E	0x1C40    ADDS	R0, R0, #1
0x2D50	0x7811    LDRB	R1, [R2, #0]
0x2D52	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x2D54	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x2D56	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x2D58	0x1E49    SUBS	R1, R1, #1
0x2D5A	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x2D5C	0xB001    ADD	SP, SP, #4
0x2D5E	0x4770    BX	LR
; end of _strlen
__Lib_MmcFat16_nameToUpper:
;__Lib_MmcFat16.c, 183 :: 		
; old start address is: 4 (R1)
; new start address is: 0 (R0)
0x32D0	0xB082    SUB	SP, SP, #8
0x32D2	0xF8CDE000  STR	LR, [SP, #0]
; old end address is: 4 (R1)
; new end address is: 0 (R0)
; new start address is: 0 (R0)
; old start address is: 4 (R1)
;__Lib_MmcFat16.c, 186 :: 		
; i start address is: 20 (R5)
0x32D6	0x2500    MOVS	R5, #0
; new end address is: 0 (R0)
; old end address is: 4 (R1)
; i end address is: 20 (R5)
0x32D8	0x4604    MOV	R4, R0
0x32DA	0x460B    MOV	R3, R1
L___Lib_MmcFat16_nameToUpper29:
; i start address is: 20 (R5)
; new start address is: 16 (R4)
; old start address is: 12 (R3)
; old start address is: 12 (R3)
; old end address is: 12 (R3)
; new start address is: 16 (R4)
; new end address is: 16 (R4)
0x32DC	0x2D0D    CMP	R5, #13
0x32DE	0xD20B    BCS	L___Lib_MmcFat16_nameToUpper30
; old end address is: 12 (R3)
; new end address is: 16 (R4)
;__Lib_MmcFat16.c, 187 :: 		
; new start address is: 16 (R4)
; old start address is: 12 (R3)
0x32E0	0x1962    ADDS	R2, R4, R5
0x32E2	0x9201    STR	R2, [SP, #4]
0x32E4	0x195A    ADDS	R2, R3, R5
0x32E6	0x7812    LDRB	R2, [R2, #0]
0x32E8	0xB2D0    UXTB	R0, R2
0x32EA	0xF7FFFD11  BL	_toupper+0
0x32EE	0x9A01    LDR	R2, [SP, #4]
0x32F0	0x7010    STRB	R0, [R2, #0]
;__Lib_MmcFat16.c, 186 :: 		
0x32F2	0x1C6D    ADDS	R5, R5, #1
0x32F4	0xB2ED    UXTB	R5, R5
;__Lib_MmcFat16.c, 187 :: 		
; old end address is: 12 (R3)
; new end address is: 16 (R4)
; i end address is: 20 (R5)
0x32F6	0xE7F1    B	L___Lib_MmcFat16_nameToUpper29
L___Lib_MmcFat16_nameToUpper30:
;__Lib_MmcFat16.c, 188 :: 		
L_end_nameToUpper:
0x32F8	0xF8DDE000  LDR	LR, [SP, #0]
0x32FC	0xB002    ADD	SP, SP, #8
0x32FE	0x4770    BX	LR
; end of __Lib_MmcFat16_nameToUpper
_toupper:
;__Lib_CType.c, 76 :: 		
; character start address is: 0 (R0)
0x2D10	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x2D12	0x287A    CMP	R0, #122
0x2D14	0xD808    BHI	L__toupper47
0x2D16	0x2861    CMP	R0, #97
0x2D18	0xD307    BCC	L__toupper48
L__toupper44:
;__Lib_CType.c, 78 :: 		
0x2D1A	0xF64F71DF  MOVW	R1, #65503
0x2D1E	0xB209    SXTH	R1, R1
0x2D20	0xEA000101  AND	R1, R0, R1, LSL #0
0x2D24	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x2D26	0xE7FF    B	L__toupper46
L__toupper47:
L__toupper46:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x2D28	0xE7FF    B	L__toupper45
L__toupper48:
L__toupper45:
;__Lib_CType.c, 79 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_CType.c, 80 :: 		
L_end_toupper:
0x2D2A	0xB001    ADD	SP, SP, #4
0x2D2C	0x4770    BX	LR
; end of _toupper
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x3290	0xB081    SUB	SP, SP, #4
0x3292	0x460B    MOV	R3, R1
0x3294	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x3296	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x3298	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x329A	0xB214    SXTH	R4, R2
0x329C	0x1E53    SUBS	R3, R2, #1
0x329E	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x32A0	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x32A2	0x7803    LDRB	R3, [R0, #0]
0x32A4	0x702B    STRB	R3, [R5, #0]
0x32A6	0x1C6D    ADDS	R5, R5, #1
0x32A8	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x32AA	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x32AC	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x32AE	0xB001    ADD	SP, SP, #4
0x32B0	0x4770    BX	LR
; end of _memcpy
__Lib_MmcFat16_stat:
;__Lib_MmcFat16.c, 568 :: 		
0x33A4	0xB086    SUB	SP, SP, #24
0x33A6	0xF8CDE000  STR	LR, [SP, #0]
0x33AA	0x9003    STR	R0, [SP, #12]
0x33AC	0x9104    STR	R1, [SP, #16]
;__Lib_MmcFat16.c, 571 :: 		
;__Lib_MmcFat16.c, 575 :: 		
0x33AE	0x9A03    LDR	R2, [SP, #12]
0x33B0	0xB912    CBNZ	R2, L___Lib_MmcFat16_stat83
;__Lib_MmcFat16.c, 576 :: 		
0x33B2	0x20FF    MOVS	R0, #-1
0x33B4	0xB240    SXTB	R0, R0
0x33B6	0xE072    B	L_end_stat
L___Lib_MmcFat16_stat83:
;__Lib_MmcFat16.c, 579 :: 		
0x33B8	0x9803    LDR	R0, [SP, #12]
0x33BA	0xF7FFFC35  BL	__Lib_MmcFat16_f16_normalize+0
;__Lib_MmcFat16.c, 582 :: 		
0x33BE	0x4A3A    LDR	R2, [PC, #232]
0x33C0	0x6813    LDR	R3, [R2, #0]
0x33C2	0x4A3A    LDR	R2, [PC, #232]
0x33C4	0x6812    LDR	R2, [R2, #0]
0x33C6	0x429A    CMP	R2, R3
0x33C8	0xD104    BNE	L___Lib_MmcFat16_stat84
;__Lib_MmcFat16.c, 583 :: 		
0x33CA	0x4A39    LDR	R2, [PC, #228]
0x33CC	0x8812    LDRH	R2, [R2, #0]
0x33CE	0xF8AD2006  STRH	R2, [SP, #6]
0x33D2	0xE006    B	L___Lib_MmcFat16_stat85
L___Lib_MmcFat16_stat84:
;__Lib_MmcFat16.c, 585 :: 		
0x33D4	0x4A37    LDR	R2, [PC, #220]
0x33D6	0x8813    LDRH	R3, [R2, #0]
0x33D8	0x4A37    LDR	R2, [PC, #220]
0x33DA	0x8812    LDRH	R2, [R2, #0]
0x33DC	0x435A    MULS	R2, R3, R2
0x33DE	0xF8AD2006  STRH	R2, [SP, #6]
L___Lib_MmcFat16_stat85:
;__Lib_MmcFat16.c, 588 :: 		
0x33E2	0x4A32    LDR	R2, [PC, #200]
0x33E4	0x6812    LDR	R2, [R2, #0]
0x33E6	0x9205    STR	R2, [SP, #20]
;__Lib_MmcFat16.c, 589 :: 		
0x33E8	0x4A34    LDR	R2, [PC, #208]
0x33EA	0x9202    STR	R2, [SP, #8]
;__Lib_MmcFat16.c, 591 :: 		
0x33EC	0x9805    LDR	R0, [SP, #20]
0x33EE	0xF7FFFC83  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 592 :: 		
0x33F2	0x2301    MOVS	R3, #1
0x33F4	0x4A32    LDR	R2, [PC, #200]
0x33F6	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 593 :: 		
0x33F8	0x4830    LDR	R0, [PC, #192]
0x33FA	0xF7FEFFF3  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 594 :: 		
0x33FE	0x2200    MOVS	R2, #0
0x3400	0xF8AD2004  STRH	R2, [SP, #4]
L___Lib_MmcFat16_stat86:
0x3404	0xF8BD3006  LDRH	R3, [SP, #6]
0x3408	0xF8BD2004  LDRH	R2, [SP, #4]
0x340C	0x429A    CMP	R2, R3
0x340E	0xD23B    BCS	L___Lib_MmcFat16_stat87
;__Lib_MmcFat16.c, 597 :: 		
0x3410	0x220B    MOVS	R2, #11
0x3412	0xB212    SXTH	R2, R2
0x3414	0x9903    LDR	R1, [SP, #12]
0x3416	0x9802    LDR	R0, [SP, #8]
0x3418	0xF7FEFA7C  BL	_memcmp+0
0x341C	0xB9F0    CBNZ	R0, L___Lib_MmcFat16_stat89
;__Lib_MmcFat16.c, 599 :: 		
0x341E	0xF7FEFA93  BL	_Mmc_Multi_Read_Stop+0
0x3422	0xB128    CBZ	R0, L___Lib_MmcFat16_stat90
;__Lib_MmcFat16.c, 601 :: 		
0x3424	0x2310    MOVS	R3, #16
0x3426	0x4A27    LDR	R2, [PC, #156]
0x3428	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 602 :: 		
0x342A	0x20FF    MOVS	R0, #-1
0x342C	0xB240    SXTB	R0, R0
0x342E	0xE036    B	L_end_stat
;__Lib_MmcFat16.c, 603 :: 		
L___Lib_MmcFat16_stat90:
;__Lib_MmcFat16.c, 605 :: 		
0x3430	0x9A04    LDR	R2, [SP, #16]
0x3432	0xB182    CBZ	R2, L___Lib_MmcFat16_stat91
;__Lib_MmcFat16.c, 608 :: 		
0x3434	0x9904    LDR	R1, [SP, #16]
0x3436	0x9802    LDR	R0, [SP, #8]
0x3438	0xF7FEF9A0  BL	__Lib_MmcFat16_f16_DirentToDir+0
;__Lib_MmcFat16.c, 609 :: 		
0x343C	0x9A04    LDR	R2, [SP, #16]
0x343E	0xF2020324  ADDW	R3, R2, #36
0x3442	0x9A05    LDR	R2, [SP, #20]
0x3444	0x601A    STR	R2, [R3, #0]
;__Lib_MmcFat16.c, 610 :: 		
0x3446	0x9A04    LDR	R2, [SP, #16]
0x3448	0xF2020428  ADDW	R4, R2, #40
0x344C	0x9B02    LDR	R3, [SP, #8]
0x344E	0x4A1B    LDR	R2, [PC, #108]
0x3450	0x1A9A    SUB	R2, R3, R2
0x3452	0x0952    LSRS	R2, R2, #5
0x3454	0x8022    STRH	R2, [R4, #0]
;__Lib_MmcFat16.c, 611 :: 		
L___Lib_MmcFat16_stat91:
;__Lib_MmcFat16.c, 612 :: 		
0x3456	0x2000    MOVS	R0, #0
0x3458	0xB240    SXTB	R0, R0
0x345A	0xE020    B	L_end_stat
;__Lib_MmcFat16.c, 613 :: 		
L___Lib_MmcFat16_stat89:
;__Lib_MmcFat16.c, 614 :: 		
0x345C	0x9A02    LDR	R2, [SP, #8]
0x345E	0xF2020320  ADDW	R3, R2, #32
0x3462	0x9302    STR	R3, [SP, #8]
;__Lib_MmcFat16.c, 615 :: 		
0x3464	0x4A18    LDR	R2, [PC, #96]
0x3466	0x6812    LDR	R2, [R2, #0]
0x3468	0x4293    CMP	R3, R2
0x346A	0xD107    BNE	L___Lib_MmcFat16_stat92
;__Lib_MmcFat16.c, 617 :: 		
0x346C	0x9A05    LDR	R2, [SP, #20]
0x346E	0x1C52    ADDS	R2, R2, #1
0x3470	0x9205    STR	R2, [SP, #20]
;__Lib_MmcFat16.c, 618 :: 		
0x3472	0x4A12    LDR	R2, [PC, #72]
0x3474	0x9202    STR	R2, [SP, #8]
;__Lib_MmcFat16.c, 619 :: 		
0x3476	0x4811    LDR	R0, [PC, #68]
0x3478	0xF7FEFFB4  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 620 :: 		
L___Lib_MmcFat16_stat92:
;__Lib_MmcFat16.c, 594 :: 		
0x347C	0xF8BD2004  LDRH	R2, [SP, #4]
0x3480	0x1C52    ADDS	R2, R2, #1
0x3482	0xF8AD2004  STRH	R2, [SP, #4]
;__Lib_MmcFat16.c, 621 :: 		
0x3486	0xE7BD    B	L___Lib_MmcFat16_stat86
L___Lib_MmcFat16_stat87:
;__Lib_MmcFat16.c, 623 :: 		
0x3488	0xF7FEFA5E  BL	_Mmc_Multi_Read_Stop+0
0x348C	0xB128    CBZ	R0, L___Lib_MmcFat16_stat93
;__Lib_MmcFat16.c, 625 :: 		
0x348E	0x2310    MOVS	R3, #16
0x3490	0x4A0C    LDR	R2, [PC, #48]
0x3492	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 626 :: 		
0x3494	0x20FF    MOVS	R0, #-1
0x3496	0xB240    SXTB	R0, R0
0x3498	0xE001    B	L_end_stat
;__Lib_MmcFat16.c, 627 :: 		
L___Lib_MmcFat16_stat93:
;__Lib_MmcFat16.c, 630 :: 		
0x349A	0x20FF    MOVS	R0, #-1
0x349C	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 631 :: 		
L_end_stat:
0x349E	0xF8DDE000  LDR	LR, [SP, #0]
0x34A2	0xB006    ADD	SP, SP, #24
0x34A4	0x4770    BX	LR
0x34A6	0xBF00    NOP
0x34A8	0x04182000  	__Lib_MmcFat16_f16_boot+16
0x34AC	0x06982000  	__Lib_MmcFat16_f16_currentDir+0
0x34B0	0x04102000  	__Lib_MmcFat16_f16_boot+8
0x34B4	0x04722000  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x34B8	0x040A2000  	__Lib_MmcFat16_f16_boot+2
0x34BC	0x04742000  	_f16_sector+0
0x34C0	0x06742000  	_f16_sector+512
0x34C4	0x01892000  	___f16_errno+0
0x34C8	0x069C2000  	__Lib_MmcFat16_f16_sectBuffEnd+0
; end of __Lib_MmcFat16_stat
__Lib_MmcFat16_f16_normalize:
;__Lib_MmcFat16.c, 87 :: 		
; s start address is: 0 (R0)
0x2C28	0xB087    SUB	SP, SP, #28
0x2C2A	0xF8CDE000  STR	LR, [SP, #0]
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 93 :: 		
0x2C2E	0xA904    ADD	R1, SP, #16
; ptr start address is: 20 (R5)
0x2C30	0x460D    MOV	R5, R1
;__Lib_MmcFat16.c, 94 :: 		
; olds start address is: 16 (R4)
0x2C32	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 95 :: 		
0x2C34	0x9401    STR	R4, [SP, #4]
0x2C36	0x9502    STR	R5, [SP, #8]
0x2C38	0x9003    STR	R0, [SP, #12]
0x2C3A	0x220B    MOVS	R2, #11
0x2C3C	0xB212    SXTH	R2, R2
0x2C3E	0x4608    MOV	R0, R1
0x2C40	0x2120    MOVS	R1, #32
0x2C42	0xF000FF35  BL	_memset+0
; olds end address is: 16 (R4)
; ptr end address is: 20 (R5)
; s end address is: 0 (R0)
0x2C46	0x9803    LDR	R0, [SP, #12]
0x2C48	0x9D02    LDR	R5, [SP, #8]
0x2C4A	0x9C01    LDR	R4, [SP, #4]
0x2C4C	0x4606    MOV	R6, R0
;__Lib_MmcFat16.c, 96 :: 		
L___Lib_MmcFat16_f16_normalize0:
; olds start address is: 16 (R4)
; ptr start address is: 20 (R5)
; s start address is: 24 (R6)
0x2C4E	0x7831    LDRB	R1, [R6, #0]
0x2C50	0xB131    CBZ	R1, L___Lib_MmcFat16_f16_normalize408
0x2C52	0x7831    LDRB	R1, [R6, #0]
0x2C54	0xB2C8    UXTB	R0, R1
0x2C56	0xF7FDFF83  BL	_isspace+0
0x2C5A	0xB108    CBZ	R0, L___Lib_MmcFat16_f16_normalize407
L___Lib_MmcFat16_f16_normalize406:
;__Lib_MmcFat16.c, 98 :: 		
0x2C5C	0x1C76    ADDS	R6, R6, #1
;__Lib_MmcFat16.c, 99 :: 		
0x2C5E	0xE7F6    B	L___Lib_MmcFat16_f16_normalize0
;__Lib_MmcFat16.c, 96 :: 		
L___Lib_MmcFat16_f16_normalize408:
L___Lib_MmcFat16_f16_normalize407:
;__Lib_MmcFat16.c, 100 :: 		
0x2C60	0x4923    LDR	R1, [PC, #140]
0x2C62	0x4630    MOV	R0, R6
0x2C64	0xF7FDFED6  BL	_strcmp+0
0x2C68	0xB938    CBNZ	R0, L___Lib_MmcFat16_f16_normalize4
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
;__Lib_MmcFat16.c, 102 :: 		
0x2C6A	0xAA04    ADD	R2, SP, #16
0x2C6C	0x212E    MOVS	R1, #46
0x2C6E	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 103 :: 		
0x2C70	0x1C52    ADDS	R2, R2, #1
0x2C72	0x212E    MOVS	R1, #46
0x2C74	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 104 :: 		
0x2C76	0x4620    MOV	R0, R4
0x2C78	0xE030    B	L___Lib_MmcFat16_f16_normalize5
L___Lib_MmcFat16_f16_normalize4:
;__Lib_MmcFat16.c, 105 :: 		
; s start address is: 24 (R6)
; ptr start address is: 20 (R5)
0x2C7A	0x491E    LDR	R1, [PC, #120]
0x2C7C	0x4630    MOV	R0, R6
0x2C7E	0xF7FDFEC9  BL	_strcmp+0
0x2C82	0xB920    CBNZ	R0, L___Lib_MmcFat16_f16_normalize6
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
;__Lib_MmcFat16.c, 107 :: 		
0x2C84	0xAA04    ADD	R2, SP, #16
0x2C86	0x212E    MOVS	R1, #46
0x2C88	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 108 :: 		
0x2C8A	0x4620    MOV	R0, R4
0x2C8C	0xE026    B	L___Lib_MmcFat16_f16_normalize7
L___Lib_MmcFat16_f16_normalize6:
;__Lib_MmcFat16.c, 111 :: 		
; s start address is: 24 (R6)
; ptr start address is: 20 (R5)
0x2C8E	0x4622    MOV	R2, R4
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
0x2C90	0x462C    MOV	R4, R5
0x2C92	0x4633    MOV	R3, R6
L___Lib_MmcFat16_f16_normalize8:
; olds end address is: 16 (R4)
; s start address is: 12 (R3)
; ptr start address is: 16 (R4)
; olds start address is: 8 (R2)
0x2C94	0x7819    LDRB	R1, [R3, #0]
0x2C96	0xB171    CBZ	R1, L___Lib_MmcFat16_f16_normalize411
0x2C98	0x7819    LDRB	R1, [R3, #0]
0x2C9A	0xB2C8    UXTB	R0, R1
0x2C9C	0xF7FDFF60  BL	_isspace+0
0x2CA0	0xB948    CBNZ	R0, L___Lib_MmcFat16_f16_normalize410
0x2CA2	0x7819    LDRB	R1, [R3, #0]
0x2CA4	0x292E    CMP	R1, #46
0x2CA6	0xD006    BEQ	L___Lib_MmcFat16_f16_normalize409
L___Lib_MmcFat16_f16_normalize405:
;__Lib_MmcFat16.c, 113 :: 		
0x2CA8	0x7819    LDRB	R1, [R3, #0]
0x2CAA	0x7021    STRB	R1, [R4, #0]
0x2CAC	0x1C61    ADDS	R1, R4, #1
; ptr end address is: 16 (R4)
; ptr start address is: 0 (R0)
0x2CAE	0x4608    MOV	R0, R1
0x2CB0	0x1C5B    ADDS	R3, R3, #1
;__Lib_MmcFat16.c, 114 :: 		
; ptr end address is: 0 (R0)
0x2CB2	0x4604    MOV	R4, R0
0x2CB4	0xE7EE    B	L___Lib_MmcFat16_f16_normalize8
;__Lib_MmcFat16.c, 111 :: 		
L___Lib_MmcFat16_f16_normalize411:
L___Lib_MmcFat16_f16_normalize410:
L___Lib_MmcFat16_f16_normalize409:
;__Lib_MmcFat16.c, 115 :: 		
0x2CB6	0x7819    LDRB	R1, [R3, #0]
0x2CB8	0x292E    CMP	R1, #46
0x2CBA	0xD101    BNE	L___Lib_MmcFat16_f16_normalize412
;__Lib_MmcFat16.c, 117 :: 		
0x2CBC	0x1C58    ADDS	R0, R3, #1
; s end address is: 12 (R3)
; s start address is: 0 (R0)
; s end address is: 0 (R0)
;__Lib_MmcFat16.c, 118 :: 		
0x2CBE	0xE000    B	L___Lib_MmcFat16_f16_normalize12
L___Lib_MmcFat16_f16_normalize412:
;__Lib_MmcFat16.c, 115 :: 		
0x2CC0	0x4618    MOV	R0, R3
;__Lib_MmcFat16.c, 118 :: 		
L___Lib_MmcFat16_f16_normalize12:
;__Lib_MmcFat16.c, 119 :: 		
; s start address is: 0 (R0)
0x2CC2	0xAB04    ADD	R3, SP, #16
0x2CC4	0x3308    ADDS	R3, #8
; ptr start address is: 12 (R3)
; olds end address is: 8 (R2)
; s end address is: 0 (R0)
; ptr end address is: 12 (R3)
0x2CC6	0x9001    STR	R0, [SP, #4]
0x2CC8	0x4610    MOV	R0, R2
0x2CCA	0x9A01    LDR	R2, [SP, #4]
;__Lib_MmcFat16.c, 120 :: 		
L___Lib_MmcFat16_f16_normalize13:
; ptr start address is: 12 (R3)
; s start address is: 8 (R2)
; olds start address is: 0 (R0)
0x2CCC	0x7811    LDRB	R1, [R2, #0]
0x2CCE	0x2920    CMP	R1, #32
0x2CD0	0xD904    BLS	L___Lib_MmcFat16_f16_normalize14
;__Lib_MmcFat16.c, 122 :: 		
0x2CD2	0x7811    LDRB	R1, [R2, #0]
0x2CD4	0x7019    STRB	R1, [R3, #0]
0x2CD6	0x1C5B    ADDS	R3, R3, #1
0x2CD8	0x1C52    ADDS	R2, R2, #1
;__Lib_MmcFat16.c, 123 :: 		
; ptr end address is: 12 (R3)
; s end address is: 8 (R2)
0x2CDA	0xE7F7    B	L___Lib_MmcFat16_f16_normalize13
L___Lib_MmcFat16_f16_normalize14:
;__Lib_MmcFat16.c, 124 :: 		
L___Lib_MmcFat16_f16_normalize7:
; olds end address is: 0 (R0)
; olds start address is: 0 (R0)
; olds end address is: 0 (R0)
L___Lib_MmcFat16_f16_normalize5:
;__Lib_MmcFat16.c, 126 :: 		
; olds start address is: 0 (R0)
0x2CDC	0xA904    ADD	R1, SP, #16
0x2CDE	0x220B    MOVS	R2, #11
0x2CE0	0xB212    SXTH	R2, R2
; olds end address is: 0 (R0)
0x2CE2	0xF000FAD5  BL	_memcpy+0
;__Lib_MmcFat16.c, 127 :: 		
L_end_f16_normalize:
0x2CE6	0xF8DDE000  LDR	LR, [SP, #0]
0x2CEA	0xB007    ADD	SP, SP, #28
0x2CEC	0x4770    BX	LR
0x2CEE	0xBF00    NOP
0x2CF0	0x008C2000  	?lstr1___Lib_MmcFat16+0
0x2CF4	0x008F2000  	?lstr2___Lib_MmcFat16+0
; end of __Lib_MmcFat16_f16_normalize
_isspace:
;__Lib_CType.c, 35 :: 		
; character start address is: 0 (R0)
0x0B60	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 36 :: 		
0x0B62	0x2820    CMP	R0, #32
0x0B64	0xD006    BEQ	L_isspace15
0x0B66	0x280D    CMP	R0, #13
0x0B68	0xD802    BHI	L__isspace38
0x0B6A	0x2809    CMP	R0, #9
0x0B6C	0xD300    BCC	L__isspace37
; character end address is: 0 (R0)
0x0B6E	0xE001    B	L_isspace15
L__isspace38:
L__isspace37:
0x0B70	0x2100    MOVS	R1, #0
0x0B72	0xE000    B	L_isspace14
L_isspace15:
0x0B74	0x2101    MOVS	R1, #1
L_isspace14:
0x0B76	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 37 :: 		
L_end_isspace:
0x0B78	0xB001    ADD	SP, SP, #4
0x0B7A	0x4770    BX	LR
; end of _isspace
_strcmp:
;__Lib_CString.c, 122 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x0A14	0xB081    SUB	SP, SP, #4
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
0x0A16	0x9100    STR	R1, [SP, #0]
; s1 end address is: 0 (R0)
; s2 end address is: 4 (R1)
0x0A18	0x4601    MOV	R1, R0
0x0A1A	0x9800    LDR	R0, [SP, #0]
;__Lib_CString.c, 124 :: 		
L_strcmp30:
; s2 start address is: 0 (R0)
; s1 start address is: 4 (R1)
0x0A1C	0x780A    LDRB	R2, [R1, #0]
0x0A1E	0xB132    CBZ	R2, L__strcmp90
0x0A20	0x780B    LDRB	R3, [R1, #0]
0x0A22	0x7802    LDRB	R2, [R0, #0]
0x0A24	0x4293    CMP	R3, R2
0x0A26	0xD102    BNE	L__strcmp89
L__strcmp88:
;__Lib_CString.c, 125 :: 		
0x0A28	0x1C49    ADDS	R1, R1, #1
0x0A2A	0x1C40    ADDS	R0, R0, #1
0x0A2C	0xE7F6    B	L_strcmp30
;__Lib_CString.c, 124 :: 		
L__strcmp90:
L__strcmp89:
;__Lib_CString.c, 127 :: 		
0x0A2E	0x780B    LDRB	R3, [R1, #0]
; s1 end address is: 4 (R1)
0x0A30	0x7802    LDRB	R2, [R0, #0]
; s2 end address is: 0 (R0)
0x0A32	0x1A9A    SUB	R2, R3, R2
0x0A34	0xB210    SXTH	R0, R2
;__Lib_CString.c, 128 :: 		
L_end_strcmp:
0x0A36	0xB001    ADD	SP, SP, #4
0x0A38	0x4770    BX	LR
; end of _strcmp
_Mmc_Multi_Read_Start:
;__Lib_Mmc_SDIO.c, 121 :: 		
; sector start address is: 0 (R0)
0x2CF8	0xB081    SUB	SP, SP, #4
0x2CFA	0xF8CDE000  STR	LR, [SP, #0]
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 122 :: 		
; sector end address is: 0 (R0)
0x2CFE	0x4C03    LDR	R4, [PC, #12]
0x2D00	0x6824    LDR	R4, [R4, #0]
0x2D02	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 123 :: 		
L_end_Mmc_Multi_Read_Start:
0x2D04	0xF8DDE000  LDR	LR, [SP, #0]
0x2D08	0xB001    ADD	SP, SP, #4
0x2D0A	0x4770    BX	LR
0x2D0C	0x00AC2000  	__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr+0
; end of _Mmc_Multi_Read_Start
__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI:
;__Lib_Mmc_SDIO.c, 610 :: 		
; sector start address is: 0 (R0)
0x0530	0xB081    SUB	SP, SP, #4
0x0532	0xF8CDE000  STR	LR, [SP, #0]
0x0536	0x4602    MOV	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 614 :: 		
0x0538	0xF002FE02  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 616 :: 		
0x053C	0x490A    LDR	R1, [PC, #40]
0x053E	0x7809    LDRB	R1, [R1, #0]
0x0540	0x2904    CMP	R1, #4
0x0542	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI63
;__Lib_Mmc_SDIO.c, 617 :: 		
; byte_start start address is: 0 (R0)
0x0544	0x4610    MOV	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x0546	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI64
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI63:
;__Lib_Mmc_SDIO.c, 619 :: 		
; sector start address is: 8 (R2)
0x0548	0x0250    LSLS	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI64:
;__Lib_Mmc_SDIO.c, 622 :: 		
; byte_start start address is: 0 (R0)
0x054A	0x22FF    MOVS	R2, #255
0x054C	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x054E	0x2012    MOVS	R0, #18
0x0550	0xF002FE00  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
;__Lib_Mmc_SDIO.c, 623 :: 		
0x0554	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI65
;__Lib_Mmc_SDIO.c, 625 :: 		
0x0556	0xF002FC1F  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 626 :: 		
0x055A	0x2001    MOVS	R0, #1
0x055C	0xE000    B	L_end_Mmc_Multi_Read_Start_SPI
;__Lib_Mmc_SDIO.c, 627 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI65:
;__Lib_Mmc_SDIO.c, 628 :: 		
0x055E	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 629 :: 		
L_end_Mmc_Multi_Read_Start_SPI:
0x0560	0xF8DDE000  LDR	LR, [SP, #0]
0x0564	0xB001    ADD	SP, SP, #4
0x0566	0x4770    BX	LR
0x0568	0x00912000  	__Lib_Mmc_SDIO_cardType+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI:
;__Lib_Mmc_SDIO.c, 691 :: 		
; sector start address is: 0 (R0)
0x04E0	0xB081    SUB	SP, SP, #4
0x04E2	0xF8CDE000  STR	LR, [SP, #0]
0x04E6	0x4602    MOV	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 695 :: 		
0x04E8	0xF002FE2A  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 697 :: 		
0x04EC	0x490E    LDR	R1, [PC, #56]
0x04EE	0x7809    LDRB	R1, [R1, #0]
0x04F0	0x2904    CMP	R1, #4
0x04F2	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI78
;__Lib_Mmc_SDIO.c, 698 :: 		
; byte_start start address is: 0 (R0)
0x04F4	0x4610    MOV	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x04F6	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI79
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI78:
;__Lib_Mmc_SDIO.c, 700 :: 		
; sector start address is: 8 (R2)
0x04F8	0x0250    LSLS	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI79:
;__Lib_Mmc_SDIO.c, 703 :: 		
; byte_start start address is: 0 (R0)
0x04FA	0x22FF    MOVS	R2, #255
0x04FC	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x04FE	0x2019    MOVS	R0, #25
0x0500	0xF002FE28  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x0504	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI80
;__Lib_Mmc_SDIO.c, 705 :: 		
0x0506	0xF002FC47  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 706 :: 		
0x050A	0x2001    MOVS	R0, #1
0x050C	0xE008    B	L_end_Mmc_Multi_Write_Start_SPI
;__Lib_Mmc_SDIO.c, 707 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI80:
;__Lib_Mmc_SDIO.c, 711 :: 		
0x050E	0x20FF    MOVS	R0, #255
0x0510	0x4C06    LDR	R4, [PC, #24]
0x0512	0x6824    LDR	R4, [R4, #0]
0x0514	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 712 :: 		
0x0516	0x20FF    MOVS	R0, #255
0x0518	0x4C04    LDR	R4, [PC, #16]
0x051A	0x6824    LDR	R4, [R4, #0]
0x051C	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 713 :: 		
0x051E	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 715 :: 		
L_end_Mmc_Multi_Write_Start_SPI:
0x0520	0xF8DDE000  LDR	LR, [SP, #0]
0x0524	0xB001    ADD	SP, SP, #4
0x0526	0x4770    BX	LR
0x0528	0x00912000  	__Lib_Mmc_SDIO_cardType+0
0x052C	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO:
;__Lib_Mmc_SDIO.c, 2446 :: 		
; sector start address is: 0 (R0)
0x0708	0xB081    SUB	SP, SP, #4
0x070A	0xF8CDE000  STR	LR, [SP, #0]
0x070E	0x4604    MOV	R4, R0
; sector end address is: 0 (R0)
; sector start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2448 :: 		
;__Lib_Mmc_SDIO.c, 2453 :: 		
0x0710	0x2001    MOVS	R0, #1
0x0712	0xF000FE0F  BL	_SDIO_StartSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2456 :: 		
0x0716	0x2001    MOVS	R0, #1
0x0718	0xF000FE14  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2459 :: 		
0x071C	0x2001    MOVS	R0, #1
0x071E	0xF7FFFEBB  BL	_SDIO_SetSDIOReadWaitMode+0
;__Lib_Mmc_SDIO.c, 2462 :: 		
0x0722	0x2001    MOVS	R0, #1
0x0724	0xF002F820  BL	_SDIO_SetSDIOOperation+0
;__Lib_Mmc_SDIO.c, 2465 :: 		
0x0728	0x4A40    LDR	R2, [PC, #256]
0x072A	0x4941    LDR	R1, [PC, #260]
0x072C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2466 :: 		
0x072E	0x2200    MOVS	R2, #0
0x0730	0x4940    LDR	R1, [PC, #256]
0x0732	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2467 :: 		
0x0734	0xF04F0200  MOV	R2, #0
0x0738	0x493F    LDR	R1, [PC, #252]
0x073A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2468 :: 		
0x073C	0xF04F0200  MOV	R2, #0
0x0740	0x493E    LDR	R1, [PC, #248]
0x0742	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2469 :: 		
0x0744	0xF04F0200  MOV	R2, #0
0x0748	0x493D    LDR	R1, [PC, #244]
0x074A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2470 :: 		
0x074C	0xF04F0200  MOV	R2, #0
0x0750	0x493C    LDR	R1, [PC, #240]
0x0752	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2471 :: 		
0x0754	0x4836    LDR	R0, [PC, #216]
0x0756	0xF7FFFD3D  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2472 :: 		
0x075A	0x2000    MOVS	R0, #0
0x075C	0xF000F952  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2474 :: 		
0x0760	0x4939    LDR	R1, [PC, #228]
0x0762	0x6809    LDR	R1, [R1, #0]
0x0764	0xF0017100  AND	R1, R1, #33554432
0x0768	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO311
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2476 :: 		
0x076A	0x2001    MOVS	R0, #1
0x076C	0xE05A    B	L_end_Mmc_Multi_Read_Start_SDIO
;__Lib_Mmc_SDIO.c, 2477 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO311:
;__Lib_Mmc_SDIO.c, 2479 :: 		
; sector start address is: 16 (R4)
0x076E	0x4937    LDR	R1, [PC, #220]
0x0770	0x6809    LDR	R1, [R1, #0]
0x0772	0x2902    CMP	R1, #2
0x0774	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO312
;__Lib_Mmc_SDIO.c, 2481 :: 		
; addr start address is: 0 (R0)
0x0776	0x4620    MOV	R0, R4
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2482 :: 		
0x0778	0x4604    MOV	R4, R0
; addr end address is: 0 (R0)
0x077A	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO313
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO312:
;__Lib_Mmc_SDIO.c, 2484 :: 		
; sector start address is: 16 (R4)
0x077C	0x0264    LSLS	R4, R4, #9
; sector end address is: 16 (R4)
; addr start address is: 16 (R4)
; addr end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO313:
;__Lib_Mmc_SDIO.c, 2487 :: 		
; addr start address is: 16 (R4)
0x077E	0xF2402200  MOVW	R2, #512
0x0782	0x4933    LDR	R1, [PC, #204]
0x0784	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2488 :: 		
0x0786	0x2210    MOVS	R2, #16
0x0788	0x4932    LDR	R1, [PC, #200]
0x078A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2489 :: 		
0x078C	0xF04F0240  MOV	R2, #64
0x0790	0x4931    LDR	R1, [PC, #196]
0x0792	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2490 :: 		
0x0794	0xF04F0200  MOV	R2, #0
0x0798	0x4930    LDR	R1, [PC, #192]
0x079A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2491 :: 		
0x079C	0xF44F6280  MOV	R2, #1024
0x07A0	0x492F    LDR	R1, [PC, #188]
0x07A2	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2492 :: 		
0x07A4	0x482A    LDR	R0, [PC, #168]
0x07A6	0xF000FAFB  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2494 :: 		
0x07AA	0x2010    MOVS	R0, #16
0x07AC	0xF000FA02  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x07B0	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO314
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2496 :: 		
0x07B2	0x2001    MOVS	R0, #1
0x07B4	0xE036    B	L_end_Mmc_Multi_Read_Start_SDIO
;__Lib_Mmc_SDIO.c, 2497 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO314:
;__Lib_Mmc_SDIO.c, 2500 :: 		
; addr start address is: 16 (R4)
0x07B6	0x4926    LDR	R1, [PC, #152]
0x07B8	0x600C    STR	R4, [R1, #0]
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2501 :: 		
0x07BA	0x2212    MOVS	R2, #18
0x07BC	0x4925    LDR	R1, [PC, #148]
0x07BE	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2502 :: 		
0x07C0	0xF04F0240  MOV	R2, #64
0x07C4	0x4924    LDR	R1, [PC, #144]
0x07C6	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2503 :: 		
0x07C8	0xF04F0200  MOV	R2, #0
0x07CC	0x4923    LDR	R1, [PC, #140]
0x07CE	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2504 :: 		
0x07D0	0xF44F6280  MOV	R2, #1024
0x07D4	0x4922    LDR	R1, [PC, #136]
0x07D6	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2505 :: 		
0x07D8	0x481D    LDR	R0, [PC, #116]
0x07DA	0xF000FAE1  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2507 :: 		
0x07DE	0x2012    MOVS	R0, #18
0x07E0	0xF000F9E8  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x07E4	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO315
;__Lib_Mmc_SDIO.c, 2509 :: 		
0x07E6	0x2001    MOVS	R0, #1
0x07E8	0xE01C    B	L_end_Mmc_Multi_Read_Start_SDIO
;__Lib_Mmc_SDIO.c, 2510 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO315:
;__Lib_Mmc_SDIO.c, 2514 :: 		
0x07EA	0x2000    MOVS	R0, #0
0x07EC	0xF000FDAA  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2516 :: 		
0x07F0	0x4A0E    LDR	R2, [PC, #56]
0x07F2	0x490F    LDR	R1, [PC, #60]
0x07F4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2517 :: 		
0x07F6	0xF06F427E  MVN	R2, #-33554432
0x07FA	0x490E    LDR	R1, [PC, #56]
0x07FC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2518 :: 		
0x07FE	0x2290    MOVS	R2, #144
0x0800	0x490D    LDR	R1, [PC, #52]
0x0802	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2519 :: 		
0x0804	0xF04F0202  MOV	R2, #2
0x0808	0x490C    LDR	R1, [PC, #48]
0x080A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2520 :: 		
0x080C	0xF04F0200  MOV	R2, #0
0x0810	0x490B    LDR	R1, [PC, #44]
0x0812	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2521 :: 		
0x0814	0xF04F0201  MOV	R2, #1
0x0818	0x490A    LDR	R1, [PC, #40]
0x081A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2522 :: 		
0x081C	0x4804    LDR	R0, [PC, #16]
0x081E	0xF7FFFCD9  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2524 :: 		
0x0822	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2525 :: 		
L_end_Mmc_Multi_Read_Start_SDIO:
0x0824	0xF8DDE000  LDR	LR, [SP, #0]
0x0828	0xB001    ADD	SP, SP, #4
0x082A	0x4770    BX	LR
0x082C	0xFFFF000F  	#1048575
0x0830	0x06AC2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x0834	0x06B02000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x0838	0x06B42000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x083C	0x06B82000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x0840	0x06BC2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x0844	0x06C02000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x0848	0x2C144001  	SDIO_RESP1+0
0x084C	0x009C2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x0850	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x0854	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x0858	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x085C	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x0860	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO
_SDIO_SetSDIOReadWaitMode:
;__Lib_SDIO.c, 873 :: 		
; readWaitMode start address is: 0 (R0)
0x0498	0xB081    SUB	SP, SP, #4
; readWaitMode end address is: 0 (R0)
; readWaitMode start address is: 0 (R0)
;__Lib_SDIO.c, 875 :: 		
0x049A	0x4902    LDR	R1, [PC, #8]
0x049C	0x6008    STR	R0, [R1, #0]
; readWaitMode end address is: 0 (R0)
;__Lib_SDIO.c, 877 :: 		
L_end_SDIO_SetSDIOReadWaitMode:
0x049E	0xB001    ADD	SP, SP, #4
0x04A0	0x4770    BX	LR
0x04A2	0xBF00    NOP
0x04A4	0x85A84225  	SDIO_DCTRL+0
; end of _SDIO_SetSDIOReadWaitMode
__Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO:
;__Lib_Mmc_SDIO.c, 2641 :: 		
; sector start address is: 0 (R0)
0x0580	0xB081    SUB	SP, SP, #4
0x0582	0xF8CDE000  STR	LR, [SP, #0]
0x0586	0x4604    MOV	R4, R0
; sector end address is: 0 (R0)
; sector start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2642 :: 		
;__Lib_Mmc_SDIO.c, 2645 :: 		
0x0588	0x4A4F    LDR	R2, [PC, #316]
0x058A	0x4950    LDR	R1, [PC, #320]
0x058C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2646 :: 		
0x058E	0x2200    MOVS	R2, #0
0x0590	0x494F    LDR	R1, [PC, #316]
0x0592	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2647 :: 		
0x0594	0xF04F0200  MOV	R2, #0
0x0598	0x494E    LDR	R1, [PC, #312]
0x059A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2648 :: 		
0x059C	0xF04F0200  MOV	R2, #0
0x05A0	0x494D    LDR	R1, [PC, #308]
0x05A2	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2649 :: 		
0x05A4	0xF04F0200  MOV	R2, #0
0x05A8	0x494C    LDR	R1, [PC, #304]
0x05AA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2650 :: 		
0x05AC	0xF04F0200  MOV	R2, #0
0x05B0	0x494B    LDR	R1, [PC, #300]
0x05B2	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2651 :: 		
0x05B4	0x4845    LDR	R0, [PC, #276]
0x05B6	0xF7FFFE0D  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2652 :: 		
0x05BA	0x2000    MOVS	R0, #0
0x05BC	0xF000FA22  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2654 :: 		
0x05C0	0x4948    LDR	R1, [PC, #288]
0x05C2	0x6809    LDR	R1, [R1, #0]
0x05C4	0xF0017100  AND	R1, R1, #33554432
0x05C8	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO339
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2657 :: 		
0x05CA	0x2001    MOVS	R0, #1
0x05CC	0xE077    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2658 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO339:
;__Lib_Mmc_SDIO.c, 2660 :: 		
; sector start address is: 16 (R4)
0x05CE	0x4946    LDR	R1, [PC, #280]
0x05D0	0x6809    LDR	R1, [R1, #0]
0x05D2	0x2902    CMP	R1, #2
0x05D4	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO340
;__Lib_Mmc_SDIO.c, 2662 :: 		
; addr start address is: 0 (R0)
0x05D6	0x4620    MOV	R0, R4
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2663 :: 		
0x05D8	0x4604    MOV	R4, R0
; addr end address is: 0 (R0)
0x05DA	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO341
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO340:
;__Lib_Mmc_SDIO.c, 2665 :: 		
; sector start address is: 16 (R4)
0x05DC	0x0264    LSLS	R4, R4, #9
; sector end address is: 16 (R4)
; addr start address is: 16 (R4)
; addr end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO341:
;__Lib_Mmc_SDIO.c, 2667 :: 		
; addr start address is: 16 (R4)
0x05DE	0xF2402200  MOVW	R2, #512
0x05E2	0x4942    LDR	R1, [PC, #264]
0x05E4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2668 :: 		
0x05E6	0x2210    MOVS	R2, #16
0x05E8	0x4941    LDR	R1, [PC, #260]
0x05EA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2669 :: 		
0x05EC	0xF04F0240  MOV	R2, #64
0x05F0	0x4940    LDR	R1, [PC, #256]
0x05F2	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2670 :: 		
0x05F4	0xF04F0200  MOV	R2, #0
0x05F8	0x493F    LDR	R1, [PC, #252]
0x05FA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2671 :: 		
0x05FC	0xF44F6280  MOV	R2, #1024
0x0600	0x493E    LDR	R1, [PC, #248]
0x0602	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2672 :: 		
0x0604	0x4839    LDR	R0, [PC, #228]
0x0606	0xF000FBCB  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2674 :: 		
0x060A	0x2010    MOVS	R0, #16
0x060C	0xF000FAD2  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x0610	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO342
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2676 :: 		
0x0612	0x2001    MOVS	R0, #1
0x0614	0xE053    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2677 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO342:
;__Lib_Mmc_SDIO.c, 2681 :: 		
; addr start address is: 16 (R4)
0x0616	0x493A    LDR	R1, [PC, #232]
0x0618	0x6809    LDR	R1, [R1, #0]
0x061A	0x040A    LSLS	R2, R1, #16
0x061C	0x4933    LDR	R1, [PC, #204]
0x061E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2682 :: 		
0x0620	0x220D    MOVS	R2, #13
0x0622	0x4933    LDR	R1, [PC, #204]
0x0624	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2683 :: 		
0x0626	0xF04F0240  MOV	R2, #64
0x062A	0x4932    LDR	R1, [PC, #200]
0x062C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2684 :: 		
0x062E	0xF04F0200  MOV	R2, #0
0x0632	0x4931    LDR	R1, [PC, #196]
0x0634	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2685 :: 		
0x0636	0xF44F6280  MOV	R2, #1024
0x063A	0x4930    LDR	R1, [PC, #192]
0x063C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2686 :: 		
0x063E	0x482B    LDR	R0, [PC, #172]
0x0640	0xF000FBAE  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2688 :: 		
0x0644	0x200D    MOVS	R0, #13
0x0646	0xF000FAB5  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x064A	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO343
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2690 :: 		
0x064C	0x2001    MOVS	R0, #1
0x064E	0xE036    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2691 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO343:
;__Lib_Mmc_SDIO.c, 2722 :: 		
; addr start address is: 16 (R4)
0x0650	0x4926    LDR	R1, [PC, #152]
0x0652	0x600C    STR	R4, [R1, #0]
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2723 :: 		
0x0654	0x2219    MOVS	R2, #25
0x0656	0x4926    LDR	R1, [PC, #152]
0x0658	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2724 :: 		
0x065A	0xF04F0240  MOV	R2, #64
0x065E	0x4925    LDR	R1, [PC, #148]
0x0660	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2725 :: 		
0x0662	0xF04F0200  MOV	R2, #0
0x0666	0x4924    LDR	R1, [PC, #144]
0x0668	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2726 :: 		
0x066A	0xF44F6280  MOV	R2, #1024
0x066E	0x4923    LDR	R1, [PC, #140]
0x0670	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2727 :: 		
0x0672	0x481E    LDR	R0, [PC, #120]
0x0674	0xF000FB94  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2729 :: 		
0x0678	0x2019    MOVS	R0, #25
0x067A	0xF000FA9B  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x067E	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO344
;__Lib_Mmc_SDIO.c, 2731 :: 		
0x0680	0x2001    MOVS	R0, #1
0x0682	0xE01C    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2732 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO344:
;__Lib_Mmc_SDIO.c, 2734 :: 		
0x0684	0x4A10    LDR	R2, [PC, #64]
0x0686	0x4911    LDR	R1, [PC, #68]
0x0688	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2735 :: 		
0x068A	0xF06F427E  MVN	R2, #-33554432
0x068E	0x4910    LDR	R1, [PC, #64]
0x0690	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2736 :: 		
0x0692	0x2290    MOVS	R2, #144
0x0694	0x490F    LDR	R1, [PC, #60]
0x0696	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2737 :: 		
0x0698	0xF04F0200  MOV	R2, #0
0x069C	0x490E    LDR	R1, [PC, #56]
0x069E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2738 :: 		
0x06A0	0xF04F0200  MOV	R2, #0
0x06A4	0x490D    LDR	R1, [PC, #52]
0x06A6	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2739 :: 		
0x06A8	0xF04F0201  MOV	R2, #1
0x06AC	0x490C    LDR	R1, [PC, #48]
0x06AE	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2740 :: 		
0x06B0	0x4806    LDR	R0, [PC, #24]
0x06B2	0xF7FFFD8F  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2742 :: 		
0x06B6	0x2200    MOVS	R2, #0
0x06B8	0x4912    LDR	R1, [PC, #72]
0x06BA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2744 :: 		
0x06BC	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2745 :: 		
L_end_Mmc_Multi_Write_Start_SDIO:
0x06BE	0xF8DDE000  LDR	LR, [SP, #0]
0x06C2	0xB001    ADD	SP, SP, #4
0x06C4	0x4770    BX	LR
0x06C6	0xBF00    NOP
0x06C8	0xFFFF000F  	#1048575
0x06CC	0x06AC2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x06D0	0x06B02000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x06D4	0x06B42000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x06D8	0x06B82000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x06DC	0x06BC2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x06E0	0x06C02000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x06E4	0x2C144001  	SDIO_RESP1+0
0x06E8	0x009C2000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x06EC	0x06C42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x06F0	0x06C82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x06F4	0x06CC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x06F8	0x06D02000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x06FC	0x06D42000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x0700	0x00982000  	__Lib_Mmc_SDIO_RCA+0
0x0704	0x06D82000  	__Lib_Mmc_SDIO_numberOfBytesSent+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO
_Mmc_Multi_Read_Sector:
;__Lib_Mmc_SDIO.c, 125 :: 		
; dbuff start address is: 0 (R0)
0x23E4	0xB081    SUB	SP, SP, #4
0x23E6	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 126 :: 		
; dbuff end address is: 0 (R0)
0x23EA	0x4C03    LDR	R4, [PC, #12]
0x23EC	0x6824    LDR	R4, [R4, #0]
0x23EE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 127 :: 		
L_end_Mmc_Multi_Read_Sector:
0x23F0	0xF8DDE000  LDR	LR, [SP, #0]
0x23F4	0xB001    ADD	SP, SP, #4
0x23F6	0x4770    BX	LR
0x23F8	0x00B02000  	__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr+0
; end of _Mmc_Multi_Read_Sector
__Lib_Mmc_SDIO_Mmc_Read_Cid_SPI:
;__Lib_Mmc_SDIO.c, 527 :: 		
0x0EFC	0xB085    SUB	SP, SP, #20
0x0EFE	0xF8CDE000  STR	LR, [SP, #0]
0x0F02	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 530 :: 		
0x0F04	0xF002F91C  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 533 :: 		
0x0F08	0x22FF    MOVS	R2, #255
0x0F0A	0x2100    MOVS	R1, #0
0x0F0C	0x200A    MOVS	R0, #10
0x0F0E	0xF002F921  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x0F12	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI49
;__Lib_Mmc_SDIO.c, 535 :: 		
0x0F14	0xF001FF40  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 536 :: 		
0x0F18	0x2001    MOVS	R0, #1
0x0F1A	0xE026    B	L_end_Mmc_Read_Cid_SPI
;__Lib_Mmc_SDIO.c, 537 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI49:
;__Lib_Mmc_SDIO.c, 540 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI50:
0x0F1C	0x20FF    MOVS	R0, #255
0x0F1E	0x4C15    LDR	R4, [PC, #84]
0x0F20	0x6824    LDR	R4, [R4, #0]
0x0F22	0x47A0    BLX	R4
0x0F24	0x28FE    CMP	R0, #254
0x0F26	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI51
;__Lib_Mmc_SDIO.c, 541 :: 		
0x0F28	0xE7F8    B	L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI50
L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI51:
;__Lib_Mmc_SDIO.c, 544 :: 		
; i start address is: 12 (R3)
0x0F2A	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x0F2C	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI52:
; i start address is: 8 (R2)
0x0F2E	0x2A10    CMP	R2, #16
0x0F30	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI53
;__Lib_Mmc_SDIO.c, 545 :: 		
0x0F32	0x9902    LDR	R1, [SP, #8]
0x0F34	0x1889    ADDS	R1, R1, R2
0x0F36	0x9104    STR	R1, [SP, #16]
0x0F38	0xF8AD2004  STRH	R2, [SP, #4]
0x0F3C	0x20FF    MOVS	R0, #255
0x0F3E	0x4C0D    LDR	R4, [PC, #52]
0x0F40	0x6824    LDR	R4, [R4, #0]
0x0F42	0x47A0    BLX	R4
0x0F44	0xF8BD2004  LDRH	R2, [SP, #4]
0x0F48	0x9904    LDR	R1, [SP, #16]
0x0F4A	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 544 :: 		
0x0F4C	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x0F4E	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDIO.c, 546 :: 		
0x0F50	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x0F52	0xE7EC    B	L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI52
L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI53:
;__Lib_Mmc_SDIO.c, 549 :: 		
0x0F54	0x20FF    MOVS	R0, #255
0x0F56	0x4C07    LDR	R4, [PC, #28]
0x0F58	0x6824    LDR	R4, [R4, #0]
0x0F5A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 550 :: 		
0x0F5C	0x20FF    MOVS	R0, #255
0x0F5E	0x4C05    LDR	R4, [PC, #20]
0x0F60	0x6824    LDR	R4, [R4, #0]
0x0F62	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 552 :: 		
0x0F64	0xF001FF18  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 555 :: 		
0x0F68	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 556 :: 		
L_end_Mmc_Read_Cid_SPI:
0x0F6A	0xF8DDE000  LDR	LR, [SP, #0]
0x0F6E	0xB005    ADD	SP, SP, #20
0x0F70	0x4770    BX	LR
0x0F72	0xBF00    NOP
0x0F74	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Read_Cid_SPI
__Lib_Mmc_SDIO_Mmc_Read_Csd_SPI:
;__Lib_Mmc_SDIO.c, 566 :: 		
0x0F78	0xB085    SUB	SP, SP, #20
0x0F7A	0xF8CDE000  STR	LR, [SP, #0]
0x0F7E	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 569 :: 		
0x0F80	0xF002F8DE  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 572 :: 		
0x0F84	0x22FF    MOVS	R2, #255
0x0F86	0x2100    MOVS	R1, #0
0x0F88	0x2009    MOVS	R0, #9
0x0F8A	0xF002F8E3  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x0F8E	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI55
;__Lib_Mmc_SDIO.c, 574 :: 		
0x0F90	0xF001FF02  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 575 :: 		
0x0F94	0x2001    MOVS	R0, #1
0x0F96	0xE026    B	L_end_Mmc_Read_Csd_SPI
;__Lib_Mmc_SDIO.c, 576 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI55:
;__Lib_Mmc_SDIO.c, 579 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI56:
0x0F98	0x20FF    MOVS	R0, #255
0x0F9A	0x4C15    LDR	R4, [PC, #84]
0x0F9C	0x6824    LDR	R4, [R4, #0]
0x0F9E	0x47A0    BLX	R4
0x0FA0	0x28FE    CMP	R0, #254
0x0FA2	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI57
;__Lib_Mmc_SDIO.c, 580 :: 		
0x0FA4	0xE7F8    B	L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI56
L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI57:
;__Lib_Mmc_SDIO.c, 583 :: 		
; i start address is: 12 (R3)
0x0FA6	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x0FA8	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI58:
; i start address is: 8 (R2)
0x0FAA	0x2A10    CMP	R2, #16
0x0FAC	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI59
;__Lib_Mmc_SDIO.c, 584 :: 		
0x0FAE	0x9902    LDR	R1, [SP, #8]
0x0FB0	0x1889    ADDS	R1, R1, R2
0x0FB2	0x9104    STR	R1, [SP, #16]
0x0FB4	0xF8AD2004  STRH	R2, [SP, #4]
0x0FB8	0x20FF    MOVS	R0, #255
0x0FBA	0x4C0D    LDR	R4, [PC, #52]
0x0FBC	0x6824    LDR	R4, [R4, #0]
0x0FBE	0x47A0    BLX	R4
0x0FC0	0xF8BD2004  LDRH	R2, [SP, #4]
0x0FC4	0x9904    LDR	R1, [SP, #16]
0x0FC6	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 583 :: 		
0x0FC8	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x0FCA	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDIO.c, 585 :: 		
0x0FCC	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x0FCE	0xE7EC    B	L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI58
L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI59:
;__Lib_Mmc_SDIO.c, 588 :: 		
0x0FD0	0x20FF    MOVS	R0, #255
0x0FD2	0x4C07    LDR	R4, [PC, #28]
0x0FD4	0x6824    LDR	R4, [R4, #0]
0x0FD6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 589 :: 		
0x0FD8	0x20FF    MOVS	R0, #255
0x0FDA	0x4C05    LDR	R4, [PC, #20]
0x0FDC	0x6824    LDR	R4, [R4, #0]
0x0FDE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 591 :: 		
0x0FE0	0xF001FEDA  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 594 :: 		
0x0FE4	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 595 :: 		
L_end_Mmc_Read_Csd_SPI:
0x0FE6	0xF8DDE000  LDR	LR, [SP, #0]
0x0FEA	0xB005    ADD	SP, SP, #20
0x0FEC	0x4770    BX	LR
0x0FEE	0xBF00    NOP
0x0FF0	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Read_Csd_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI:
;__Lib_Mmc_SDIO.c, 635 :: 		
0x0E20	0xB085    SUB	SP, SP, #20
0x0E22	0xF8CDE000  STR	LR, [SP, #0]
0x0E26	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 637 :: 		
0x0E28	0xF7FFFB26  BL	__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready_SPI+0
;__Lib_Mmc_SDIO.c, 639 :: 		
; i start address is: 12 (R3)
0x0E2C	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x0E2E	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI66:
; i start address is: 8 (R2)
0x0E30	0xF5B27F00  CMP	R2, #512
0x0E34	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI67
;__Lib_Mmc_SDIO.c, 641 :: 		
0x0E36	0x9902    LDR	R1, [SP, #8]
0x0E38	0x1889    ADDS	R1, R1, R2
0x0E3A	0x9104    STR	R1, [SP, #16]
0x0E3C	0xF8AD2004  STRH	R2, [SP, #4]
0x0E40	0x20FF    MOVS	R0, #255
0x0E42	0x4C0C    LDR	R4, [PC, #48]
0x0E44	0x6824    LDR	R4, [R4, #0]
0x0E46	0x47A0    BLX	R4
0x0E48	0xF8BD2004  LDRH	R2, [SP, #4]
0x0E4C	0x9904    LDR	R1, [SP, #16]
0x0E4E	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 639 :: 		
0x0E50	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x0E52	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDIO.c, 642 :: 		
0x0E54	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x0E56	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI66
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI67:
;__Lib_Mmc_SDIO.c, 645 :: 		
0x0E58	0x20FF    MOVS	R0, #255
0x0E5A	0x4C06    LDR	R4, [PC, #24]
0x0E5C	0x6824    LDR	R4, [R4, #0]
0x0E5E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 646 :: 		
0x0E60	0x20FF    MOVS	R0, #255
0x0E62	0x4C04    LDR	R4, [PC, #16]
0x0E64	0x6824    LDR	R4, [R4, #0]
0x0E66	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 648 :: 		
0x0E68	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 649 :: 		
L_end_Mmc_Multi_Read_Sector_SPI:
0x0E6A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E6E	0xB005    ADD	SP, SP, #20
0x0E70	0x4770    BX	LR
0x0E72	0xBF00    NOP
0x0E74	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready_SPI:
;__Lib_Mmc_SDIO.c, 601 :: 		
0x0478	0xB081    SUB	SP, SP, #4
0x047A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 602 :: 		
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready_SPI61:
0x047E	0x20FF    MOVS	R0, #255
0x0480	0x4C04    LDR	R4, [PC, #16]
0x0482	0x6824    LDR	R4, [R4, #0]
0x0484	0x47A0    BLX	R4
0x0486	0x28FE    CMP	R0, #254
0x0488	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready_SPI62
;__Lib_Mmc_SDIO.c, 603 :: 		
0x048A	0xE7F8    B	L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready_SPI61
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready_SPI62:
;__Lib_Mmc_SDIO.c, 604 :: 		
L_end_Mmc_Wait_Data_Ready_SPI:
0x048C	0xF8DDE000  LDR	LR, [SP, #0]
0x0490	0xB001    ADD	SP, SP, #4
0x0492	0x4770    BX	LR
0x0494	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Wait_Data_Ready_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI:
;__Lib_Mmc_SDIO.c, 721 :: 		
0x0E78	0xB083    SUB	SP, SP, #12
0x0E7A	0xF8CDE000  STR	LR, [SP, #0]
0x0E7E	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 724 :: 		
0x0E80	0x20FC    MOVS	R0, #252
0x0E82	0x4C1D    LDR	R4, [PC, #116]
0x0E84	0x6824    LDR	R4, [R4, #0]
0x0E86	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 727 :: 		
; i start address is: 8 (R2)
0x0E88	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x0E8A	0xB290    UXTH	R0, R2
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI81:
; i start address is: 0 (R0)
0x0E8C	0xF24011FF  MOVW	R1, #511
0x0E90	0x4288    CMP	R0, R1
0x0E92	0xD80F    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI82
;__Lib_Mmc_SDIO.c, 728 :: 		
0x0E94	0x9902    LDR	R1, [SP, #8]
0x0E96	0x1809    ADDS	R1, R1, R0
0x0E98	0x7809    LDRB	R1, [R1, #0]
0x0E9A	0xB2CC    UXTB	R4, R1
0x0E9C	0xF8AD0004  STRH	R0, [SP, #4]
0x0EA0	0xB2A0    UXTH	R0, R4
0x0EA2	0x4C15    LDR	R4, [PC, #84]
0x0EA4	0x6824    LDR	R4, [R4, #0]
0x0EA6	0x47A0    BLX	R4
0x0EA8	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 727 :: 		
0x0EAC	0x1C41    ADDS	R1, R0, #1
; i end address is: 0 (R0)
; i start address is: 8 (R2)
0x0EAE	0xB28A    UXTH	R2, R1
;__Lib_Mmc_SDIO.c, 729 :: 		
0x0EB0	0xB290    UXTH	R0, R2
; i end address is: 8 (R2)
0x0EB2	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI81
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI82:
;__Lib_Mmc_SDIO.c, 732 :: 		
0x0EB4	0x20FF    MOVS	R0, #255
0x0EB6	0x4C10    LDR	R4, [PC, #64]
0x0EB8	0x6824    LDR	R4, [R4, #0]
0x0EBA	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 733 :: 		
0x0EBC	0x20FF    MOVS	R0, #255
0x0EBE	0x4C0E    LDR	R4, [PC, #56]
0x0EC0	0x6824    LDR	R4, [R4, #0]
0x0EC2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 736 :: 		
0x0EC4	0x20FF    MOVS	R0, #255
0x0EC6	0x4C0C    LDR	R4, [PC, #48]
0x0EC8	0x6824    LDR	R4, [R4, #0]
0x0ECA	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 737 :: 		
0x0ECC	0xF000011F  AND	R1, R0, #31
0x0ED0	0xB289    UXTH	R1, R1
;__Lib_Mmc_SDIO.c, 738 :: 		
0x0ED2	0x2905    CMP	R1, #5
0x0ED4	0xD003    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI84
;__Lib_Mmc_SDIO.c, 740 :: 		
0x0ED6	0xF001FF5F  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 741 :: 		
0x0EDA	0x2002    MOVS	R0, #2
0x0EDC	0xE008    B	L_end_Mmc_Multi_Write_Sector_SPI
;__Lib_Mmc_SDIO.c, 742 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI84:
;__Lib_Mmc_SDIO.c, 744 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI85:
0x0EDE	0x20FF    MOVS	R0, #255
0x0EE0	0x4C05    LDR	R4, [PC, #20]
0x0EE2	0x6824    LDR	R4, [R4, #0]
0x0EE4	0x47A0    BLX	R4
0x0EE6	0xF1B00FFF  CMP	R0, #255
0x0EEA	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI86
;__Lib_Mmc_SDIO.c, 745 :: 		
0x0EEC	0xE7F7    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI85
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI86:
;__Lib_Mmc_SDIO.c, 746 :: 		
0x0EEE	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 747 :: 		
L_end_Mmc_Multi_Write_Sector_SPI:
0x0EF0	0xF8DDE000  LDR	LR, [SP, #0]
0x0EF4	0xB003    ADD	SP, SP, #12
0x0EF6	0x4770    BX	LR
0x0EF8	0x06DC2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Read_Cid_SDIO:
;__Lib_Mmc_SDIO.c, 2401 :: 		
; data_for_registers start address is: 0 (R0)
0x129C	0xB081    SUB	SP, SP, #4
0x129E	0xF8CDE000  STR	LR, [SP, #0]
0x12A2	0x4604    MOV	R4, R0
; data_for_registers end address is: 0 (R0)
; data_for_registers start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2403 :: 		
0x12A4	0x490C    LDR	R1, [PC, #48]
0x12A6	0x4620    MOV	R0, R4
0x12A8	0xF7FFF8D8  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2404 :: 		
0x12AC	0x1D21    ADDS	R1, R4, #4
0x12AE	0x4608    MOV	R0, R1
0x12B0	0x490A    LDR	R1, [PC, #40]
0x12B2	0xF7FFF8D3  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2405 :: 		
0x12B6	0xF2040108  ADDW	R1, R4, #8
0x12BA	0x4608    MOV	R0, R1
0x12BC	0x4908    LDR	R1, [PC, #32]
0x12BE	0xF7FFF8CD  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2406 :: 		
0x12C2	0xF204010C  ADDW	R1, R4, #12
; data_for_registers end address is: 16 (R4)
0x12C6	0x4608    MOV	R0, R1
0x12C8	0x4906    LDR	R1, [PC, #24]
0x12CA	0xF7FFF8C7  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2407 :: 		
0x12CE	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2408 :: 		
L_end_Mmc_Read_Cid_SDIO:
0x12D0	0xF8DDE000  LDR	LR, [SP, #0]
0x12D4	0xB001    ADD	SP, SP, #4
0x12D6	0x4770    BX	LR
0x12D8	0x06E02000  	__Lib_Mmc_SDIO_CID_TabSdio+0
0x12DC	0x06E42000  	__Lib_Mmc_SDIO_CID_TabSdio+4
0x12E0	0x06E82000  	__Lib_Mmc_SDIO_CID_TabSdio+8
0x12E4	0x06EC2000  	__Lib_Mmc_SDIO_CID_TabSdio+12
; end of __Lib_Mmc_SDIO_Mmc_Read_Cid_SDIO
__Lib_Mmc_SDIO_SwapMsbToLsb_32:
;__Lib_Mmc_SDIO.c, 961 :: 		
; src start address is: 4 (R1)
; dst start address is: 0 (R0)
0x045C	0xB081    SUB	SP, SP, #4
; src end address is: 4 (R1)
; dst end address is: 0 (R0)
; dst start address is: 0 (R0)
; src start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 965 :: 		
0x045E	0x1CC3    ADDS	R3, R0, #3
; dst end address is: 0 (R0)
; dst start address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 966 :: 		
; cnt start address is: 0 (R0)
0x0460	0x2000    MOVS	R0, #0
; src end address is: 4 (R1)
; dst end address is: 12 (R3)
; cnt end address is: 0 (R0)
L___Lib_Mmc_SDIO_SwapMsbToLsb_3289:
; cnt start address is: 0 (R0)
; dst start address is: 12 (R3)
; src start address is: 4 (R1)
0x0462	0x2804    CMP	R0, #4
0x0464	0xD206    BCS	L___Lib_Mmc_SDIO_SwapMsbToLsb_3290
;__Lib_Mmc_SDIO.c, 968 :: 		
0x0466	0x780A    LDRB	R2, [R1, #0]
0x0468	0x701A    STRB	R2, [R3, #0]
0x046A	0x1C49    ADDS	R1, R1, #1
0x046C	0x1E5B    SUBS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 966 :: 		
0x046E	0x1C40    ADDS	R0, R0, #1
0x0470	0xB2C0    UXTB	R0, R0
;__Lib_Mmc_SDIO.c, 969 :: 		
; src end address is: 4 (R1)
; dst end address is: 12 (R3)
; cnt end address is: 0 (R0)
0x0472	0xE7F6    B	L___Lib_Mmc_SDIO_SwapMsbToLsb_3289
L___Lib_Mmc_SDIO_SwapMsbToLsb_3290:
;__Lib_Mmc_SDIO.c, 970 :: 		
L_end_SwapMsbToLsb_32:
0x0474	0xB001    ADD	SP, SP, #4
0x0476	0x4770    BX	LR
; end of __Lib_Mmc_SDIO_SwapMsbToLsb_32
__Lib_Mmc_SDIO_Mmc_Read_Csd_SDIO:
;__Lib_Mmc_SDIO.c, 2414 :: 		
; data_for_registers start address is: 0 (R0)
0x12E8	0xB081    SUB	SP, SP, #4
0x12EA	0xF8CDE000  STR	LR, [SP, #0]
0x12EE	0x4604    MOV	R4, R0
; data_for_registers end address is: 0 (R0)
; data_for_registers start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2416 :: 		
0x12F0	0x490C    LDR	R1, [PC, #48]
0x12F2	0x4620    MOV	R0, R4
0x12F4	0xF7FFF8B2  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2417 :: 		
0x12F8	0x1D21    ADDS	R1, R4, #4
0x12FA	0x4608    MOV	R0, R1
0x12FC	0x490A    LDR	R1, [PC, #40]
0x12FE	0xF7FFF8AD  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2418 :: 		
0x1302	0xF2040108  ADDW	R1, R4, #8
0x1306	0x4608    MOV	R0, R1
0x1308	0x4908    LDR	R1, [PC, #32]
0x130A	0xF7FFF8A7  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2419 :: 		
0x130E	0xF204010C  ADDW	R1, R4, #12
; data_for_registers end address is: 16 (R4)
0x1312	0x4608    MOV	R0, R1
0x1314	0x4906    LDR	R1, [PC, #24]
0x1316	0xF7FFF8A1  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2421 :: 		
0x131A	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2440 :: 		
L_end_Mmc_Read_Csd_SDIO:
0x131C	0xF8DDE000  LDR	LR, [SP, #0]
0x1320	0xB001    ADD	SP, SP, #4
0x1322	0x4770    BX	LR
0x1324	0x06F02000  	__Lib_Mmc_SDIO_CSD_TabSdio+0
0x1328	0x06F42000  	__Lib_Mmc_SDIO_CSD_TabSdio+4
0x132C	0x06F82000  	__Lib_Mmc_SDIO_CSD_TabSdio+8
0x1330	0x06FC2000  	__Lib_Mmc_SDIO_CSD_TabSdio+12
; end of __Lib_Mmc_SDIO_Mmc_Read_Csd_SDIO
__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2533 :: 		
; dbuff start address is: 0 (R0)
0x0FF4	0xB082    SUB	SP, SP, #8
0x0FF6	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2534 :: 		
;__Lib_Mmc_SDIO.c, 2535 :: 		
;__Lib_Mmc_SDIO.c, 2537 :: 		
; firstRead_mark start address is: 24 (R6)
0x0FFA	0x2601    MOVS	R6, #1
;__Lib_Mmc_SDIO.c, 2539 :: 		
; tempbuff start address is: 16 (R4)
0x0FFC	0x4604    MOV	R4, R0
; dbuff end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2540 :: 		
; numOfWordRead start address is: 12 (R3)
0x0FFE	0x2300    MOVS	R3, #0
;__Lib_Mmc_SDIO.c, 2541 :: 		
; timeOut start address is: 20 (R5)
0x1000	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 2545 :: 		
0x1002	0x2001    MOVS	R0, #1
0x1004	0xF000F99E  BL	_SDIO_StopSDIOReadWait+0
; timeOut end address is: 20 (R5)
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
; numOfWordRead end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2547 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO316:
; timeOut start address is: 20 (R5)
; numOfWordRead start address is: 12 (R3)
; tempbuff start address is: 16 (R4)
; firstRead_mark start address is: 24 (R6)
0x1008	0x493A    LDR	R1, [PC, #232]
0x100A	0x680A    LDR	R2, [R1, #0]
0x100C	0x493A    LDR	R1, [PC, #232]
0x100E	0xEA020101  AND	R1, R2, R1, LSL #0
0x1012	0x2900    CMP	R1, #0
0x1014	0xD12F    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO460
0x1016	0x4939    LDR	R1, [PC, #228]
0x1018	0x428D    CMP	R5, R1
0x101A	0xD82F    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO461
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO453:
;__Lib_Mmc_SDIO.c, 2549 :: 		
0x101C	0xF44F4000  MOV	R0, #32768
0x1020	0xF7FFFA4A  BL	_SDIO_GetFlagStatus+0
0x1024	0xB1F8    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO320
; timeOut end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2553 :: 		
0x1026	0x2E01    CMP	R6, #1
0x1028	0xD104    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO458
; firstRead_mark end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2555 :: 		
0x102A	0x2000    MOVS	R0, #0
0x102C	0xF000F98A  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2556 :: 		
; firstRead_mark start address is: 8 (R2)
0x1030	0x2200    MOVS	R2, #0
; firstRead_mark end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2557 :: 		
0x1032	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO321
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO458:
;__Lib_Mmc_SDIO.c, 2553 :: 		
0x1034	0xB2F2    UXTB	R2, R6
;__Lib_Mmc_SDIO.c, 2557 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO321:
;__Lib_Mmc_SDIO.c, 2559 :: 		
; firstRead_mark start address is: 8 (R2)
; count start address is: 20 (R5)
0x1036	0x2500    MOVS	R5, #0
; firstRead_mark end address is: 8 (R2)
; count end address is: 20 (R5)
; tempbuff end address is: 16 (R4)
; numOfWordRead end address is: 12 (R3)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO322:
; count start address is: 20 (R5)
; firstRead_mark start address is: 8 (R2)
; tempbuff start address is: 16 (R4)
; numOfWordRead start address is: 12 (R3)
0x1038	0x2D08    CMP	R5, #8
0x103A	0xD20E    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO459
;__Lib_Mmc_SDIO.c, 2561 :: 		
0x103C	0x00A9    LSLS	R1, R5, #2
0x103E	0x1861    ADDS	R1, R4, R1
0x1040	0x9101    STR	R1, [SP, #4]
0x1042	0xF7FFF8BF  BL	_SDIO_ReadData+0
0x1046	0x9901    LDR	R1, [SP, #4]
0x1048	0x6008    STR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 2562 :: 		
0x104A	0x1C59    ADDS	R1, R3, #1
0x104C	0x460B    MOV	R3, R1
;__Lib_Mmc_SDIO.c, 2564 :: 		
0x104E	0x2980    CMP	R1, #128
0x1050	0xD301    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO325
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2565 :: 		
0x1052	0x4618    MOV	R0, R3
0x1054	0xE002    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO323
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO325:
;__Lib_Mmc_SDIO.c, 2559 :: 		
; count start address is: 20 (R5)
0x1056	0x1C6D    ADDS	R5, R5, #1
;__Lib_Mmc_SDIO.c, 2566 :: 		
; count end address is: 20 (R5)
; numOfWordRead end address is: 12 (R3)
0x1058	0xE7EE    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO322
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO459:
;__Lib_Mmc_SDIO.c, 2559 :: 		
0x105A	0x4618    MOV	R0, R3
;__Lib_Mmc_SDIO.c, 2566 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO323:
;__Lib_Mmc_SDIO.c, 2567 :: 		
; numOfWordRead start address is: 0 (R0)
0x105C	0x3420    ADDS	R4, #32
;__Lib_Mmc_SDIO.c, 2568 :: 		
; timeOut start address is: 20 (R5)
0x105E	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 2569 :: 		
0x1060	0x4603    MOV	R3, R0
; firstRead_mark end address is: 8 (R2)
; numOfWordRead end address is: 0 (R0)
0x1062	0xB2D6    UXTB	R6, R2
0x1064	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO326
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO320:
;__Lib_Mmc_SDIO.c, 2571 :: 		
; numOfWordRead start address is: 12 (R3)
; firstRead_mark start address is: 24 (R6)
0x1066	0x1C6D    ADDS	R5, R5, #1
; timeOut end address is: 20 (R5)
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
; numOfWordRead end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2572 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO326:
;__Lib_Mmc_SDIO.c, 2574 :: 		
; timeOut start address is: 20 (R5)
; firstRead_mark start address is: 24 (R6)
; tempbuff start address is: 16 (R4)
; numOfWordRead start address is: 12 (R3)
0x1068	0x2B80    CMP	R3, #128
0x106A	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO327
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2575 :: 		
0x106C	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO317
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO327:
;__Lib_Mmc_SDIO.c, 2576 :: 		
; tempbuff start address is: 16 (R4)
; firstRead_mark start address is: 24 (R6)
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
0x106E	0xE7CB    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO316
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO317:
;__Lib_Mmc_SDIO.c, 2547 :: 		
0x1070	0x461A    MOV	R2, R3
; numOfWordRead end address is: 12 (R3)
0x1072	0x462B    MOV	R3, R5
0x1074	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO455
; timeOut end address is: 20 (R5)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO460:
0x1076	0x461A    MOV	R2, R3
0x1078	0x462B    MOV	R3, R5
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO455:
; numOfWordRead start address is: 8 (R2)
; timeOut start address is: 12 (R3)
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
0x107A	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO454
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO461:
0x107C	0x461A    MOV	R2, R3
0x107E	0x462B    MOV	R3, R5
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO454:
;__Lib_Mmc_SDIO.c, 2578 :: 		
; numOfWordRead start address is: 8 (R2)
; timeOut start address is: 12 (R3)
0x1080	0xF04F0008  MOV	R0, #8
0x1084	0xF7FFFA18  BL	_SDIO_GetFlagStatus+0
0x1088	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO328
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2580 :: 		
0x108A	0xF04F0008  MOV	R0, #8
0x108E	0xF7FFFA0B  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2581 :: 		
0x1092	0x2001    MOVS	R0, #1
0x1094	0xE029    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2582 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO328:
;__Lib_Mmc_SDIO.c, 2583 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x1096	0xF04F0002  MOV	R0, #2
0x109A	0xF7FFFA0D  BL	_SDIO_GetFlagStatus+0
0x109E	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO330
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2585 :: 		
0x10A0	0xF04F0002  MOV	R0, #2
0x10A4	0xF7FFFA00  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2586 :: 		
0x10A8	0x2001    MOVS	R0, #1
0x10AA	0xE01E    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2587 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO330:
;__Lib_Mmc_SDIO.c, 2588 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x10AC	0xF04F0020  MOV	R0, #32
0x10B0	0xF7FFFA02  BL	_SDIO_GetFlagStatus+0
0x10B4	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO332
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2590 :: 		
0x10B6	0xF04F0020  MOV	R0, #32
0x10BA	0xF7FFF9F5  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2591 :: 		
0x10BE	0x2001    MOVS	R0, #1
0x10C0	0xE013    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2592 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO332:
;__Lib_Mmc_SDIO.c, 2593 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x10C2	0xF44F7000  MOV	R0, #512
0x10C6	0xF7FFF9F7  BL	_SDIO_GetFlagStatus+0
0x10CA	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO334
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2595 :: 		
0x10CC	0xF44F7000  MOV	R0, #512
0x10D0	0xF7FFF9EA  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2596 :: 		
0x10D4	0x2001    MOVS	R0, #1
0x10D6	0xE008    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2597 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO334:
;__Lib_Mmc_SDIO.c, 2598 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x10D8	0x4908    LDR	R1, [PC, #32]
0x10DA	0x428B    CMP	R3, R1
0x10DC	0xD802    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO457
; timeOut end address is: 12 (R3)
0x10DE	0x2A80    CMP	R2, #128
0x10E0	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO456
; numOfWordRead end address is: 8 (R2)
0x10E2	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO338
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO457:
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO456:
;__Lib_Mmc_SDIO.c, 2600 :: 		
0x10E4	0x2001    MOVS	R0, #1
0x10E6	0xE000    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2601 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO338:
;__Lib_Mmc_SDIO.c, 2603 :: 		
0x10E8	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2604 :: 		
L_end_Mmc_Multi_Read_Sector_SDIO:
0x10EA	0xF8DDE000  LDR	LR, [SP, #0]
0x10EE	0xB002    ADD	SP, SP, #8
0x10F0	0x4770    BX	LR
0x10F2	0xBF00    NOP
0x10F4	0x2C344001  	SDIO_STA+0
0x10F8	0x032A0000  	#810
0x10FC	0xFFFF001F  	#2097151
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO
__Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2751 :: 		
; dbuff start address is: 0 (R0)
0x1100	0xB084    SUB	SP, SP, #16
0x1102	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2752 :: 		
;__Lib_Mmc_SDIO.c, 2753 :: 		
; bytestransferred start address is: 24 (R6)
0x1106	0xF04F0600  MOV	R6, #0
;__Lib_Mmc_SDIO.c, 2754 :: 		
;__Lib_Mmc_SDIO.c, 2758 :: 		
; tempbuff start address is: 20 (R5)
0x110A	0x4605    MOV	R5, R0
; dbuff end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2759 :: 		
0x110C	0xF2402200  MOVW	R2, #512
0x1110	0x495D    LDR	R1, [PC, #372]
0x1112	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2760 :: 		
0x1114	0x2100    MOVS	R1, #0
0x1116	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDIO.c, 2761 :: 		
0x1118	0x2100    MOVS	R1, #0
0x111A	0x9103    STR	R1, [SP, #12]
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2763 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO345:
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x111C	0x495B    LDR	R1, [PC, #364]
0x111E	0x680A    LDR	R2, [R1, #0]
0x1120	0x495B    LDR	R1, [PC, #364]
0x1122	0xEA020101  AND	R1, R2, R1, LSL #0
0x1126	0x2900    CMP	R1, #0
0x1128	0xF040806E  BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO465
0x112C	0x9A03    LDR	R2, [SP, #12]
0x112E	0x4959    LDR	R1, [PC, #356]
0x1130	0x428A    CMP	R2, R1
0x1132	0xF2008069  BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO464
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO463:
;__Lib_Mmc_SDIO.c, 2765 :: 		
0x1136	0xF44F4080  MOV	R0, #16384
0x113A	0xF7FFF9BD  BL	_SDIO_GetFlagStatus+0
0x113E	0x2800    CMP	R0, #0
0x1140	0xF000805A  BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO349
;__Lib_Mmc_SDIO.c, 2767 :: 		
0x1144	0x4950    LDR	R1, [PC, #320]
0x1146	0x6809    LDR	R1, [R1, #0]
0x1148	0x1B89    SUB	R1, R1, R6
0x114A	0x2920    CMP	R1, #32
0x114C	0xD31B    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO350
;__Lib_Mmc_SDIO.c, 2769 :: 		
; count start address is: 28 (R7)
0x114E	0x2700    MOVS	R7, #0
; count end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x1150	0x4633    MOV	R3, R6
0x1152	0x463A    MOV	R2, R7
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO351:
; count start address is: 8 (R2)
; bytestransferred start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
0x1154	0x2A08    CMP	R2, #8
0x1156	0xD20E    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO352
;__Lib_Mmc_SDIO.c, 2771 :: 		
0x1158	0x0091    LSLS	R1, R2, #2
0x115A	0x1869    ADDS	R1, R5, R1
0x115C	0x6809    LDR	R1, [R1, #0]
0x115E	0x4608    MOV	R0, R1
0x1160	0xF7FFFB80  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2772 :: 		
0x1164	0x9902    LDR	R1, [SP, #8]
0x1166	0x1C49    ADDS	R1, R1, #1
0x1168	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDIO.c, 2773 :: 		
0x116A	0x2980    CMP	R1, #128
0x116C	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO354
; count end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2774 :: 		
0x116E	0xE002    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO352
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO354:
;__Lib_Mmc_SDIO.c, 2769 :: 		
; count start address is: 8 (R2)
0x1170	0x1C57    ADDS	R7, R2, #1
; count end address is: 8 (R2)
; count start address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 2775 :: 		
; count end address is: 28 (R7)
0x1172	0x463A    MOV	R2, R7
0x1174	0xE7EE    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO351
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO352:
;__Lib_Mmc_SDIO.c, 2776 :: 		
0x1176	0xF2050120  ADDW	R1, R5, #32
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 0 (R0)
0x117A	0x4608    MOV	R0, R1
;__Lib_Mmc_SDIO.c, 2777 :: 		
0x117C	0xF2030120  ADDW	R1, R3, #32
; bytestransferred end address is: 12 (R3)
; bytestransferred start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 2778 :: 		
0x1180	0x460E    MOV	R6, R1
; tempbuff end address is: 0 (R0)
; bytestransferred end address is: 4 (R1)
0x1182	0x4605    MOV	R5, R0
0x1184	0xE02F    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO355
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO350:
;__Lib_Mmc_SDIO.c, 2781 :: 		
; bytestransferred start address is: 24 (R6)
; tempbuff start address is: 20 (R5)
0x1186	0x4940    LDR	R1, [PC, #256]
0x1188	0x6809    LDR	R1, [R1, #0]
0x118A	0x1B89    SUB	R1, R1, R6
0x118C	0xF0010103  AND	R1, R1, #3
0x1190	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO356
0x1192	0x493D    LDR	R1, [PC, #244]
0x1194	0x6809    LDR	R1, [R1, #0]
0x1196	0x1B89    SUB	R1, R1, R6
0x1198	0x0889    LSRS	R1, R1, #2
0x119A	0x9101    STR	R1, [SP, #4]
0x119C	0xE005    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO357
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO356:
;__Lib_Mmc_SDIO.c, 2782 :: 		
0x119E	0x493A    LDR	R1, [PC, #232]
0x11A0	0x6809    LDR	R1, [R1, #0]
0x11A2	0x1B89    SUB	R1, R1, R6
0x11A4	0x0889    LSRS	R1, R1, #2
0x11A6	0x1C49    ADDS	R1, R1, #1
0x11A8	0x9101    STR	R1, [SP, #4]
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO357:
; restwords start address is: 0 (R0)
0x11AA	0x9801    LDR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 2784 :: 		
; count start address is: 28 (R7)
0x11AC	0x2700    MOVS	R7, #0
; restwords end address is: 0 (R0)
; count end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x11AE	0x46A8    MOV	R8, R5
0x11B0	0x4634    MOV	R4, R6
0x11B2	0x4603    MOV	R3, R0
0x11B4	0x463A    MOV	R2, R7
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO358:
; count start address is: 8 (R2)
; restwords start address is: 12 (R3)
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 32 (R8)
0x11B6	0x429A    CMP	R2, R3
0x11B8	0xD213    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO359
;__Lib_Mmc_SDIO.c, 2786 :: 		
0x11BA	0xF8D81000  LDR	R1, [R8, #0]
0x11BE	0x4608    MOV	R0, R1
0x11C0	0xF7FFFB50  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2787 :: 		
0x11C4	0x9902    LDR	R1, [SP, #8]
0x11C6	0x1C49    ADDS	R1, R1, #1
0x11C8	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDIO.c, 2788 :: 		
0x11CA	0x2980    CMP	R1, #128
0x11CC	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO361
; count end address is: 8 (R2)
; restwords end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2789 :: 		
0x11CE	0xE008    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO359
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO361:
;__Lib_Mmc_SDIO.c, 2784 :: 		
; restwords start address is: 12 (R3)
; count start address is: 8 (R2)
0x11D0	0x1C51    ADDS	R1, R2, #1
; count end address is: 8 (R2)
; count start address is: 28 (R7)
0x11D2	0x460F    MOV	R7, R1
0x11D4	0xF1080504  ADD	R5, R8, #4
; tempbuff end address is: 32 (R8)
; tempbuff start address is: 20 (R5)
0x11D8	0x1D26    ADDS	R6, R4, #4
; bytestransferred end address is: 16 (R4)
; bytestransferred start address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2790 :: 		
0x11DA	0x46A8    MOV	R8, R5
; restwords end address is: 12 (R3)
; count end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x11DC	0x4634    MOV	R4, R6
0x11DE	0x463A    MOV	R2, R7
0x11E0	0xE7E9    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO358
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO359:
;__Lib_Mmc_SDIO.c, 2791 :: 		
; tempbuff start address is: 32 (R8)
; bytestransferred start address is: 16 (R4)
0x11E2	0x4626    MOV	R6, R4
; bytestransferred end address is: 16 (R4)
; tempbuff end address is: 32 (R8)
0x11E4	0x4645    MOV	R5, R8
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO355:
;__Lib_Mmc_SDIO.c, 2792 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x11E6	0x9902    LDR	R1, [SP, #8]
0x11E8	0x2980    CMP	R1, #128
0x11EA	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO362
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2793 :: 		
0x11EC	0xE00C    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO346
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO362:
;__Lib_Mmc_SDIO.c, 2794 :: 		
; bytestransferred start address is: 24 (R6)
; tempbuff start address is: 20 (R5)
0x11EE	0x2100    MOVS	R1, #0
0x11F0	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDIO.c, 2795 :: 		
0x11F2	0x4629    MOV	R1, R5
0x11F4	0x4630    MOV	R0, R6
0x11F6	0xE004    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO363
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO349:
;__Lib_Mmc_SDIO.c, 2797 :: 		
0x11F8	0x9903    LDR	R1, [SP, #12]
0x11FA	0x1C49    ADDS	R1, R1, #1
0x11FC	0x9103    STR	R1, [SP, #12]
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x11FE	0x4629    MOV	R1, R5
0x1200	0x4630    MOV	R0, R6
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO363:
;__Lib_Mmc_SDIO.c, 2798 :: 		
; bytestransferred start address is: 0 (R0)
; tempbuff start address is: 4 (R1)
0x1202	0x4606    MOV	R6, R0
; bytestransferred end address is: 0 (R0)
; tempbuff end address is: 4 (R1)
0x1204	0x460D    MOV	R5, R1
0x1206	0xE789    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO345
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO346:
;__Lib_Mmc_SDIO.c, 2763 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO465:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO464:
;__Lib_Mmc_SDIO.c, 2800 :: 		
0x1208	0xF04F0008  MOV	R0, #8
0x120C	0xF7FFF954  BL	_SDIO_GetFlagStatus+0
0x1210	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO364
;__Lib_Mmc_SDIO.c, 2802 :: 		
0x1212	0xF04F0008  MOV	R0, #8
0x1216	0xF7FFF947  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2803 :: 		
0x121A	0x2001    MOVS	R0, #1
0x121C	0xE030    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2804 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO364:
;__Lib_Mmc_SDIO.c, 2805 :: 		
0x121E	0xF04F0002  MOV	R0, #2
0x1222	0xF7FFF949  BL	_SDIO_GetFlagStatus+0
0x1226	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO366
;__Lib_Mmc_SDIO.c, 2807 :: 		
0x1228	0xF04F0002  MOV	R0, #2
0x122C	0xF7FFF93C  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2808 :: 		
0x1230	0x2001    MOVS	R0, #1
0x1232	0xE025    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2809 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO366:
;__Lib_Mmc_SDIO.c, 2810 :: 		
0x1234	0xF04F0010  MOV	R0, #16
0x1238	0xF7FFF93E  BL	_SDIO_GetFlagStatus+0
0x123C	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO368
;__Lib_Mmc_SDIO.c, 2812 :: 		
0x123E	0xF04F0010  MOV	R0, #16
0x1242	0xF7FFF931  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2813 :: 		
0x1246	0x2001    MOVS	R0, #1
0x1248	0xE01A    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2814 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO368:
;__Lib_Mmc_SDIO.c, 2815 :: 		
0x124A	0xF44F7000  MOV	R0, #512
0x124E	0xF7FFF933  BL	_SDIO_GetFlagStatus+0
0x1252	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO370
;__Lib_Mmc_SDIO.c, 2817 :: 		
0x1254	0xF44F7000  MOV	R0, #512
0x1258	0xF7FFF926  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2818 :: 		
0x125C	0x2001    MOVS	R0, #1
0x125E	0xE00F    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2819 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO370:
;__Lib_Mmc_SDIO.c, 2820 :: 		
0x1260	0x9A03    LDR	R2, [SP, #12]
0x1262	0x490C    LDR	R1, [PC, #48]
0x1264	0x428A    CMP	R2, R1
0x1266	0xD803    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO467
0x1268	0x9902    LDR	R1, [SP, #8]
0x126A	0x2980    CMP	R1, #128
0x126C	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO466
0x126E	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO374
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO467:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO466:
;__Lib_Mmc_SDIO.c, 2821 :: 		
0x1270	0x2001    MOVS	R0, #1
0x1272	0xE005    B	L_end_Mmc_Multi_Write_Sector_SDIO
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO374:
;__Lib_Mmc_SDIO.c, 2823 :: 		
0x1274	0x4A08    LDR	R2, [PC, #32]
0x1276	0x6811    LDR	R1, [R2, #0]
0x1278	0xF5017100  ADD	R1, R1, #512
0x127C	0x6011    STR	R1, [R2, #0]
;__Lib_Mmc_SDIO.c, 2825 :: 		
0x127E	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2826 :: 		
L_end_Mmc_Multi_Write_Sector_SDIO:
0x1280	0xF8DDE000  LDR	LR, [SP, #0]
0x1284	0xB004    ADD	SP, SP, #16
0x1286	0x4770    BX	LR
0x1288	0x00A02000  	__Lib_Mmc_SDIO_TotalNumberOfBytes+0
0x128C	0x2C344001  	SDIO_STA+0
0x1290	0x031A0000  	#794
0x1294	0xFFFF001F  	#2097151
0x1298	0x06D82000  	__Lib_Mmc_SDIO_numberOfBytesSent+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1914	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x1916	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x191A	0x4602    MOV	R2, R0
0x191C	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x1920	0xB204    SXTH	R4, R0
0x1922	0x1E43    SUBS	R3, R0, #1
0x1924	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x1926	0xB15C    CBZ	R4, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x1928	0x7814    LDRB	R4, [R2, #0]
0x192A	0x780B    LDRB	R3, [R1, #0]
0x192C	0x429C    CMP	R4, R3
0x192E	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x1930	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x1932	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x1934	0x1AE3    SUB	R3, R4, R3
0x1936	0xB218    SXTH	R0, R3
0x1938	0xE004    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x193A	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 38 :: 		
0x193C	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x193E	0xE7EF    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x1940	0x2000    MOVS	R0, #0
0x1942	0xB200    SXTH	R0, R0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x1944	0xB001    ADD	SP, SP, #4
0x1946	0x4770    BX	LR
; end of _memcmp
_Mmc_Multi_Read_Stop:
;__Lib_Mmc_SDIO.c, 129 :: 		
0x1948	0xB081    SUB	SP, SP, #4
0x194A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 130 :: 		
0x194E	0x4C03    LDR	R4, [PC, #12]
0x1950	0x6824    LDR	R4, [R4, #0]
0x1952	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 131 :: 		
L_end_Mmc_Multi_Read_Stop:
0x1954	0xF8DDE000  LDR	LR, [SP, #0]
0x1958	0xB001    ADD	SP, SP, #4
0x195A	0x4770    BX	LR
0x195C	0x00A42000  	__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr+0
; end of _Mmc_Multi_Read_Stop
__Lib_MmcFat16_f16_DirentToDir:
;__Lib_MmcFat16.c, 210 :: 		
; d start address is: 4 (R1)
; f16d start address is: 0 (R0)
0x177C	0xB082    SUB	SP, SP, #8
0x177E	0xF8CDE000  STR	LR, [SP, #0]
0x1782	0x4602    MOV	R2, R0
0x1784	0x4608    MOV	R0, R1
; d end address is: 4 (R1)
; f16d end address is: 0 (R0)
; f16d start address is: 8 (R2)
; d start address is: 0 (R0)
;__Lib_MmcFat16.c, 216 :: 		
; p1 start address is: 20 (R5)
0x1786	0x4615    MOV	R5, R2
;__Lib_MmcFat16.c, 217 :: 		
; p2 start address is: 16 (R4)
0x1788	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 218 :: 		
; i start address is: 4 (R1)
0x178A	0x2100    MOVS	R1, #0
; f16d end address is: 8 (R2)
; d end address is: 0 (R0)
; p2 end address is: 16 (R4)
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x178C	0x4613    MOV	R3, R2
L___Lib_MmcFat16_f16_DirentToDir36:
; i start address is: 4 (R1)
; p2 start address is: 16 (R4)
; p1 start address is: 20 (R5)
; d start address is: 0 (R0)
; f16d start address is: 12 (R3)
0x178E	0x2908    CMP	R1, #8
0x1790	0xD20A    BCS	L___Lib_MmcFat16_f16_DirentToDir37
;__Lib_MmcFat16.c, 220 :: 		
0x1792	0x782A    LDRB	R2, [R5, #0]
0x1794	0x2A20    CMP	R2, #32
0x1796	0xD100    BNE	L___Lib_MmcFat16_f16_DirentToDir39
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x1798	0xE006    B	L___Lib_MmcFat16_f16_DirentToDir37
L___Lib_MmcFat16_f16_DirentToDir39:
;__Lib_MmcFat16.c, 221 :: 		
; i start address is: 4 (R1)
; p1 start address is: 20 (R5)
0x179A	0x782A    LDRB	R2, [R5, #0]
0x179C	0x7022    STRB	R2, [R4, #0]
0x179E	0x1C64    ADDS	R4, R4, #1
0x17A0	0x1C6D    ADDS	R5, R5, #1
;__Lib_MmcFat16.c, 218 :: 		
0x17A2	0x1C49    ADDS	R1, R1, #1
0x17A4	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 222 :: 		
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x17A6	0xE7F2    B	L___Lib_MmcFat16_f16_DirentToDir36
L___Lib_MmcFat16_f16_DirentToDir37:
;__Lib_MmcFat16.c, 223 :: 		
0x17A8	0xF2030208  ADDW	R2, R3, #8
; p1 start address is: 4 (R1)
0x17AC	0x4611    MOV	R1, R2
;__Lib_MmcFat16.c, 224 :: 		
0x17AE	0x7812    LDRB	R2, [R2, #0]
0x17B0	0x2A20    CMP	R2, #32
0x17B2	0xD016    BEQ	L___Lib_MmcFat16_f16_DirentToDir417
;__Lib_MmcFat16.c, 226 :: 		
0x17B4	0x222E    MOVS	R2, #46
0x17B6	0x7022    STRB	R2, [R4, #0]
0x17B8	0x1C66    ADDS	R6, R4, #1
; p2 end address is: 16 (R4)
; p2 start address is: 24 (R6)
;__Lib_MmcFat16.c, 227 :: 		
; i start address is: 8 (R2)
0x17BA	0x2200    MOVS	R2, #0
; d end address is: 0 (R0)
; p1 end address is: 4 (R1)
; i end address is: 8 (R2)
; f16d end address is: 12 (R3)
; p2 end address is: 24 (R6)
0x17BC	0x4605    MOV	R5, R0
0x17BE	0x460C    MOV	R4, R1
0x17C0	0xB291    UXTH	R1, R2
L___Lib_MmcFat16_f16_DirentToDir41:
; i start address is: 4 (R1)
; p2 start address is: 24 (R6)
; p1 start address is: 16 (R4)
; f16d start address is: 12 (R3)
; d start address is: 20 (R5)
0x17C2	0x2903    CMP	R1, #3
0x17C4	0xD20A    BCS	L___Lib_MmcFat16_f16_DirentToDir42
;__Lib_MmcFat16.c, 229 :: 		
0x17C6	0x7822    LDRB	R2, [R4, #0]
0x17C8	0x2A20    CMP	R2, #32
0x17CA	0xD100    BNE	L___Lib_MmcFat16_f16_DirentToDir44
; p1 end address is: 16 (R4)
; i end address is: 4 (R1)
0x17CC	0xE006    B	L___Lib_MmcFat16_f16_DirentToDir42
L___Lib_MmcFat16_f16_DirentToDir44:
;__Lib_MmcFat16.c, 230 :: 		
; i start address is: 4 (R1)
; p1 start address is: 16 (R4)
0x17CE	0x7822    LDRB	R2, [R4, #0]
0x17D0	0x7032    STRB	R2, [R6, #0]
0x17D2	0x1C76    ADDS	R6, R6, #1
0x17D4	0x1C64    ADDS	R4, R4, #1
;__Lib_MmcFat16.c, 227 :: 		
0x17D6	0x1C49    ADDS	R1, R1, #1
0x17D8	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 231 :: 		
; p1 end address is: 16 (R4)
; i end address is: 4 (R1)
0x17DA	0xE7F2    B	L___Lib_MmcFat16_f16_DirentToDir41
L___Lib_MmcFat16_f16_DirentToDir42:
;__Lib_MmcFat16.c, 232 :: 		
0x17DC	0x4630    MOV	R0, R6
; p2 end address is: 24 (R6)
; d end address is: 20 (R5)
0x17DE	0x461E    MOV	R6, R3
0x17E0	0xE002    B	L___Lib_MmcFat16_f16_DirentToDir40
; f16d end address is: 12 (R3)
L___Lib_MmcFat16_f16_DirentToDir417:
;__Lib_MmcFat16.c, 224 :: 		
0x17E2	0x461E    MOV	R6, R3
0x17E4	0x4605    MOV	R5, R0
0x17E6	0x4620    MOV	R0, R4
;__Lib_MmcFat16.c, 232 :: 		
L___Lib_MmcFat16_f16_DirentToDir40:
;__Lib_MmcFat16.c, 233 :: 		
; f16d start address is: 24 (R6)
; d start address is: 20 (R5)
; p2 start address is: 0 (R0)
0x17E8	0x2200    MOVS	R2, #0
0x17EA	0x7002    STRB	R2, [R0, #0]
; p2 end address is: 0 (R0)
;__Lib_MmcFat16.c, 235 :: 		
0x17EC	0xF205030D  ADDW	R3, R5, #13
0x17F0	0xF206020B  ADDW	R2, R6, #11
0x17F4	0x7812    LDRB	R2, [R2, #0]
0x17F6	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 236 :: 		
0x17F8	0xF205021C  ADDW	R2, R5, #28
0x17FC	0x9201    STR	R2, [SP, #4]
0x17FE	0xF206021C  ADDW	R2, R6, #28
0x1802	0x4610    MOV	R0, R2
0x1804	0xF002FD62  BL	__Lib_MmcFat16_f16_toLong+0
0x1808	0x9A01    LDR	R2, [SP, #4]
0x180A	0x6010    STR	R0, [R2, #0]
;__Lib_MmcFat16.c, 237 :: 		
0x180C	0xF2050220  ADDW	R2, R5, #32
0x1810	0x9201    STR	R2, [SP, #4]
0x1812	0xF206021A  ADDW	R2, R6, #26
0x1816	0x4610    MOV	R0, R2
0x1818	0xF001FA8A  BL	__Lib_MmcFat16_f16_toInt+0
0x181C	0x9A01    LDR	R2, [SP, #4]
0x181E	0x8010    STRH	R0, [R2, #0]
;__Lib_MmcFat16.c, 240 :: 		
0x1820	0xF206020E  ADDW	R2, R6, #14
0x1824	0x7813    LDRB	R3, [R2, #0]
0x1826	0x1C52    ADDS	R2, R2, #1
0x1828	0x7812    LDRB	R2, [R2, #0]
0x182A	0x0212    LSLS	R2, R2, #8
0x182C	0xB292    UXTH	R2, R2
0x182E	0x189C    ADDS	R4, R3, R2
0x1830	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x1832	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 241 :: 		
0x1834	0xF205020E  ADDW	R2, R5, #14
0x1838	0x1CD3    ADDS	R3, R2, #3
0x183A	0x0AE2    LSRS	R2, R4, #11
0x183C	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 242 :: 		
0x183E	0xF205020E  ADDW	R2, R5, #14
0x1842	0x1D13    ADDS	R3, R2, #4
0x1844	0x0942    LSRS	R2, R0, #5
0x1846	0xB292    UXTH	R2, R2
0x1848	0xF002023F  AND	R2, R2, #63
0x184C	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 243 :: 		
0x184E	0xF205020E  ADDW	R2, R5, #14
0x1852	0x1D53    ADDS	R3, R2, #5
0x1854	0xF000021F  AND	R2, R0, #31
0x1858	0xB292    UXTH	R2, R2
; i end address is: 0 (R0)
0x185A	0x0052    LSLS	R2, R2, #1
0x185C	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 246 :: 		
0x185E	0xF2060210  ADDW	R2, R6, #16
0x1862	0x7813    LDRB	R3, [R2, #0]
0x1864	0x1C52    ADDS	R2, R2, #1
0x1866	0x7812    LDRB	R2, [R2, #0]
0x1868	0x0212    LSLS	R2, R2, #8
0x186A	0xB292    UXTH	R2, R2
0x186C	0x189C    ADDS	R4, R3, R2
0x186E	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x1870	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 247 :: 		
0x1872	0xF205020E  ADDW	R2, R5, #14
0x1876	0x1C93    ADDS	R3, R2, #2
0x1878	0xF004021F  AND	R2, R4, #31
0x187C	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 248 :: 		
0x187E	0xF205020E  ADDW	R2, R5, #14
0x1882	0x1C53    ADDS	R3, R2, #1
0x1884	0x0942    LSRS	R2, R0, #5
0x1886	0xB292    UXTH	R2, R2
0x1888	0xF002020F  AND	R2, R2, #15
0x188C	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 249 :: 		
0x188E	0xF205030E  ADDW	R3, R5, #14
0x1892	0x0A42    LSRS	R2, R0, #9
; i end address is: 0 (R0)
0x1894	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 252 :: 		
0x1896	0xF2060216  ADDW	R2, R6, #22
0x189A	0x7813    LDRB	R3, [R2, #0]
0x189C	0x1C52    ADDS	R2, R2, #1
0x189E	0x7812    LDRB	R2, [R2, #0]
0x18A0	0x0212    LSLS	R2, R2, #8
0x18A2	0xB292    UXTH	R2, R2
0x18A4	0x189C    ADDS	R4, R3, R2
0x18A6	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x18A8	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 253 :: 		
0x18AA	0xF2050214  ADDW	R2, R5, #20
0x18AE	0x1CD3    ADDS	R3, R2, #3
0x18B0	0x0AE2    LSRS	R2, R4, #11
0x18B2	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 254 :: 		
0x18B4	0xF2050214  ADDW	R2, R5, #20
0x18B8	0x1D13    ADDS	R3, R2, #4
0x18BA	0x0942    LSRS	R2, R0, #5
0x18BC	0xB292    UXTH	R2, R2
0x18BE	0xF002023F  AND	R2, R2, #63
0x18C2	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 255 :: 		
0x18C4	0xF2050214  ADDW	R2, R5, #20
0x18C8	0x1D53    ADDS	R3, R2, #5
0x18CA	0xF000021F  AND	R2, R0, #31
0x18CE	0xB292    UXTH	R2, R2
; i end address is: 0 (R0)
0x18D0	0x0052    LSLS	R2, R2, #1
0x18D2	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 258 :: 		
0x18D4	0xF2060218  ADDW	R2, R6, #24
; f16d end address is: 24 (R6)
0x18D8	0x7813    LDRB	R3, [R2, #0]
0x18DA	0x1C52    ADDS	R2, R2, #1
0x18DC	0x7812    LDRB	R2, [R2, #0]
0x18DE	0x0212    LSLS	R2, R2, #8
0x18E0	0xB292    UXTH	R2, R2
0x18E2	0x189C    ADDS	R4, R3, R2
0x18E4	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x18E6	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 259 :: 		
0x18E8	0xF2050214  ADDW	R2, R5, #20
0x18EC	0x1C93    ADDS	R3, R2, #2
0x18EE	0xF004021F  AND	R2, R4, #31
0x18F2	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 260 :: 		
0x18F4	0xF2050214  ADDW	R2, R5, #20
0x18F8	0x1C53    ADDS	R3, R2, #1
0x18FA	0x0942    LSRS	R2, R0, #5
0x18FC	0xB292    UXTH	R2, R2
0x18FE	0xF002020F  AND	R2, R2, #15
0x1902	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 261 :: 		
0x1904	0xF2050314  ADDW	R3, R5, #20
; d end address is: 20 (R5)
0x1908	0x0A42    LSRS	R2, R0, #9
; i end address is: 0 (R0)
0x190A	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 262 :: 		
L_end_f16_DirentToDir:
0x190C	0xF8DDE000  LDR	LR, [SP, #0]
0x1910	0xB002    ADD	SP, SP, #8
0x1912	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_DirentToDir
__Lib_MmcFat16_mkNod:
;__Lib_MmcFat16.c, 795 :: 		
0x36DC	0xB087    SUB	SP, SP, #28
0x36DE	0xF8CDE000  STR	LR, [SP, #0]
0x36E2	0x9004    STR	R0, [SP, #16]
0x36E4	0x9105    STR	R1, [SP, #20]
0x36E6	0x9206    STR	R2, [SP, #24]
;__Lib_MmcFat16.c, 804 :: 		
0x36E8	0x9B04    LDR	R3, [SP, #16]
0x36EA	0x331A    ADDS	R3, #26
0x36EC	0x4618    MOV	R0, R3
0x36EE	0xF7FFFB1F  BL	__Lib_MmcFat16_f16_toInt+0
0x36F2	0x9B06    LDR	R3, [SP, #24]
0x36F4	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 805 :: 		
0x36F6	0x9B06    LDR	R3, [SP, #24]
0x36F8	0x881B    LDRH	R3, [R3, #0]
0x36FA	0xB9B3    CBNZ	R3, L___Lib_MmcFat16_mkNod118
;__Lib_MmcFat16.c, 807 :: 		
0x36FC	0xF7FDFF56  BL	__Lib_MmcFat16_getFatFreeCluster+0
0x3700	0x9B06    LDR	R3, [SP, #24]
0x3702	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 809 :: 		
0x3704	0x9B06    LDR	R3, [SP, #24]
0x3706	0x881C    LDRH	R4, [R3, #0]
0x3708	0xF64F73FF  MOVW	R3, #65535
0x370C	0x429C    CMP	R4, R3
0x370E	0xD105    BNE	L___Lib_MmcFat16_mkNod119
;__Lib_MmcFat16.c, 811 :: 		
0x3710	0x2404    MOVS	R4, #4
0x3712	0x4B67    LDR	R3, [PC, #412]
0x3714	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 812 :: 		
0x3716	0x20FF    MOVS	R0, #-1
0x3718	0xB240    SXTB	R0, R0
0x371A	0xE0C5    B	L_end_mkNod
;__Lib_MmcFat16.c, 813 :: 		
L___Lib_MmcFat16_mkNod119:
;__Lib_MmcFat16.c, 816 :: 		
0x371C	0x9B06    LDR	R3, [SP, #24]
0x371E	0x881B    LDRH	R3, [R3, #0]
0x3720	0xF64F71FF  MOVW	R1, #65535
0x3724	0xB298    UXTH	R0, R3
0x3726	0xF7FDFFB3  BL	__Lib_MmcFat16_putFatEntry+0
;__Lib_MmcFat16.c, 817 :: 		
L___Lib_MmcFat16_mkNod118:
;__Lib_MmcFat16.c, 820 :: 		
0x372A	0x9B06    LDR	R3, [SP, #24]
0x372C	0x881B    LDRH	R3, [R3, #0]
0x372E	0x1E9C    SUBS	R4, R3, #2
0x3730	0x4B60    LDR	R3, [PC, #384]
0x3732	0x881B    LDRH	R3, [R3, #0]
0x3734	0x435C    MULS	R4, R3, R4
0x3736	0x4B60    LDR	R3, [PC, #384]
0x3738	0x681B    LDR	R3, [R3, #0]
0x373A	0x191C    ADDS	R4, R3, R4
0x373C	0x9B05    LDR	R3, [SP, #20]
0x373E	0x601C    STR	R4, [R3, #0]
;__Lib_MmcFat16.c, 823 :: 		
0x3740	0x4B5E    LDR	R3, [PC, #376]
0x3742	0x681C    LDR	R4, [R3, #0]
0x3744	0x4B5E    LDR	R3, [PC, #376]
0x3746	0x681B    LDR	R3, [R3, #0]
0x3748	0x42A3    CMP	R3, R4
0x374A	0xD104    BNE	L___Lib_MmcFat16_mkNod120
;__Lib_MmcFat16.c, 824 :: 		
0x374C	0x4B5D    LDR	R3, [PC, #372]
0x374E	0x881B    LDRH	R3, [R3, #0]
0x3750	0xF8AD300A  STRH	R3, [SP, #10]
0x3754	0xE006    B	L___Lib_MmcFat16_mkNod121
L___Lib_MmcFat16_mkNod120:
;__Lib_MmcFat16.c, 826 :: 		
0x3756	0x4B5C    LDR	R3, [PC, #368]
0x3758	0x881C    LDRH	R4, [R3, #0]
0x375A	0x4B56    LDR	R3, [PC, #344]
0x375C	0x881B    LDRH	R3, [R3, #0]
0x375E	0x4363    MULS	R3, R4, R3
0x3760	0xF8AD300A  STRH	R3, [SP, #10]
L___Lib_MmcFat16_mkNod121:
;__Lib_MmcFat16.c, 829 :: 		
0x3764	0x4B56    LDR	R3, [PC, #344]
0x3766	0x681B    LDR	R3, [R3, #0]
0x3768	0x9303    STR	R3, [SP, #12]
;__Lib_MmcFat16.c, 830 :: 		
; free start address is: 0 (R0)
0x376A	0x4858    LDR	R0, [PC, #352]
;__Lib_MmcFat16.c, 832 :: 		
0x376C	0x9001    STR	R0, [SP, #4]
0x376E	0x9803    LDR	R0, [SP, #12]
0x3770	0xF7FFFAC2  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 833 :: 		
0x3774	0x2401    MOVS	R4, #1
0x3776	0x4B56    LDR	R3, [PC, #344]
0x3778	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 834 :: 		
0x377A	0x4854    LDR	R0, [PC, #336]
0x377C	0xF7FEFE32  BL	_Mmc_Multi_Read_Sector+0
0x3780	0x9801    LDR	R0, [SP, #4]
;__Lib_MmcFat16.c, 835 :: 		
0x3782	0x2300    MOVS	R3, #0
0x3784	0xF8AD3008  STRH	R3, [SP, #8]
; free end address is: 0 (R0)
0x3788	0x4601    MOV	R1, R0
L___Lib_MmcFat16_mkNod122:
; free start address is: 4 (R1)
0x378A	0xF8BD400A  LDRH	R4, [SP, #10]
0x378E	0xF8BD3008  LDRH	R3, [SP, #8]
0x3792	0x42A3    CMP	R3, R4
0x3794	0xF080807A  BCS	L___Lib_MmcFat16_mkNod123
;__Lib_MmcFat16.c, 838 :: 		
0x3798	0x780B    LDRB	R3, [R1, #0]
0x379A	0x2BE5    CMP	R3, #229
0x379C	0xD003    BEQ	L___Lib_MmcFat16_mkNod435
0x379E	0x780B    LDRB	R3, [R1, #0]
0x37A0	0x2B20    CMP	R3, #32
0x37A2	0xD300    BCC	L___Lib_MmcFat16_mkNod434
0x37A4	0xE05A    B	L___Lib_MmcFat16_mkNod127
L___Lib_MmcFat16_mkNod435:
L___Lib_MmcFat16_mkNod434:
;__Lib_MmcFat16.c, 840 :: 		
0x37A6	0x9101    STR	R1, [SP, #4]
0x37A8	0xF7FEF8CE  BL	_Mmc_Multi_Read_Stop+0
0x37AC	0x9901    LDR	R1, [SP, #4]
0x37AE	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod128
; free end address is: 4 (R1)
;__Lib_MmcFat16.c, 842 :: 		
0x37B0	0x2410    MOVS	R4, #16
0x37B2	0x4B3F    LDR	R3, [PC, #252]
0x37B4	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 843 :: 		
0x37B6	0x20FF    MOVS	R0, #-1
0x37B8	0xB240    SXTB	R0, R0
0x37BA	0xE075    B	L_end_mkNod
;__Lib_MmcFat16.c, 844 :: 		
L___Lib_MmcFat16_mkNod128:
;__Lib_MmcFat16.c, 847 :: 		
; free start address is: 4 (R1)
0x37BC	0x9101    STR	R1, [SP, #4]
0x37BE	0x2220    MOVS	R2, #32
0x37C0	0xB212    SXTH	R2, R2
0x37C2	0x4608    MOV	R0, R1
0x37C4	0x9904    LDR	R1, [SP, #16]
0x37C6	0xF7FFFD63  BL	_memcpy+0
0x37CA	0x9901    LDR	R1, [SP, #4]
;__Lib_MmcFat16.c, 848 :: 		
0x37CC	0xF201041A  ADDW	R4, R1, #26
0x37D0	0x9B06    LDR	R3, [SP, #24]
0x37D2	0x881B    LDRH	R3, [R3, #0]
0x37D4	0xF00303FF  AND	R3, R3, #255
0x37D8	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 849 :: 		
0x37DA	0xF201031A  ADDW	R3, R1, #26
0x37DE	0x1C5C    ADDS	R4, R3, #1
0x37E0	0x9B06    LDR	R3, [SP, #24]
0x37E2	0x881B    LDRH	R3, [R3, #0]
0x37E4	0x0A1B    LSRS	R3, R3, #8
0x37E6	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 852 :: 		
0x37E8	0xF201040E  ADDW	R4, R1, #14
0x37EC	0x4B39    LDR	R3, [PC, #228]
0x37EE	0x781B    LDRB	R3, [R3, #0]
0x37F0	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 853 :: 		
0x37F2	0xF201030E  ADDW	R3, R1, #14
0x37F6	0x1C5C    ADDS	R4, R3, #1
0x37F8	0x4E37    LDR	R6, [PC, #220]
0x37FA	0x7833    LDRB	R3, [R6, #0]
0x37FC	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 854 :: 		
0x37FE	0xF2010410  ADDW	R4, R1, #16
0x3802	0x4B36    LDR	R3, [PC, #216]
0x3804	0x781B    LDRB	R3, [R3, #0]
0x3806	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 855 :: 		
0x3808	0xF2010310  ADDW	R3, R1, #16
0x380C	0x1C5C    ADDS	R4, R3, #1
0x380E	0x4D34    LDR	R5, [PC, #208]
0x3810	0x782B    LDRB	R3, [R5, #0]
0x3812	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 858 :: 		
0x3814	0xF2010416  ADDW	R4, R1, #22
0x3818	0x4B2E    LDR	R3, [PC, #184]
0x381A	0x781B    LDRB	R3, [R3, #0]
0x381C	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 859 :: 		
0x381E	0xF2010316  ADDW	R3, R1, #22
0x3822	0x1C5C    ADDS	R4, R3, #1
0x3824	0x4633    MOV	R3, R6
0x3826	0x781B    LDRB	R3, [R3, #0]
0x3828	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 860 :: 		
0x382A	0xF2010418  ADDW	R4, R1, #24
0x382E	0x4B2B    LDR	R3, [PC, #172]
0x3830	0x781B    LDRB	R3, [R3, #0]
0x3832	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 861 :: 		
0x3834	0xF2010318  ADDW	R3, R1, #24
; free end address is: 4 (R1)
0x3838	0x1C5C    ADDS	R4, R3, #1
0x383A	0x462B    MOV	R3, R5
0x383C	0x781B    LDRB	R3, [R3, #0]
0x383E	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 863 :: 		
0x3840	0x4922    LDR	R1, [PC, #136]
0x3842	0x9803    LDR	R0, [SP, #12]
0x3844	0xF7FDFAD0  BL	_Mmc_Write_Sector+0
0x3848	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod129
;__Lib_MmcFat16.c, 865 :: 		
0x384A	0x2405    MOVS	R4, #5
0x384C	0x4B18    LDR	R3, [PC, #96]
0x384E	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 866 :: 		
0x3850	0x20FF    MOVS	R0, #-1
0x3852	0xB240    SXTB	R0, R0
0x3854	0xE028    B	L_end_mkNod
;__Lib_MmcFat16.c, 867 :: 		
L___Lib_MmcFat16_mkNod129:
;__Lib_MmcFat16.c, 869 :: 		
0x3856	0x2000    MOVS	R0, #0
0x3858	0xB240    SXTB	R0, R0
0x385A	0xE025    B	L_end_mkNod
;__Lib_MmcFat16.c, 870 :: 		
L___Lib_MmcFat16_mkNod127:
;__Lib_MmcFat16.c, 871 :: 		
; free start address is: 4 (R1)
0x385C	0xF2010420  ADDW	R4, R1, #32
; free end address is: 4 (R1)
; free start address is: 28 (R7)
0x3860	0x4627    MOV	R7, R4
;__Lib_MmcFat16.c, 872 :: 		
0x3862	0x4B20    LDR	R3, [PC, #128]
0x3864	0x681B    LDR	R3, [R3, #0]
0x3866	0x429C    CMP	R4, R3
0x3868	0xD109    BNE	L___Lib_MmcFat16_mkNod436
; free end address is: 28 (R7)
;__Lib_MmcFat16.c, 874 :: 		
0x386A	0x9B03    LDR	R3, [SP, #12]
0x386C	0x1C5B    ADDS	R3, R3, #1
0x386E	0x9303    STR	R3, [SP, #12]
;__Lib_MmcFat16.c, 875 :: 		
; free start address is: 28 (R7)
0x3870	0x4F16    LDR	R7, [PC, #88]
;__Lib_MmcFat16.c, 876 :: 		
0x3872	0x9701    STR	R7, [SP, #4]
0x3874	0x4815    LDR	R0, [PC, #84]
0x3876	0xF7FEFDB5  BL	_Mmc_Multi_Read_Sector+0
; free end address is: 28 (R7)
0x387A	0x9F01    LDR	R7, [SP, #4]
;__Lib_MmcFat16.c, 877 :: 		
0x387C	0xE7FF    B	L___Lib_MmcFat16_mkNod130
L___Lib_MmcFat16_mkNod436:
;__Lib_MmcFat16.c, 872 :: 		
;__Lib_MmcFat16.c, 877 :: 		
L___Lib_MmcFat16_mkNod130:
;__Lib_MmcFat16.c, 835 :: 		
; free start address is: 28 (R7)
0x387E	0xF8BD3008  LDRH	R3, [SP, #8]
0x3882	0x1C5B    ADDS	R3, R3, #1
0x3884	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_MmcFat16.c, 878 :: 		
0x3888	0x4639    MOV	R1, R7
; free end address is: 28 (R7)
0x388A	0xE77E    B	L___Lib_MmcFat16_mkNod122
L___Lib_MmcFat16_mkNod123:
;__Lib_MmcFat16.c, 880 :: 		
0x388C	0xF7FEF85C  BL	_Mmc_Multi_Read_Stop+0
0x3890	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod131
;__Lib_MmcFat16.c, 882 :: 		
0x3892	0x2410    MOVS	R4, #16
0x3894	0x4B06    LDR	R3, [PC, #24]
0x3896	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 883 :: 		
0x3898	0x20FF    MOVS	R0, #-1
0x389A	0xB240    SXTB	R0, R0
0x389C	0xE004    B	L_end_mkNod
;__Lib_MmcFat16.c, 884 :: 		
L___Lib_MmcFat16_mkNod131:
;__Lib_MmcFat16.c, 887 :: 		
0x389E	0x2406    MOVS	R4, #6
0x38A0	0x4B03    LDR	R3, [PC, #12]
0x38A2	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 888 :: 		
0x38A4	0x20FF    MOVS	R0, #-1
0x38A6	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 889 :: 		
L_end_mkNod:
0x38A8	0xF8DDE000  LDR	LR, [SP, #0]
0x38AC	0xB007    ADD	SP, SP, #28
0x38AE	0x4770    BX	LR
0x38B0	0x01892000  	___f16_errno+0
0x38B4	0x040A2000  	__Lib_MmcFat16_f16_boot+2
0x38B8	0x041C2000  	__Lib_MmcFat16_f16_boot+20
0x38BC	0x04182000  	__Lib_MmcFat16_f16_boot+16
0x38C0	0x06982000  	__Lib_MmcFat16_f16_currentDir+0
0x38C4	0x04102000  	__Lib_MmcFat16_f16_boot+8
0x38C8	0x04722000  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x38CC	0x04742000  	_f16_sector+0
0x38D0	0x06742000  	_f16_sector+512
0x38D4	0x06A22000  	__Lib_MmcFat16_f16_time+0
0x38D8	0x06A32000  	__Lib_MmcFat16_f16_time+1
0x38DC	0x06A82000  	__Lib_MmcFat16_f16_date+0
0x38E0	0x06A92000  	__Lib_MmcFat16_f16_date+1
0x38E4	0x069C2000  	__Lib_MmcFat16_f16_sectBuffEnd+0
; end of __Lib_MmcFat16_mkNod
__Lib_MmcFat16_getFatFreeCluster:
;__Lib_MmcFat16.c, 505 :: 		
0x15AC	0xB083    SUB	SP, SP, #12
0x15AE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 514 :: 		
0x15B2	0x4A30    LDR	R2, [PC, #192]
0x15B4	0x8811    LDRH	R1, [R2, #0]
0x15B6	0x4830    LDR	R0, [PC, #192]
0x15B8	0x8800    LDRH	R0, [R0, #0]
0x15BA	0x4348    MULS	R0, R1, R0
0x15BC	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_MmcFat16.c, 516 :: 		
0x15C0	0x2002    MOVS	R0, #2
0x15C2	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 518 :: 		
0x15C6	0x4610    MOV	R0, R2
0x15C8	0x8801    LDRH	R1, [R0, #0]
0x15CA	0xF2400002  MOVW	R0, #2
0x15CE	0xFBB0F0F1  UDIV	R0, R0, R1
0x15D2	0xB280    UXTH	R0, R0
; s start address is: 4 (R1)
0x15D4	0xB281    UXTH	R1, R0
;__Lib_MmcFat16.c, 519 :: 		
0x15D6	0x4829    LDR	R0, [PC, #164]
0x15D8	0x6800    LDR	R0, [R0, #0]
0x15DA	0x180B    ADDS	R3, R1, R0
; s end address is: 4 (R1)
;__Lib_MmcFat16.c, 521 :: 		
0x15DC	0x4610    MOV	R0, R2
0x15DE	0x8802    LDRH	R2, [R0, #0]
0x15E0	0xF2400102  MOVW	R1, #2
0x15E4	0xFBB1F0F2  UDIV	R0, R1, R2
0x15E8	0xFB021010  MLS	R0, R2, R0, R1
0x15EC	0xB280    UXTH	R0, R0
;__Lib_MmcFat16.c, 522 :: 		
0x15EE	0x0041    LSLS	R1, R0, #1
0x15F0	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 524 :: 		
0x15F2	0x4823    LDR	R0, [PC, #140]
0x15F4	0x1840    ADDS	R0, R0, R1
0x15F6	0x9002    STR	R0, [SP, #8]
;__Lib_MmcFat16.c, 526 :: 		
0x15F8	0x4618    MOV	R0, R3
0x15FA	0xF001FB7D  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 527 :: 		
0x15FE	0x2101    MOVS	R1, #1
0x1600	0x4820    LDR	R0, [PC, #128]
0x1602	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 528 :: 		
0x1604	0x481E    LDR	R0, [PC, #120]
0x1606	0xF000FEED  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 529 :: 		
L___Lib_MmcFat16_getFatFreeCluster76:
0x160A	0xF8BD1004  LDRH	R1, [SP, #4]
0x160E	0xF8BD0006  LDRH	R0, [SP, #6]
0x1612	0x4288    CMP	R0, R1
0x1614	0xD215    BCS	L___Lib_MmcFat16_getFatFreeCluster77
;__Lib_MmcFat16.c, 531 :: 		
0x1616	0x9802    LDR	R0, [SP, #8]
0x1618	0x8800    LDRH	R0, [R0, #0]
0x161A	0xB900    CBNZ	R0, L___Lib_MmcFat16_getFatFreeCluster78
;__Lib_MmcFat16.c, 532 :: 		
0x161C	0xE011    B	L___Lib_MmcFat16_getFatFreeCluster77
L___Lib_MmcFat16_getFatFreeCluster78:
;__Lib_MmcFat16.c, 534 :: 		
0x161E	0x9802    LDR	R0, [SP, #8]
0x1620	0x1C81    ADDS	R1, R0, #2
0x1622	0x9102    STR	R1, [SP, #8]
;__Lib_MmcFat16.c, 535 :: 		
0x1624	0xF8BD0006  LDRH	R0, [SP, #6]
0x1628	0x1C40    ADDS	R0, R0, #1
0x162A	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 537 :: 		
0x162E	0x4816    LDR	R0, [PC, #88]
0x1630	0x6800    LDR	R0, [R0, #0]
0x1632	0x4281    CMP	R1, R0
0x1634	0xD104    BNE	L___Lib_MmcFat16_getFatFreeCluster79
;__Lib_MmcFat16.c, 539 :: 		
0x1636	0x4812    LDR	R0, [PC, #72]
0x1638	0x9002    STR	R0, [SP, #8]
;__Lib_MmcFat16.c, 540 :: 		
0x163A	0x4811    LDR	R0, [PC, #68]
0x163C	0xF000FED2  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 541 :: 		
L___Lib_MmcFat16_getFatFreeCluster79:
;__Lib_MmcFat16.c, 542 :: 		
0x1640	0xE7E3    B	L___Lib_MmcFat16_getFatFreeCluster76
L___Lib_MmcFat16_getFatFreeCluster77:
;__Lib_MmcFat16.c, 544 :: 		
0x1642	0xF000F981  BL	_Mmc_Multi_Read_Stop+0
0x1646	0xB128    CBZ	R0, L___Lib_MmcFat16_getFatFreeCluster80
;__Lib_MmcFat16.c, 546 :: 		
0x1648	0x2110    MOVS	R1, #16
0x164A	0x4810    LDR	R0, [PC, #64]
0x164C	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 547 :: 		
0x164E	0xF64F70FF  MOVW	R0, #65535
0x1652	0xE00A    B	L_end_getFatFreeCluster
;__Lib_MmcFat16.c, 548 :: 		
L___Lib_MmcFat16_getFatFreeCluster80:
;__Lib_MmcFat16.c, 550 :: 		
0x1654	0xF8BD1004  LDRH	R1, [SP, #4]
0x1658	0xF8BD0006  LDRH	R0, [SP, #6]
0x165C	0x4288    CMP	R0, R1
0x165E	0xD102    BNE	L___Lib_MmcFat16_getFatFreeCluster81
;__Lib_MmcFat16.c, 551 :: 		
0x1660	0xF64F70FF  MOVW	R0, #65535
0x1664	0xE001    B	L_end_getFatFreeCluster
L___Lib_MmcFat16_getFatFreeCluster81:
;__Lib_MmcFat16.c, 553 :: 		
0x1666	0xF8BD0006  LDRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 554 :: 		
L_end_getFatFreeCluster:
0x166A	0xF8DDE000  LDR	LR, [SP, #0]
0x166E	0xB003    ADD	SP, SP, #12
0x1670	0x4770    BX	LR
0x1672	0xBF00    NOP
0x1674	0x04222000  	__Lib_MmcFat16_f16_clustPerSect+0
0x1678	0x04122000  	__Lib_MmcFat16_f16_boot+10
0x167C	0x04142000  	__Lib_MmcFat16_f16_boot+12
0x1680	0x04742000  	_f16_sector+0
0x1684	0x06742000  	_f16_sector+512
0x1688	0x069C2000  	__Lib_MmcFat16_f16_sectBuffEnd+0
0x168C	0x01892000  	___f16_errno+0
; end of __Lib_MmcFat16_getFatFreeCluster
__Lib_MmcFat16_putFatEntry:
;__Lib_MmcFat16.c, 456 :: 		
; c start address is: 0 (R0)
0x1690	0xB085    SUB	SP, SP, #20
0x1692	0xF8CDE000  STR	LR, [SP, #0]
0x1696	0xF8AD1010  STRH	R1, [SP, #16]
0x169A	0xB281    UXTH	R1, R0
; c end address is: 0 (R0)
; c start address is: 4 (R1)
;__Lib_MmcFat16.c, 463 :: 		
0x169C	0x4A30    LDR	R2, [PC, #192]
0x169E	0x8812    LDRH	R2, [R2, #0]
0x16A0	0xFBB1F2F2  UDIV	R2, R1, R2
0x16A4	0xB292    UXTH	R2, R2
0x16A6	0x9203    STR	R2, [SP, #12]
;__Lib_MmcFat16.c, 464 :: 		
0x16A8	0x4A2E    LDR	R2, [PC, #184]
0x16AA	0x6813    LDR	R3, [R2, #0]
0x16AC	0x9A03    LDR	R2, [SP, #12]
0x16AE	0x18D4    ADDS	R4, R2, R3
0x16B0	0x9403    STR	R4, [SP, #12]
;__Lib_MmcFat16.c, 466 :: 		
0x16B2	0x2301    MOVS	R3, #1
0x16B4	0x4A2C    LDR	R2, [PC, #176]
0x16B6	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 467 :: 		
0x16B8	0xF8AD1004  STRH	R1, [SP, #4]
0x16BC	0x492B    LDR	R1, [PC, #172]
0x16BE	0x4620    MOV	R0, R4
0x16C0	0xF002FC58  BL	_Mmc_Read_Sector+0
0x16C4	0xF8BD1004  LDRH	R1, [SP, #4]
0x16C8	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry70
; c end address is: 4 (R1)
;__Lib_MmcFat16.c, 469 :: 		
0x16CA	0x2310    MOVS	R3, #16
0x16CC	0x4A28    LDR	R2, [PC, #160]
0x16CE	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 470 :: 		
0x16D0	0xF64F70FF  MOVW	R0, #65535
0x16D4	0xE040    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 471 :: 		
L___Lib_MmcFat16_putFatEntry70:
;__Lib_MmcFat16.c, 474 :: 		
; c start address is: 4 (R1)
0x16D6	0x4A22    LDR	R2, [PC, #136]
0x16D8	0x8813    LDRH	R3, [R2, #0]
0x16DA	0xFBB1F2F3  UDIV	R2, R1, R3
0x16DE	0xFB031212  MLS	R2, R3, R2, R1
0x16E2	0xB292    UXTH	R2, R2
; c end address is: 4 (R1)
;__Lib_MmcFat16.c, 475 :: 		
0x16E4	0x0053    LSLS	R3, R2, #1
0x16E6	0xB29B    UXTH	R3, R3
; o start address is: 0 (R0)
0x16E8	0xB298    UXTH	R0, R3
;__Lib_MmcFat16.c, 478 :: 		
0x16EA	0x4A20    LDR	R2, [PC, #128]
0x16EC	0x18D3    ADDS	R3, R2, R3
0x16EE	0xAC04    ADD	R4, SP, #16
0x16F0	0x7822    LDRB	R2, [R4, #0]
0x16F2	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 479 :: 		
0x16F4	0x1C43    ADDS	R3, R0, #1
0x16F6	0xB29B    UXTH	R3, R3
; o end address is: 0 (R0)
0x16F8	0x4A1C    LDR	R2, [PC, #112]
0x16FA	0x18D3    ADDS	R3, R2, R3
0x16FC	0x1C62    ADDS	R2, R4, #1
0x16FE	0x7812    LDRB	R2, [R2, #0]
0x1700	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 482 :: 		
0x1702	0x491A    LDR	R1, [PC, #104]
0x1704	0x9803    LDR	R0, [SP, #12]
0x1706	0xF7FFFB6F  BL	_Mmc_Write_Sector+0
0x170A	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry71
;__Lib_MmcFat16.c, 484 :: 		
0x170C	0x2305    MOVS	R3, #5
0x170E	0x4A18    LDR	R2, [PC, #96]
0x1710	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 485 :: 		
0x1712	0xF64F70FF  MOVW	R0, #65535
0x1716	0xE01F    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 486 :: 		
L___Lib_MmcFat16_putFatEntry71:
;__Lib_MmcFat16.c, 489 :: 		
0x1718	0x2201    MOVS	R2, #1
0x171A	0xF8AD2008  STRH	R2, [SP, #8]
L___Lib_MmcFat16_putFatEntry72:
0x171E	0x4A15    LDR	R2, [PC, #84]
0x1720	0x7813    LDRB	R3, [R2, #0]
0x1722	0xF8BD2008  LDRH	R2, [SP, #8]
0x1726	0x429A    CMP	R2, R3
0x1728	0xD215    BCS	L___Lib_MmcFat16_putFatEntry73
;__Lib_MmcFat16.c, 491 :: 		
0x172A	0x4A13    LDR	R2, [PC, #76]
0x172C	0x8813    LDRH	R3, [R2, #0]
0x172E	0x9A03    LDR	R2, [SP, #12]
0x1730	0x18D2    ADDS	R2, R2, R3
0x1732	0x9203    STR	R2, [SP, #12]
;__Lib_MmcFat16.c, 492 :: 		
0x1734	0x490D    LDR	R1, [PC, #52]
0x1736	0x4610    MOV	R0, R2
0x1738	0xF7FFFB56  BL	_Mmc_Write_Sector+0
0x173C	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry75
;__Lib_MmcFat16.c, 494 :: 		
0x173E	0x2305    MOVS	R3, #5
0x1740	0x4A0B    LDR	R2, [PC, #44]
0x1742	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 495 :: 		
0x1744	0xF64F70FF  MOVW	R0, #65535
0x1748	0xE006    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 496 :: 		
L___Lib_MmcFat16_putFatEntry75:
;__Lib_MmcFat16.c, 489 :: 		
0x174A	0xF8BD2008  LDRH	R2, [SP, #8]
0x174E	0x1C52    ADDS	R2, R2, #1
0x1750	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_MmcFat16.c, 497 :: 		
0x1754	0xE7E3    B	L___Lib_MmcFat16_putFatEntry72
L___Lib_MmcFat16_putFatEntry73:
;__Lib_MmcFat16.c, 499 :: 		
0x1756	0x2000    MOVS	R0, #0
;__Lib_MmcFat16.c, 500 :: 		
L_end_putFatEntry:
0x1758	0xF8DDE000  LDR	LR, [SP, #0]
0x175C	0xB005    ADD	SP, SP, #20
0x175E	0x4770    BX	LR
0x1760	0x04222000  	__Lib_MmcFat16_f16_clustPerSect+0
0x1764	0x04142000  	__Lib_MmcFat16_f16_boot+12
0x1768	0x06742000  	_f16_sector+512
0x176C	0x04742000  	_f16_sector+0
0x1770	0x01892000  	___f16_errno+0
0x1774	0x040E2000  	__Lib_MmcFat16_f16_boot+6
0x1778	0x04122000  	__Lib_MmcFat16_f16_boot+10
; end of __Lib_MmcFat16_putFatEntry
_Mmc_Write_Sector:
;__Lib_Mmc_SDIO.c, 109 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x0DE8	0xB081    SUB	SP, SP, #4
0x0DEA	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 110 :: 		
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
0x0DEE	0x4C03    LDR	R4, [PC, #12]
0x0DF0	0x6824    LDR	R4, [R4, #0]
0x0DF2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 111 :: 		
L_end_Mmc_Write_Sector:
0x0DF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0DF8	0xB001    ADD	SP, SP, #4
0x0DFA	0x4770    BX	LR
0x0DFC	0x00A82000  	__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr+0
; end of _Mmc_Write_Sector
_Mmc_Fat_Reset:
;__Lib_MmcFat16.c, 1927 :: 		
; size start address is: 0 (R0)
0x6794	0xB082    SUB	SP, SP, #8
0x6796	0xF8CDE000  STR	LR, [SP, #0]
; size end address is: 0 (R0)
; size start address is: 0 (R0)
;__Lib_MmcFat16.c, 1929 :: 		
0x679A	0x490C    LDR	R1, [PC, #48]
0x679C	0x8809    LDRH	R1, [R1, #0]
0x679E	0xF0010101  AND	R1, R1, #1
0x67A2	0xB289    UXTH	R1, R1
0x67A4	0xB929    CBNZ	R1, L_Mmc_Fat_Reset302
;__Lib_MmcFat16.c, 1931 :: 		
0x67A6	0x2100    MOVS	R1, #0
0x67A8	0x6001    STR	R1, [R0, #0]
; size end address is: 0 (R0)
;__Lib_MmcFat16.c, 1932 :: 		
0x67AA	0x2207    MOVS	R2, #7
0x67AC	0x4908    LDR	R1, [PC, #32]
0x67AE	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1933 :: 		
0x67B0	0xE007    B	L_end_Mmc_Fat_Reset
;__Lib_MmcFat16.c, 1934 :: 		
L_Mmc_Fat_Reset302:
;__Lib_MmcFat16.c, 1936 :: 		
; size start address is: 0 (R0)
0x67B2	0x9001    STR	R0, [SP, #4]
0x67B4	0x2000    MOVS	R0, #0
0x67B6	0xF7FFFBC3  BL	_Mmc_Fat_Seek+0
0x67BA	0x9801    LDR	R0, [SP, #4]
;__Lib_MmcFat16.c, 1938 :: 		
0x67BC	0x4905    LDR	R1, [PC, #20]
0x67BE	0x6809    LDR	R1, [R1, #0]
0x67C0	0x6001    STR	R1, [R0, #0]
; size end address is: 0 (R0)
;__Lib_MmcFat16.c, 1939 :: 		
L_end_Mmc_Fat_Reset:
0x67C2	0xF8DDE000  LDR	LR, [SP, #0]
0x67C6	0xB002    ADD	SP, SP, #8
0x67C8	0x4770    BX	LR
0x67CA	0xBF00    NOP
0x67CC	0x04042000  	__Lib_MmcFat16_f16_cFD+28
0x67D0	0x01892000  	___f16_errno+0
0x67D4	0x04002000  	__Lib_MmcFat16_f16_cFD+24
; end of _Mmc_Fat_Reset
_Mmc_Fat_Seek:
;__Lib_MmcFat16.c, 1646 :: 		
; pos start address is: 0 (R0)
0x5F40	0xB082    SUB	SP, SP, #8
0x5F42	0xF8CDE000  STR	LR, [SP, #0]
; pos end address is: 0 (R0)
; pos start address is: 0 (R0)
;__Lib_MmcFat16.c, 1653 :: 		
0x5F46	0x4937    LDR	R1, [PC, #220]
0x5F48	0x8809    LDRH	R1, [R1, #0]
0x5F4A	0xB929    CBNZ	R1, L_Mmc_Fat_Seek240
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1655 :: 		
0x5F4C	0x2207    MOVS	R2, #7
0x5F4E	0x4936    LDR	R1, [PC, #216]
0x5F50	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1656 :: 		
0x5F52	0xF04F30FF  MOV	R0, #-1
0x5F56	0xE061    B	L_end_Mmc_Fat_Seek
;__Lib_MmcFat16.c, 1657 :: 		
L_Mmc_Fat_Seek240:
;__Lib_MmcFat16.c, 1659 :: 		
; pos start address is: 0 (R0)
0x5F58	0x2201    MOVS	R2, #1
0x5F5A	0x4934    LDR	R1, [PC, #208]
0x5F5C	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1664 :: 		
0x5F5E	0x4934    LDR	R1, [PC, #208]
0x5F60	0x6809    LDR	R1, [R1, #0]
0x5F62	0x4288    CMP	R0, R1
0x5F64	0xD904    BLS	L_Mmc_Fat_Seek241
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1666 :: 		
0x5F66	0x4932    LDR	R1, [PC, #200]
0x5F68	0x680A    LDR	R2, [R1, #0]
0x5F6A	0x4932    LDR	R1, [PC, #200]
0x5F6C	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1667 :: 		
0x5F6E	0xE001    B	L_Mmc_Fat_Seek242
L_Mmc_Fat_Seek241:
;__Lib_MmcFat16.c, 1670 :: 		
; pos start address is: 0 (R0)
0x5F70	0x4930    LDR	R1, [PC, #192]
0x5F72	0x6008    STR	R0, [R1, #0]
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1671 :: 		
L_Mmc_Fat_Seek242:
;__Lib_MmcFat16.c, 1676 :: 		
0x5F74	0x4930    LDR	R1, [PC, #192]
0x5F76	0x880A    LDRH	R2, [R1, #0]
0x5F78	0x492E    LDR	R1, [PC, #184]
0x5F7A	0x6809    LDR	R1, [R1, #0]
0x5F7C	0xFBB1F2F2  UDIV	R2, R1, R2
0x5F80	0x492E    LDR	R1, [PC, #184]
0x5F82	0x8809    LDRH	R1, [R1, #0]
0x5F84	0xFBB2F1F1  UDIV	R1, R2, R1
; cl start address is: 0 (R0)
0x5F88	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 1677 :: 		
0x5F8A	0x492D    LDR	R1, [PC, #180]
0x5F8C	0x880A    LDRH	R2, [R1, #0]
0x5F8E	0x492D    LDR	R1, [PC, #180]
0x5F90	0x800A    STRH	R2, [R1, #0]
; cl end address is: 0 (R0)
0x5F92	0xB282    UXTH	R2, R0
;__Lib_MmcFat16.c, 1678 :: 		
L_Mmc_Fat_Seek243:
; cl start address is: 8 (R2)
0x5F94	0x2A00    CMP	R2, #0
0x5F96	0xD91A    BLS	L_Mmc_Fat_Seek244
;__Lib_MmcFat16.c, 1680 :: 		
0x5F98	0x492A    LDR	R1, [PC, #168]
0x5F9A	0x8809    LDRH	R1, [R1, #0]
0x5F9C	0xF8AD2004  STRH	R2, [SP, #4]
0x5FA0	0xB288    UXTH	R0, R1
0x5FA2	0xF7FDFB5F  BL	__Lib_MmcFat16_getFatEntry+0
0x5FA6	0xF8BD2004  LDRH	R2, [SP, #4]
0x5FAA	0x4926    LDR	R1, [PC, #152]
0x5FAC	0x8008    STRH	R0, [R1, #0]
0x5FAE	0xF64F71FF  MOVW	R1, #65535
0x5FB2	0x4288    CMP	R0, R1
0x5FB4	0xD108    BNE	L_Mmc_Fat_Seek245
; cl end address is: 8 (R2)
;__Lib_MmcFat16.c, 1682 :: 		
0x5FB6	0x491E    LDR	R1, [PC, #120]
0x5FB8	0x680A    LDR	R2, [R1, #0]
0x5FBA	0x491E    LDR	R1, [PC, #120]
0x5FBC	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1683 :: 		
0x5FBE	0x220A    MOVS	R2, #10
0x5FC0	0x4919    LDR	R1, [PC, #100]
0x5FC2	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1684 :: 		
0x5FC4	0x2000    MOVS	R0, #0
0x5FC6	0xE029    B	L_end_Mmc_Fat_Seek
;__Lib_MmcFat16.c, 1685 :: 		
L_Mmc_Fat_Seek245:
;__Lib_MmcFat16.c, 1686 :: 		
; cl start address is: 8 (R2)
0x5FC8	0x1E52    SUBS	R2, R2, #1
0x5FCA	0xB292    UXTH	R2, R2
;__Lib_MmcFat16.c, 1687 :: 		
; cl end address is: 8 (R2)
0x5FCC	0xE7E2    B	L_Mmc_Fat_Seek243
L_Mmc_Fat_Seek244:
;__Lib_MmcFat16.c, 1689 :: 		
0x5FCE	0x4E1A    LDR	R6, [PC, #104]
0x5FD0	0x8832    LDRH	R2, [R6, #0]
0x5FD2	0x4D18    LDR	R5, [PC, #96]
0x5FD4	0x6829    LDR	R1, [R5, #0]
0x5FD6	0xFBB1F2F2  UDIV	R2, R1, R2
0x5FDA	0x4C18    LDR	R4, [PC, #96]
0x5FDC	0x8821    LDRH	R1, [R4, #0]
0x5FDE	0xFBB2F3F1  UDIV	R3, R2, R1
0x5FE2	0xFB012313  MLS	R3, R1, R3, R2
0x5FE6	0x4918    LDR	R1, [PC, #96]
0x5FE8	0x800B    STRH	R3, [R1, #0]
;__Lib_MmcFat16.c, 1690 :: 		
0x5FEA	0x4916    LDR	R1, [PC, #88]
0x5FEC	0x8809    LDRH	R1, [R1, #0]
0x5FEE	0x1E8A    SUBS	R2, R1, #2
0x5FF0	0x4621    MOV	R1, R4
0x5FF2	0x8809    LDRH	R1, [R1, #0]
0x5FF4	0x434A    MULS	R2, R1, R2
0x5FF6	0x4915    LDR	R1, [PC, #84]
0x5FF8	0x6809    LDR	R1, [R1, #0]
0x5FFA	0x188A    ADDS	R2, R1, R2
0x5FFC	0xB299    UXTH	R1, R3
0x5FFE	0x1852    ADDS	R2, R2, R1
0x6000	0x4913    LDR	R1, [PC, #76]
0x6002	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1691 :: 		
0x6004	0x4631    MOV	R1, R6
0x6006	0x880B    LDRH	R3, [R1, #0]
0x6008	0x4629    MOV	R1, R5
0x600A	0x6809    LDR	R1, [R1, #0]
0x600C	0xFBB1F2F3  UDIV	R2, R1, R3
0x6010	0xFB031212  MLS	R2, R3, R2, R1
0x6014	0x490F    LDR	R1, [PC, #60]
0x6016	0x800A    STRH	R2, [R1, #0]
;__Lib_MmcFat16.c, 1693 :: 		
0x6018	0x4629    MOV	R1, R5
0x601A	0x6808    LDR	R0, [R1, #0]
;__Lib_MmcFat16.c, 1694 :: 		
L_end_Mmc_Fat_Seek:
0x601C	0xF8DDE000  LDR	LR, [SP, #0]
0x6020	0xB002    ADD	SP, SP, #8
0x6022	0x4770    BX	LR
0x6024	0x04042000  	__Lib_MmcFat16_f16_cFD+28
0x6028	0x01892000  	___f16_errno+0
0x602C	0x06742000  	_f16_sector+512
0x6030	0x04002000  	__Lib_MmcFat16_f16_cFD+24
0x6034	0x03F02000  	__Lib_MmcFat16_f16_cFD+8
0x6038	0x04082000  	__Lib_MmcFat16_f16_boot+0
0x603C	0x040A2000  	__Lib_MmcFat16_f16_boot+2
0x6040	0x03EE2000  	__Lib_MmcFat16_f16_cFD+6
0x6044	0x03F42000  	__Lib_MmcFat16_f16_cFD+12
0x6048	0x03FC2000  	__Lib_MmcFat16_f16_cFD+20
0x604C	0x041C2000  	__Lib_MmcFat16_f16_boot+20
0x6050	0x03F82000  	__Lib_MmcFat16_f16_cFD+16
0x6054	0x03FE2000  	__Lib_MmcFat16_f16_cFD+22
; end of _Mmc_Fat_Seek
__Lib_MmcFat16_getFatEntry:
;__Lib_MmcFat16.c, 428 :: 		
; c start address is: 0 (R0)
0x3664	0xB082    SUB	SP, SP, #8
0x3666	0xF8CDE000  STR	LR, [SP, #0]
0x366A	0xB284    UXTH	R4, R0
; c end address is: 0 (R0)
; c start address is: 16 (R4)
;__Lib_MmcFat16.c, 434 :: 		
0x366C	0x4916    LDR	R1, [PC, #88]
0x366E	0x8809    LDRH	R1, [R1, #0]
0x3670	0xFBB4F1F1  UDIV	R1, R4, R1
0x3674	0xB289    UXTH	R1, R1
; s start address is: 0 (R0)
0x3676	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 435 :: 		
0x3678	0x4914    LDR	R1, [PC, #80]
0x367A	0x6809    LDR	R1, [R1, #0]
0x367C	0x1843    ADDS	R3, R0, R1
; s end address is: 0 (R0)
;__Lib_MmcFat16.c, 437 :: 		
0x367E	0x2201    MOVS	R2, #1
0x3680	0x4913    LDR	R1, [PC, #76]
0x3682	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 438 :: 		
0x3684	0xF8AD4004  STRH	R4, [SP, #4]
0x3688	0x4912    LDR	R1, [PC, #72]
0x368A	0x4618    MOV	R0, R3
0x368C	0xF000FC72  BL	_Mmc_Read_Sector+0
0x3690	0xF8BD4004  LDRH	R4, [SP, #4]
0x3694	0xB128    CBZ	R0, L___Lib_MmcFat16_getFatEntry69
; c end address is: 16 (R4)
;__Lib_MmcFat16.c, 440 :: 		
0x3696	0x2210    MOVS	R2, #16
0x3698	0x490F    LDR	R1, [PC, #60]
0x369A	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 441 :: 		
0x369C	0xF64F70FF  MOVW	R0, #65535
0x36A0	0xE00D    B	L_end_getFatEntry
;__Lib_MmcFat16.c, 442 :: 		
L___Lib_MmcFat16_getFatEntry69:
;__Lib_MmcFat16.c, 445 :: 		
; c start address is: 16 (R4)
0x36A2	0x4909    LDR	R1, [PC, #36]
0x36A4	0x880A    LDRH	R2, [R1, #0]
0x36A6	0xFBB4F1F2  UDIV	R1, R4, R2
0x36AA	0xFB024111  MLS	R1, R2, R1, R4
0x36AE	0xB289    UXTH	R1, R1
; c end address is: 16 (R4)
;__Lib_MmcFat16.c, 446 :: 		
0x36B0	0x004A    LSLS	R2, R1, #1
0x36B2	0xB292    UXTH	R2, R2
;__Lib_MmcFat16.c, 449 :: 		
0x36B4	0x4907    LDR	R1, [PC, #28]
0x36B6	0x1889    ADDS	R1, R1, R2
0x36B8	0x4608    MOV	R0, R1
0x36BA	0xF7FFFB39  BL	__Lib_MmcFat16_f16_toInt+0
;__Lib_MmcFat16.c, 450 :: 		
;__Lib_MmcFat16.c, 451 :: 		
L_end_getFatEntry:
0x36BE	0xF8DDE000  LDR	LR, [SP, #0]
0x36C2	0xB002    ADD	SP, SP, #8
0x36C4	0x4770    BX	LR
0x36C6	0xBF00    NOP
0x36C8	0x04222000  	__Lib_MmcFat16_f16_clustPerSect+0
0x36CC	0x04142000  	__Lib_MmcFat16_f16_boot+12
0x36D0	0x06742000  	_f16_sector+512
0x36D4	0x04742000  	_f16_sector+0
0x36D8	0x01892000  	___f16_errno+0
; end of __Lib_MmcFat16_getFatEntry
_TFT_Set_Ext_Buffer:
;__Lib_TFT.c, 3326 :: 		
; getExtDataPtr start address is: 0 (R0)
0x70EC	0xB081    SUB	SP, SP, #4
; getExtDataPtr end address is: 0 (R0)
; getExtDataPtr start address is: 0 (R0)
;__Lib_TFT.c, 3327 :: 		
0x70EE	0x4902    LDR	R1, [PC, #8]
0x70F0	0x6008    STR	R0, [R1, #0]
; getExtDataPtr end address is: 0 (R0)
;__Lib_TFT.c, 3328 :: 		
L_end_TFT_Set_Ext_Buffer:
0x70F2	0xB001    ADD	SP, SP, #4
0x70F4	0x4770    BX	LR
0x70F6	0xBF00    NOP
0x70F8	0x07282000  	_TFT_Get_Ext_Data_Ptr+0
; end of _TFT_Set_Ext_Buffer
_mensajesEst:
;DSP_Entrega1_SD.c, 107 :: 		void mensajesEst(){
0x6A38	0xB081    SUB	SP, SP, #4
0x6A3A	0xF8CDE000  STR	LR, [SP, #0]
;DSP_Entrega1_SD.c, 110 :: 		TFT_Fill_Screen(CL_WHITE);
0x6A3E	0xF64F70FF  MOVW	R0, #65535
0x6A42	0xF7FFFE5F  BL	_TFT_Fill_Screen+0
;DSP_Entrega1_SD.c, 111 :: 		if(estado_SD==0){
0x6A46	0x4843    LDR	R0, [PC, #268]
0x6A48	0x7800    LDRB	R0, [R0, #0]
0x6A4A	0x2800    CMP	R0, #0
0x6A4C	0xD140    BNE	L_mensajesEst0
;DSP_Entrega1_SD.c, 112 :: 		TFT_Write_Text("MMC_FAT_INIT -> GOOD", 5, 20);
0x6A4E	0x4842    LDR	R0, [PC, #264]
0x6A50	0x2214    MOVS	R2, #20
0x6A52	0x2105    MOVS	R1, #5
0x6A54	0xF7FFFF2C  BL	_TFT_Write_Text+0
;DSP_Entrega1_SD.c, 113 :: 		Delay_ms(delay_msg);
0x6A58	0xF2473753  MOVW	R7, #29523
0x6A5C	0xF2C007CB  MOVT	R7, #203
L_mensajesEst1:
0x6A60	0x1E7F    SUBS	R7, R7, #1
0x6A62	0xD1FD    BNE	L_mensajesEst1
0x6A64	0xBF00    NOP
0x6A66	0xBF00    NOP
0x6A68	0xBF00    NOP
0x6A6A	0xBF00    NOP
0x6A6C	0xBF00    NOP
0x6A6E	0xBF00    NOP
;DSP_Entrega1_SD.c, 115 :: 		if(estado_File == 1){
0x6A70	0x483A    LDR	R0, [PC, #232]
0x6A72	0x8800    LDRH	R0, [R0, #0]
0x6A74	0x2801    CMP	R0, #1
0x6A76	0xD115    BNE	L_mensajesEst3
;DSP_Entrega1_SD.c, 116 :: 		TFT_Fill_Screen(CL_WHITE);
0x6A78	0xF64F70FF  MOVW	R0, #65535
0x6A7C	0xF7FFFE42  BL	_TFT_Fill_Screen+0
;DSP_Entrega1_SD.c, 117 :: 		TFT_Write_Text("Mmc_Fat_Assign -> GOOD", 5, 20);
0x6A80	0x4837    LDR	R0, [PC, #220]
0x6A82	0x2214    MOVS	R2, #20
0x6A84	0x2105    MOVS	R1, #5
0x6A86	0xF7FFFF13  BL	_TFT_Write_Text+0
;DSP_Entrega1_SD.c, 118 :: 		Delay_ms(delay_msg);
0x6A8A	0xF2473753  MOVW	R7, #29523
0x6A8E	0xF2C007CB  MOVT	R7, #203
L_mensajesEst4:
0x6A92	0x1E7F    SUBS	R7, R7, #1
0x6A94	0xD1FD    BNE	L_mensajesEst4
0x6A96	0xBF00    NOP
0x6A98	0xBF00    NOP
0x6A9A	0xBF00    NOP
0x6A9C	0xBF00    NOP
0x6A9E	0xBF00    NOP
0x6AA0	0xBF00    NOP
;DSP_Entrega1_SD.c, 119 :: 		}
0x6AA2	0xE014    B	L_mensajesEst6
L_mensajesEst3:
;DSP_Entrega1_SD.c, 121 :: 		TFT_Fill_Screen(CL_WHITE);
0x6AA4	0xF64F70FF  MOVW	R0, #65535
0x6AA8	0xF7FFFE2C  BL	_TFT_Fill_Screen+0
;DSP_Entrega1_SD.c, 122 :: 		TFT_Write_Text("PROBLEMAS CON EL ARCHIVO FUENTE", 5, 20);
0x6AAC	0x482D    LDR	R0, [PC, #180]
0x6AAE	0x2214    MOVS	R2, #20
0x6AB0	0x2105    MOVS	R1, #5
0x6AB2	0xF7FFFEFD  BL	_TFT_Write_Text+0
;DSP_Entrega1_SD.c, 123 :: 		Delay_ms(delay_msg);
0x6AB6	0xF2473753  MOVW	R7, #29523
0x6ABA	0xF2C007CB  MOVT	R7, #203
0x6ABE	0xBF00    NOP
0x6AC0	0xBF00    NOP
L_mensajesEst7:
0x6AC2	0x1E7F    SUBS	R7, R7, #1
0x6AC4	0xD1FD    BNE	L_mensajesEst7
0x6AC6	0xBF00    NOP
0x6AC8	0xBF00    NOP
0x6ACA	0xBF00    NOP
0x6ACC	0xBF00    NOP
;DSP_Entrega1_SD.c, 124 :: 		}
L_mensajesEst6:
;DSP_Entrega1_SD.c, 125 :: 		}
0x6ACE	0xE03D    B	L_mensajesEst9
L_mensajesEst0:
;DSP_Entrega1_SD.c, 126 :: 		else if(estado_SD==1)
0x6AD0	0x4820    LDR	R0, [PC, #128]
0x6AD2	0x7800    LDRB	R0, [R0, #0]
0x6AD4	0x2801    CMP	R0, #1
0x6AD6	0xD111    BNE	L_mensajesEst10
;DSP_Entrega1_SD.c, 128 :: 		TFT_Write_Text("FAT16 BOOT NF", 5, 20);
0x6AD8	0x4823    LDR	R0, [PC, #140]
0x6ADA	0x2214    MOVS	R2, #20
0x6ADC	0x2105    MOVS	R1, #5
0x6ADE	0xF7FFFEE7  BL	_TFT_Write_Text+0
;DSP_Entrega1_SD.c, 129 :: 		Delay_ms(delay_msg);
0x6AE2	0xF2473753  MOVW	R7, #29523
0x6AE6	0xF2C007CB  MOVT	R7, #203
L_mensajesEst11:
0x6AEA	0x1E7F    SUBS	R7, R7, #1
0x6AEC	0xD1FD    BNE	L_mensajesEst11
0x6AEE	0xBF00    NOP
0x6AF0	0xBF00    NOP
0x6AF2	0xBF00    NOP
0x6AF4	0xBF00    NOP
0x6AF6	0xBF00    NOP
0x6AF8	0xBF00    NOP
;DSP_Entrega1_SD.c, 130 :: 		}
0x6AFA	0xE027    B	L_mensajesEst13
L_mensajesEst10:
;DSP_Entrega1_SD.c, 131 :: 		else if(estado_SD==255)
0x6AFC	0x4815    LDR	R0, [PC, #84]
0x6AFE	0x7800    LDRB	R0, [R0, #0]
0x6B00	0xF1B00FFF  CMP	R0, #255
0x6B04	0xD111    BNE	L_mensajesEst14
;DSP_Entrega1_SD.c, 133 :: 		TFT_Write_Text("SD NOT DETECTED", 5, 20);
0x6B06	0x4819    LDR	R0, [PC, #100]
0x6B08	0x2214    MOVS	R2, #20
0x6B0A	0x2105    MOVS	R1, #5
0x6B0C	0xF7FFFED0  BL	_TFT_Write_Text+0
;DSP_Entrega1_SD.c, 134 :: 		Delay_ms(delay_msg);
0x6B10	0xF2473753  MOVW	R7, #29523
0x6B14	0xF2C007CB  MOVT	R7, #203
L_mensajesEst15:
0x6B18	0x1E7F    SUBS	R7, R7, #1
0x6B1A	0xD1FD    BNE	L_mensajesEst15
0x6B1C	0xBF00    NOP
0x6B1E	0xBF00    NOP
0x6B20	0xBF00    NOP
0x6B22	0xBF00    NOP
0x6B24	0xBF00    NOP
0x6B26	0xBF00    NOP
;DSP_Entrega1_SD.c, 135 :: 		}
0x6B28	0xE010    B	L_mensajesEst17
L_mensajesEst14:
;DSP_Entrega1_SD.c, 138 :: 		TFT_Write_Text("DESCONOCIDO (??)", 5, 20);
0x6B2A	0x4811    LDR	R0, [PC, #68]
0x6B2C	0x2214    MOVS	R2, #20
0x6B2E	0x2105    MOVS	R1, #5
0x6B30	0xF7FFFEBE  BL	_TFT_Write_Text+0
;DSP_Entrega1_SD.c, 139 :: 		Delay_ms(delay_msg);
0x6B34	0xF2473753  MOVW	R7, #29523
0x6B38	0xF2C007CB  MOVT	R7, #203
0x6B3C	0xBF00    NOP
0x6B3E	0xBF00    NOP
L_mensajesEst18:
0x6B40	0x1E7F    SUBS	R7, R7, #1
0x6B42	0xD1FD    BNE	L_mensajesEst18
0x6B44	0xBF00    NOP
0x6B46	0xBF00    NOP
0x6B48	0xBF00    NOP
0x6B4A	0xBF00    NOP
;DSP_Entrega1_SD.c, 140 :: 		}
L_mensajesEst17:
L_mensajesEst13:
L_mensajesEst9:
;DSP_Entrega1_SD.c, 141 :: 		}
L_end_mensajesEst:
0x6B4C	0xF8DDE000  LDR	LR, [SP, #0]
0x6B50	0xB001    ADD	SP, SP, #4
0x6B52	0x4770    BX	LR
0x6B54	0x01882000  	_estado_SD+0
0x6B58	0x00002000  	?lstr1_DSP_Entrega1_SD+0
0x6B5C	0x018A2000  	_estado_File+0
0x6B60	0x00152000  	?lstr2_DSP_Entrega1_SD+0
0x6B64	0x002C2000  	?lstr3_DSP_Entrega1_SD+0
0x6B68	0x004C2000  	?lstr4_DSP_Entrega1_SD+0
0x6B6C	0x005A2000  	?lstr5_DSP_Entrega1_SD+0
0x6B70	0x006A2000  	?lstr6_DSP_Entrega1_SD+0
; end of _mensajesEst
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0x6704	0xB084    SUB	SP, SP, #16
0x6706	0xF8CDE000  STR	LR, [SP, #0]
0x670A	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0x670E	0x2200    MOVS	R2, #0
0x6710	0xB252    SXTB	R2, R2
0x6712	0x491A    LDR	R1, [PC, #104]
0x6714	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0x6716	0xF7FEFA11  BL	__Lib_TFT_Is_SSD1963_Set+0
0x671A	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0x671C	0x4918    LDR	R1, [PC, #96]
0x671E	0x8809    LDRH	R1, [R1, #0]
0x6720	0x1E4C    SUBS	R4, R1, #1
0x6722	0x4918    LDR	R1, [PC, #96]
0x6724	0x8809    LDRH	R1, [R1, #0]
0x6726	0x1E49    SUBS	R1, R1, #1
0x6728	0xB2A3    UXTH	R3, R4
0x672A	0xB28A    UXTH	R2, R1
0x672C	0x2100    MOVS	R1, #0
0x672E	0x2000    MOVS	R0, #0
0x6730	0x4C15    LDR	R4, [PC, #84]
0x6732	0x6824    LDR	R4, [R4, #0]
0x6734	0x47A0    BLX	R4
0x6736	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0x6738	0x2100    MOVS	R1, #0
0x673A	0x2000    MOVS	R0, #0
0x673C	0x4C13    LDR	R4, [PC, #76]
0x673E	0x6824    LDR	R4, [R4, #0]
0x6740	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0x6742	0x4910    LDR	R1, [PC, #64]
0x6744	0x880A    LDRH	R2, [R1, #0]
0x6746	0x490E    LDR	R1, [PC, #56]
0x6748	0x8809    LDRH	R1, [R1, #0]
0x674A	0x4351    MULS	R1, R2, R1
0x674C	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0x674E	0x2100    MOVS	R1, #0
0x6750	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x6752	0x9A02    LDR	R2, [SP, #8]
0x6754	0x9901    LDR	R1, [SP, #4]
0x6756	0x4291    CMP	R1, R2
0x6758	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0x675A	0xF8BD000C  LDRH	R0, [SP, #12]
0x675E	0x4C0C    LDR	R4, [PC, #48]
0x6760	0x6824    LDR	R4, [R4, #0]
0x6762	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0x6764	0x9901    LDR	R1, [SP, #4]
0x6766	0x1C49    ADDS	R1, R1, #1
0x6768	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0x676A	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0x676C	0x2201    MOVS	R2, #1
0x676E	0xB252    SXTB	R2, R2
0x6770	0x4902    LDR	R1, [PC, #8]
0x6772	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0x6774	0xF8DDE000  LDR	LR, [SP, #0]
0x6778	0xB004    ADD	SP, SP, #16
0x677A	0x4770    BX	LR
0x677C	0x82804240  	TFT_CS+0
0x6780	0x070C2000  	_TFT_DISP_HEIGHT+0
0x6784	0x06AA2000  	_TFT_DISP_WIDTH+0
0x6788	0x07102000  	_TFT_SSD1963_Set_Address_Ptr+0
0x678C	0x07142000  	_TFT_Set_Address_Ptr+0
0x6790	0x07182000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x4BC4	0xB083    SUB	SP, SP, #12
0x4BC6	0xF8CDE000  STR	LR, [SP, #0]
0x4BCA	0xB29E    UXTH	R6, R3
0x4BCC	0xB293    UXTH	R3, R2
0x4BCE	0xB28A    UXTH	R2, R1
0x4BD0	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x4BD2	0x4C49    LDR	R4, [PC, #292]
0x4BD4	0x8824    LDRH	R4, [R4, #0]
0x4BD6	0xF5B47FF0  CMP	R4, #480
0x4BDA	0xD805    BHI	L__TFT_Set_Address_SSD1963II224
0x4BDC	0x4C47    LDR	R4, [PC, #284]
0x4BDE	0x8824    LDRH	R4, [R4, #0]
0x4BE0	0xF5B47FF0  CMP	R4, #480
0x4BE4	0xD800    BHI	L__TFT_Set_Address_SSD1963II223
0x4BE6	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II224:
L__TFT_Set_Address_SSD1963II223:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x4BE8	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x4BEC	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x4BF0	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x4BF2	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x4BF6	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x4BFA	0x4C41    LDR	R4, [PC, #260]
0x4BFC	0x7824    LDRB	R4, [R4, #0]
0x4BFE	0x2C5A    CMP	R4, #90
0x4C00	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x4C02	0xF7FEFB3F  BL	_Is_TFT_Rotated_180+0
0x4C06	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x4C08	0xF1A80501  SUB	R5, R8, #1
0x4C0C	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x4C0E	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x4C10	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x4C14	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x4C16	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x4C1A	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x4C1E	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x4C22	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x4C24	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x4C28	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x4C2C	0x1E7D    SUBS	R5, R7, #1
0x4C2E	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x4C30	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x4C32	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x4C36	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x4C38	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x4C3C	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x4C3E	0xF7FEFB21  BL	_Is_TFT_Rotated_180+0
0x4C42	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x4C44	0xF1A80501  SUB	R5, R8, #1
0x4C48	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x4C4A	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x4C4C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x4C50	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x4C52	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x4C56	0x1E7D    SUBS	R5, R7, #1
0x4C58	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x4C5A	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x4C5C	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x4C60	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x4C62	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x4C66	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x4C68	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x4C6C	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x4C70	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x4C74	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x4C78	0x202A    MOVS	R0, #42
0x4C7A	0x4C22    LDR	R4, [PC, #136]
0x4C7C	0x6824    LDR	R4, [R4, #0]
0x4C7E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x4C80	0xF8BD4004  LDRH	R4, [SP, #4]
0x4C84	0x0A24    LSRS	R4, R4, #8
0x4C86	0xB2E0    UXTB	R0, R4
0x4C88	0x4C1F    LDR	R4, [PC, #124]
0x4C8A	0x6824    LDR	R4, [R4, #0]
0x4C8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x4C8E	0xF8BD0004  LDRH	R0, [SP, #4]
0x4C92	0x4C1D    LDR	R4, [PC, #116]
0x4C94	0x6824    LDR	R4, [R4, #0]
0x4C96	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x4C98	0xF8BD4006  LDRH	R4, [SP, #6]
0x4C9C	0x0A24    LSRS	R4, R4, #8
0x4C9E	0xB2E0    UXTB	R0, R4
0x4CA0	0x4C19    LDR	R4, [PC, #100]
0x4CA2	0x6824    LDR	R4, [R4, #0]
0x4CA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x4CA6	0xF8BD0006  LDRH	R0, [SP, #6]
0x4CAA	0x4C17    LDR	R4, [PC, #92]
0x4CAC	0x6824    LDR	R4, [R4, #0]
0x4CAE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x4CB0	0x202B    MOVS	R0, #43
0x4CB2	0x4C14    LDR	R4, [PC, #80]
0x4CB4	0x6824    LDR	R4, [R4, #0]
0x4CB6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x4CB8	0xF8BD4008  LDRH	R4, [SP, #8]
0x4CBC	0x0A24    LSRS	R4, R4, #8
0x4CBE	0xB2E0    UXTB	R0, R4
0x4CC0	0x4C11    LDR	R4, [PC, #68]
0x4CC2	0x6824    LDR	R4, [R4, #0]
0x4CC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x4CC6	0xF8BD0008  LDRH	R0, [SP, #8]
0x4CCA	0x4C0F    LDR	R4, [PC, #60]
0x4CCC	0x6824    LDR	R4, [R4, #0]
0x4CCE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x4CD0	0xF8BD400A  LDRH	R4, [SP, #10]
0x4CD4	0x0A24    LSRS	R4, R4, #8
0x4CD6	0xB2E0    UXTB	R0, R4
0x4CD8	0x4C0B    LDR	R4, [PC, #44]
0x4CDA	0x6824    LDR	R4, [R4, #0]
0x4CDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x4CDE	0xF8BD000A  LDRH	R0, [SP, #10]
0x4CE2	0x4C09    LDR	R4, [PC, #36]
0x4CE4	0x6824    LDR	R4, [R4, #0]
0x4CE6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x4CE8	0x202C    MOVS	R0, #44
0x4CEA	0x4C06    LDR	R4, [PC, #24]
0x4CEC	0x6824    LDR	R4, [R4, #0]
0x4CEE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x4CF0	0xF8DDE000  LDR	LR, [SP, #0]
0x4CF4	0xB003    ADD	SP, SP, #12
0x4CF6	0x4770    BX	LR
0x4CF8	0x06AA2000  	_TFT_DISP_WIDTH+0
0x4CFC	0x070C2000  	_TFT_DISP_HEIGHT+0
0x4D00	0x00BE2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x4D04	0x074C2000  	_TFT_Set_Index_Ptr+0
0x4D08	0x07502000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x4B4C	0xB083    SUB	SP, SP, #12
0x4B4E	0xF8CDE000  STR	LR, [SP, #0]
0x4B52	0xF8AD0004  STRH	R0, [SP, #4]
0x4B56	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x4B5A	0x2002    MOVS	R0, #2
0x4B5C	0x4C17    LDR	R4, [PC, #92]
0x4B5E	0x6824    LDR	R4, [R4, #0]
0x4B60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x4B62	0xF8BD2004  LDRH	R2, [SP, #4]
0x4B66	0x0A14    LSRS	R4, R2, #8
0x4B68	0xB2E0    UXTB	R0, R4
0x4B6A	0x4C15    LDR	R4, [PC, #84]
0x4B6C	0x6824    LDR	R4, [R4, #0]
0x4B6E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x4B70	0x2003    MOVS	R0, #3
0x4B72	0x4C12    LDR	R4, [PC, #72]
0x4B74	0x6824    LDR	R4, [R4, #0]
0x4B76	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x4B78	0xF8BD0004  LDRH	R0, [SP, #4]
0x4B7C	0x4C10    LDR	R4, [PC, #64]
0x4B7E	0x6824    LDR	R4, [R4, #0]
0x4B80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x4B82	0x2006    MOVS	R0, #6
0x4B84	0x4C0D    LDR	R4, [PC, #52]
0x4B86	0x6824    LDR	R4, [R4, #0]
0x4B88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x4B8A	0xF8BD2008  LDRH	R2, [SP, #8]
0x4B8E	0x0A14    LSRS	R4, R2, #8
0x4B90	0xB2E0    UXTB	R0, R4
0x4B92	0x4C0B    LDR	R4, [PC, #44]
0x4B94	0x6824    LDR	R4, [R4, #0]
0x4B96	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x4B98	0x2007    MOVS	R0, #7
0x4B9A	0x4C08    LDR	R4, [PC, #32]
0x4B9C	0x6824    LDR	R4, [R4, #0]
0x4B9E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x4BA0	0xF8BD0008  LDRH	R0, [SP, #8]
0x4BA4	0x4C06    LDR	R4, [PC, #24]
0x4BA6	0x6824    LDR	R4, [R4, #0]
0x4BA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x4BAA	0x2022    MOVS	R0, #34
0x4BAC	0x4C03    LDR	R4, [PC, #12]
0x4BAE	0x6824    LDR	R4, [R4, #0]
0x4BB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x4BB2	0xF8DDE000  LDR	LR, [SP, #0]
0x4BB6	0xB003    ADD	SP, SP, #12
0x4BB8	0x4770    BX	LR
0x4BBA	0xBF00    NOP
0x4BBC	0x074C2000  	_TFT_Set_Index_Ptr+0
0x4BC0	0x07502000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x4E48	0xB083    SUB	SP, SP, #12
0x4E4A	0xF8CDE000  STR	LR, [SP, #0]
0x4E4E	0xF8AD0004  STRH	R0, [SP, #4]
0x4E52	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x4E56	0x202A    MOVS	R0, #42
0x4E58	0x4C13    LDR	R4, [PC, #76]
0x4E5A	0x6824    LDR	R4, [R4, #0]
0x4E5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x4E5E	0xF8BD2004  LDRH	R2, [SP, #4]
0x4E62	0x0A14    LSRS	R4, R2, #8
0x4E64	0xB2E0    UXTB	R0, R4
0x4E66	0x4C11    LDR	R4, [PC, #68]
0x4E68	0x6824    LDR	R4, [R4, #0]
0x4E6A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x4E6C	0xF8BD0004  LDRH	R0, [SP, #4]
0x4E70	0x4C0E    LDR	R4, [PC, #56]
0x4E72	0x6824    LDR	R4, [R4, #0]
0x4E74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x4E76	0x202B    MOVS	R0, #43
0x4E78	0x4C0B    LDR	R4, [PC, #44]
0x4E7A	0x6824    LDR	R4, [R4, #0]
0x4E7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x4E7E	0xF8BD2008  LDRH	R2, [SP, #8]
0x4E82	0x0A14    LSRS	R4, R2, #8
0x4E84	0xB2E0    UXTB	R0, R4
0x4E86	0x4C09    LDR	R4, [PC, #36]
0x4E88	0x6824    LDR	R4, [R4, #0]
0x4E8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x4E8C	0xF8BD0008  LDRH	R0, [SP, #8]
0x4E90	0x4C06    LDR	R4, [PC, #24]
0x4E92	0x6824    LDR	R4, [R4, #0]
0x4E94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x4E96	0x202C    MOVS	R0, #44
0x4E98	0x4C03    LDR	R4, [PC, #12]
0x4E9A	0x6824    LDR	R4, [R4, #0]
0x4E9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x4E9E	0xF8DDE000  LDR	LR, [SP, #0]
0x4EA2	0xB003    ADD	SP, SP, #12
0x4EA4	0x4770    BX	LR
0x4EA6	0xBF00    NOP
0x4EA8	0x074C2000  	_TFT_Set_Index_Ptr+0
0x4EAC	0x07502000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x4D74	0xB083    SUB	SP, SP, #12
0x4D76	0xF8CDE000  STR	LR, [SP, #0]
0x4D7A	0xF8AD0004  STRH	R0, [SP, #4]
0x4D7E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x4D82	0x4A2E    LDR	R2, [PC, #184]
0x4D84	0x7812    LDRB	R2, [R2, #0]
0x4D86	0x2A5A    CMP	R2, #90
0x4D88	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x4D8A	0x2002    MOVS	R0, #2
0x4D8C	0x4C2C    LDR	R4, [PC, #176]
0x4D8E	0x6824    LDR	R4, [R4, #0]
0x4D90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x4D92	0xF8BD2004  LDRH	R2, [SP, #4]
0x4D96	0x0A14    LSRS	R4, R2, #8
0x4D98	0xB2E0    UXTB	R0, R4
0x4D9A	0x4C2A    LDR	R4, [PC, #168]
0x4D9C	0x6824    LDR	R4, [R4, #0]
0x4D9E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x4DA0	0x2003    MOVS	R0, #3
0x4DA2	0x4C27    LDR	R4, [PC, #156]
0x4DA4	0x6824    LDR	R4, [R4, #0]
0x4DA6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x4DA8	0xF8BD0004  LDRH	R0, [SP, #4]
0x4DAC	0x4C25    LDR	R4, [PC, #148]
0x4DAE	0x6824    LDR	R4, [R4, #0]
0x4DB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x4DB2	0x2006    MOVS	R0, #6
0x4DB4	0x4C22    LDR	R4, [PC, #136]
0x4DB6	0x6824    LDR	R4, [R4, #0]
0x4DB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x4DBA	0xF8BD2008  LDRH	R2, [SP, #8]
0x4DBE	0x0A14    LSRS	R4, R2, #8
0x4DC0	0xB2E0    UXTB	R0, R4
0x4DC2	0x4C20    LDR	R4, [PC, #128]
0x4DC4	0x6824    LDR	R4, [R4, #0]
0x4DC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x4DC8	0x2007    MOVS	R0, #7
0x4DCA	0x4C1D    LDR	R4, [PC, #116]
0x4DCC	0x6824    LDR	R4, [R4, #0]
0x4DCE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x4DD0	0xF8BD0008  LDRH	R0, [SP, #8]
0x4DD4	0x4C1B    LDR	R4, [PC, #108]
0x4DD6	0x6824    LDR	R4, [R4, #0]
0x4DD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x4DDA	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x4DDC	0x2002    MOVS	R0, #2
0x4DDE	0x4C18    LDR	R4, [PC, #96]
0x4DE0	0x6824    LDR	R4, [R4, #0]
0x4DE2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x4DE4	0xF8BD2008  LDRH	R2, [SP, #8]
0x4DE8	0x0A14    LSRS	R4, R2, #8
0x4DEA	0xB2E0    UXTB	R0, R4
0x4DEC	0x4C15    LDR	R4, [PC, #84]
0x4DEE	0x6824    LDR	R4, [R4, #0]
0x4DF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x4DF2	0x2003    MOVS	R0, #3
0x4DF4	0x4C12    LDR	R4, [PC, #72]
0x4DF6	0x6824    LDR	R4, [R4, #0]
0x4DF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x4DFA	0xF8BD0008  LDRH	R0, [SP, #8]
0x4DFE	0x4C11    LDR	R4, [PC, #68]
0x4E00	0x6824    LDR	R4, [R4, #0]
0x4E02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x4E04	0x2006    MOVS	R0, #6
0x4E06	0x4C0E    LDR	R4, [PC, #56]
0x4E08	0x6824    LDR	R4, [R4, #0]
0x4E0A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x4E0C	0xF8BD2004  LDRH	R2, [SP, #4]
0x4E10	0x0A14    LSRS	R4, R2, #8
0x4E12	0xB2E0    UXTB	R0, R4
0x4E14	0x4C0B    LDR	R4, [PC, #44]
0x4E16	0x6824    LDR	R4, [R4, #0]
0x4E18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x4E1A	0x2007    MOVS	R0, #7
0x4E1C	0x4C08    LDR	R4, [PC, #32]
0x4E1E	0x6824    LDR	R4, [R4, #0]
0x4E20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x4E22	0xF8BD0004  LDRH	R0, [SP, #4]
0x4E26	0x4C07    LDR	R4, [PC, #28]
0x4E28	0x6824    LDR	R4, [R4, #0]
0x4E2A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x4E2C	0x2022    MOVS	R0, #34
0x4E2E	0x4C04    LDR	R4, [PC, #16]
0x4E30	0x6824    LDR	R4, [R4, #0]
0x4E32	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x4E34	0xF8DDE000  LDR	LR, [SP, #0]
0x4E38	0xB003    ADD	SP, SP, #12
0x4E3A	0x4770    BX	LR
0x4E3C	0x00BE2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x4E40	0x074C2000  	_TFT_Set_Index_Ptr+0
0x4E44	0x07502000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x4D0C	0xB083    SUB	SP, SP, #12
0x4D0E	0xF8CDE000  STR	LR, [SP, #0]
0x4D12	0xF8AD0004  STRH	R0, [SP, #4]
0x4D16	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x4D1A	0x202A    MOVS	R0, #42
0x4D1C	0x4C13    LDR	R4, [PC, #76]
0x4D1E	0x6824    LDR	R4, [R4, #0]
0x4D20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x4D22	0xF8BD2004  LDRH	R2, [SP, #4]
0x4D26	0x0A14    LSRS	R4, R2, #8
0x4D28	0xB2E0    UXTB	R0, R4
0x4D2A	0x4C11    LDR	R4, [PC, #68]
0x4D2C	0x6824    LDR	R4, [R4, #0]
0x4D2E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x4D30	0xF8BD0004  LDRH	R0, [SP, #4]
0x4D34	0x4C0E    LDR	R4, [PC, #56]
0x4D36	0x6824    LDR	R4, [R4, #0]
0x4D38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x4D3A	0x202B    MOVS	R0, #43
0x4D3C	0x4C0B    LDR	R4, [PC, #44]
0x4D3E	0x6824    LDR	R4, [R4, #0]
0x4D40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x4D42	0xF8BD2008  LDRH	R2, [SP, #8]
0x4D46	0x0A14    LSRS	R4, R2, #8
0x4D48	0xB2E0    UXTB	R0, R4
0x4D4A	0x4C09    LDR	R4, [PC, #36]
0x4D4C	0x6824    LDR	R4, [R4, #0]
0x4D4E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x4D50	0xF8BD0008  LDRH	R0, [SP, #8]
0x4D54	0x4C06    LDR	R4, [PC, #24]
0x4D56	0x6824    LDR	R4, [R4, #0]
0x4D58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x4D5A	0x202C    MOVS	R0, #44
0x4D5C	0x4C03    LDR	R4, [PC, #12]
0x4D5E	0x6824    LDR	R4, [R4, #0]
0x4D60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x4D62	0xF8DDE000  LDR	LR, [SP, #0]
0x4D66	0xB003    ADD	SP, SP, #12
0x4D68	0x4770    BX	LR
0x4D6A	0xBF00    NOP
0x4D6C	0x074C2000  	_TFT_Set_Index_Ptr+0
0x4D70	0x07502000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x4AD4	0xB083    SUB	SP, SP, #12
0x4AD6	0xF8CDE000  STR	LR, [SP, #0]
0x4ADA	0xF8AD0004  STRH	R0, [SP, #4]
0x4ADE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x4AE2	0x202A    MOVS	R0, #42
0x4AE4	0x4C13    LDR	R4, [PC, #76]
0x4AE6	0x6824    LDR	R4, [R4, #0]
0x4AE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x4AEA	0xF8BD2004  LDRH	R2, [SP, #4]
0x4AEE	0x0A14    LSRS	R4, R2, #8
0x4AF0	0xB2E0    UXTB	R0, R4
0x4AF2	0x4C11    LDR	R4, [PC, #68]
0x4AF4	0x6824    LDR	R4, [R4, #0]
0x4AF6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x4AF8	0xF8BD0004  LDRH	R0, [SP, #4]
0x4AFC	0x4C0E    LDR	R4, [PC, #56]
0x4AFE	0x6824    LDR	R4, [R4, #0]
0x4B00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x4B02	0x202B    MOVS	R0, #43
0x4B04	0x4C0B    LDR	R4, [PC, #44]
0x4B06	0x6824    LDR	R4, [R4, #0]
0x4B08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x4B0A	0xF8BD2008  LDRH	R2, [SP, #8]
0x4B0E	0x0A14    LSRS	R4, R2, #8
0x4B10	0xB2E0    UXTB	R0, R4
0x4B12	0x4C09    LDR	R4, [PC, #36]
0x4B14	0x6824    LDR	R4, [R4, #0]
0x4B16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x4B18	0xF8BD0008  LDRH	R0, [SP, #8]
0x4B1C	0x4C06    LDR	R4, [PC, #24]
0x4B1E	0x6824    LDR	R4, [R4, #0]
0x4B20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x4B22	0x202C    MOVS	R0, #44
0x4B24	0x4C03    LDR	R4, [PC, #12]
0x4B26	0x6824    LDR	R4, [R4, #0]
0x4B28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x4B2A	0xF8DDE000  LDR	LR, [SP, #0]
0x4B2E	0xB003    ADD	SP, SP, #12
0x4B30	0x4770    BX	LR
0x4B32	0xBF00    NOP
0x4B34	0x074C2000  	_TFT_Set_Index_Ptr+0
0x4B38	0x07502000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x4A6C	0xB083    SUB	SP, SP, #12
0x4A6E	0xF8CDE000  STR	LR, [SP, #0]
0x4A72	0xF8AD0004  STRH	R0, [SP, #4]
0x4A76	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x4A7A	0x202A    MOVS	R0, #42
0x4A7C	0x4C13    LDR	R4, [PC, #76]
0x4A7E	0x6824    LDR	R4, [R4, #0]
0x4A80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x4A82	0xF8BD2004  LDRH	R2, [SP, #4]
0x4A86	0x0A14    LSRS	R4, R2, #8
0x4A88	0xB2E0    UXTB	R0, R4
0x4A8A	0x4C11    LDR	R4, [PC, #68]
0x4A8C	0x6824    LDR	R4, [R4, #0]
0x4A8E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x4A90	0xF8BD0004  LDRH	R0, [SP, #4]
0x4A94	0x4C0E    LDR	R4, [PC, #56]
0x4A96	0x6824    LDR	R4, [R4, #0]
0x4A98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x4A9A	0x202B    MOVS	R0, #43
0x4A9C	0x4C0B    LDR	R4, [PC, #44]
0x4A9E	0x6824    LDR	R4, [R4, #0]
0x4AA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x4AA2	0xF8BD2008  LDRH	R2, [SP, #8]
0x4AA6	0x0A14    LSRS	R4, R2, #8
0x4AA8	0xB2E0    UXTB	R0, R4
0x4AAA	0x4C09    LDR	R4, [PC, #36]
0x4AAC	0x6824    LDR	R4, [R4, #0]
0x4AAE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x4AB0	0xF8BD0008  LDRH	R0, [SP, #8]
0x4AB4	0x4C06    LDR	R4, [PC, #24]
0x4AB6	0x6824    LDR	R4, [R4, #0]
0x4AB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x4ABA	0x202C    MOVS	R0, #44
0x4ABC	0x4C03    LDR	R4, [PC, #12]
0x4ABE	0x6824    LDR	R4, [R4, #0]
0x4AC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x4AC2	0xF8DDE000  LDR	LR, [SP, #0]
0x4AC6	0xB003    ADD	SP, SP, #12
0x4AC8	0x4770    BX	LR
0x4ACA	0xBF00    NOP
0x4ACC	0x074C2000  	_TFT_Set_Index_Ptr+0
0x4AD0	0x07502000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x45AC	0xB083    SUB	SP, SP, #12
0x45AE	0xF8CDE000  STR	LR, [SP, #0]
0x45B2	0xF8AD0004  STRH	R0, [SP, #4]
0x45B6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x45BA	0x202A    MOVS	R0, #42
0x45BC	0x4C13    LDR	R4, [PC, #76]
0x45BE	0x6824    LDR	R4, [R4, #0]
0x45C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x45C2	0xF8BD2004  LDRH	R2, [SP, #4]
0x45C6	0x0A14    LSRS	R4, R2, #8
0x45C8	0xB2E0    UXTB	R0, R4
0x45CA	0x4C11    LDR	R4, [PC, #68]
0x45CC	0x6824    LDR	R4, [R4, #0]
0x45CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x45D0	0xF8BD0004  LDRH	R0, [SP, #4]
0x45D4	0x4C0E    LDR	R4, [PC, #56]
0x45D6	0x6824    LDR	R4, [R4, #0]
0x45D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x45DA	0x202B    MOVS	R0, #43
0x45DC	0x4C0B    LDR	R4, [PC, #44]
0x45DE	0x6824    LDR	R4, [R4, #0]
0x45E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x45E2	0xF8BD2008  LDRH	R2, [SP, #8]
0x45E6	0x0A14    LSRS	R4, R2, #8
0x45E8	0xB2E0    UXTB	R0, R4
0x45EA	0x4C09    LDR	R4, [PC, #36]
0x45EC	0x6824    LDR	R4, [R4, #0]
0x45EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x45F0	0xF8BD0008  LDRH	R0, [SP, #8]
0x45F4	0x4C06    LDR	R4, [PC, #24]
0x45F6	0x6824    LDR	R4, [R4, #0]
0x45F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x45FA	0x202C    MOVS	R0, #44
0x45FC	0x4C03    LDR	R4, [PC, #12]
0x45FE	0x6824    LDR	R4, [R4, #0]
0x4600	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x4602	0xF8DDE000  LDR	LR, [SP, #0]
0x4606	0xB003    ADD	SP, SP, #12
0x4608	0x4770    BX	LR
0x460A	0xBF00    NOP
0x460C	0x074C2000  	_TFT_Set_Index_Ptr+0
0x4610	0x07502000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data_Custom:
;DSP_Entrega1_SD.c, 373 :: 		void TFT_Write_Data_Custom(unsigned int _data) {
0x4614	0xB081    SUB	SP, SP, #4
0x4616	0xF8AD0000  STRH	R0, [SP, #0]
;DSP_Entrega1_SD.c, 375 :: 		TFT_RS = 1;
0x461A	0x2201    MOVS	R2, #1
0x461C	0xB252    SXTB	R2, R2
0x461E	0x4944    LDR	R1, [PC, #272]
0x4620	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 380 :: 		temp = Hi(_data);
0x4622	0xA900    ADD	R1, SP, #0
0x4624	0x1C49    ADDS	R1, R1, #1
0x4626	0x7808    LDRB	R0, [R1, #0]
; temp start address is: 0 (R0)
0x4628	0xB2C0    UXTB	R0, R0
;DSP_Entrega1_SD.c, 381 :: 		TFT_DataPort_B0 = ((temp & 0x01) >> 0 );
0x462A	0xF0000201  AND	R2, R0, #1
0x462E	0xB292    UXTH	R2, R2
0x4630	0x4940    LDR	R1, [PC, #256]
0x4632	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 382 :: 		TFT_DataPort_B1 = ((temp & 0x02) >> 1 );
0x4634	0xF0000102  AND	R1, R0, #2
0x4638	0xB289    UXTH	R1, R1
0x463A	0x084A    LSRS	R2, R1, #1
0x463C	0xB292    UXTH	R2, R2
0x463E	0x493E    LDR	R1, [PC, #248]
0x4640	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 383 :: 		TFT_DataPort_B2 = ((temp & 0x04) >> 2 );
0x4642	0xF0000104  AND	R1, R0, #4
0x4646	0xB289    UXTH	R1, R1
0x4648	0x088A    LSRS	R2, R1, #2
0x464A	0xB292    UXTH	R2, R2
0x464C	0x493B    LDR	R1, [PC, #236]
0x464E	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 384 :: 		TFT_DataPort_B3 = ((temp & 0x08) >> 3 );
0x4650	0xF0000108  AND	R1, R0, #8
0x4654	0xB289    UXTH	R1, R1
0x4656	0x08CA    LSRS	R2, R1, #3
0x4658	0xB292    UXTH	R2, R2
0x465A	0x4939    LDR	R1, [PC, #228]
0x465C	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 385 :: 		TFT_DataPort_B4 = ((temp & 0x10) >> 4 );
0x465E	0xF0000110  AND	R1, R0, #16
0x4662	0xB289    UXTH	R1, R1
0x4664	0x090A    LSRS	R2, R1, #4
0x4666	0xB292    UXTH	R2, R2
0x4668	0x4936    LDR	R1, [PC, #216]
0x466A	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 386 :: 		TFT_DataPort_B5 = ((temp & 0x20) >> 5 );
0x466C	0xF0000120  AND	R1, R0, #32
0x4670	0xB289    UXTH	R1, R1
0x4672	0x094A    LSRS	R2, R1, #5
0x4674	0xB292    UXTH	R2, R2
0x4676	0x4934    LDR	R1, [PC, #208]
0x4678	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 387 :: 		TFT_DataPort_B6 = ((temp & 0x40) >> 6 );
0x467A	0xF0000140  AND	R1, R0, #64
0x467E	0xB289    UXTH	R1, R1
0x4680	0x098A    LSRS	R2, R1, #6
0x4682	0xB292    UXTH	R2, R2
0x4684	0x4931    LDR	R1, [PC, #196]
0x4686	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 388 :: 		TFT_DataPort_B7 = ((temp & 0x80) >> 7 );
0x4688	0xF0000180  AND	R1, R0, #128
0x468C	0xB289    UXTH	R1, R1
; temp end address is: 0 (R0)
0x468E	0x09CA    LSRS	R2, R1, #7
0x4690	0xB292    UXTH	R2, R2
0x4692	0x492F    LDR	R1, [PC, #188]
0x4694	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 390 :: 		TFT_WR = 0;
0x4696	0x2200    MOVS	R2, #0
0x4698	0xB252    SXTB	R2, R2
0x469A	0x492E    LDR	R1, [PC, #184]
0x469C	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 391 :: 		asm nop;
0x469E	0xBF00    NOP
;DSP_Entrega1_SD.c, 392 :: 		TFT_WR = 1;
0x46A0	0x2101    MOVS	R1, #1
0x46A2	0xB249    SXTB	R1, R1
0x46A4	0x4B2B    LDR	R3, [PC, #172]
0x46A6	0x6019    STR	R1, [R3, #0]
;DSP_Entrega1_SD.c, 397 :: 		temp = Lo(_data);
0x46A8	0xA900    ADD	R1, SP, #0
0x46AA	0x7809    LDRB	R1, [R1, #0]
; temp start address is: 0 (R0)
0x46AC	0xB2C8    UXTB	R0, R1
;DSP_Entrega1_SD.c, 398 :: 		TFT_DataPort_B0 = ((temp & 0x01) >> 0 );
0x46AE	0xF0000201  AND	R2, R0, #1
0x46B2	0xB292    UXTH	R2, R2
0x46B4	0x491F    LDR	R1, [PC, #124]
0x46B6	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 399 :: 		TFT_DataPort_B1 = ((temp & 0x02) >> 1 );
0x46B8	0xF0000102  AND	R1, R0, #2
0x46BC	0xB289    UXTH	R1, R1
0x46BE	0x084A    LSRS	R2, R1, #1
0x46C0	0xB292    UXTH	R2, R2
0x46C2	0x491D    LDR	R1, [PC, #116]
0x46C4	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 400 :: 		TFT_DataPort_B2 = ((temp & 0x04) >> 2 );
0x46C6	0xF0000104  AND	R1, R0, #4
0x46CA	0xB289    UXTH	R1, R1
0x46CC	0x088A    LSRS	R2, R1, #2
0x46CE	0xB292    UXTH	R2, R2
0x46D0	0x491A    LDR	R1, [PC, #104]
0x46D2	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 401 :: 		TFT_DataPort_B3 = ((temp & 0x08) >> 3 );
0x46D4	0xF0000108  AND	R1, R0, #8
0x46D8	0xB289    UXTH	R1, R1
0x46DA	0x08CA    LSRS	R2, R1, #3
0x46DC	0xB292    UXTH	R2, R2
0x46DE	0x4918    LDR	R1, [PC, #96]
0x46E0	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 402 :: 		TFT_DataPort_B4 = ((temp & 0x10) >> 4 );
0x46E2	0xF0000110  AND	R1, R0, #16
0x46E6	0xB289    UXTH	R1, R1
0x46E8	0x090A    LSRS	R2, R1, #4
0x46EA	0xB292    UXTH	R2, R2
0x46EC	0x4915    LDR	R1, [PC, #84]
0x46EE	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 403 :: 		TFT_DataPort_B5 = ((temp & 0x20) >> 5 );
0x46F0	0xF0000120  AND	R1, R0, #32
0x46F4	0xB289    UXTH	R1, R1
0x46F6	0x094A    LSRS	R2, R1, #5
0x46F8	0xB292    UXTH	R2, R2
0x46FA	0x4913    LDR	R1, [PC, #76]
0x46FC	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 404 :: 		TFT_DataPort_B6 = ((temp & 0x40) >> 6 );
0x46FE	0xF0000140  AND	R1, R0, #64
0x4702	0xB289    UXTH	R1, R1
0x4704	0x098A    LSRS	R2, R1, #6
0x4706	0xB292    UXTH	R2, R2
0x4708	0x4910    LDR	R1, [PC, #64]
0x470A	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 405 :: 		TFT_DataPort_B7 = ((temp & 0x80) >> 7 );
0x470C	0xF0000180  AND	R1, R0, #128
0x4710	0xB289    UXTH	R1, R1
; temp end address is: 0 (R0)
0x4712	0x09CA    LSRS	R2, R1, #7
0x4714	0xB292    UXTH	R2, R2
0x4716	0x490E    LDR	R1, [PC, #56]
0x4718	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 407 :: 		TFT_WR = 0;
0x471A	0x2100    MOVS	R1, #0
0x471C	0xB249    SXTB	R1, R1
0x471E	0x6019    STR	R1, [R3, #0]
;DSP_Entrega1_SD.c, 408 :: 		asm nop;
0x4720	0xBF00    NOP
;DSP_Entrega1_SD.c, 409 :: 		TFT_WR = 1;
0x4722	0x2201    MOVS	R2, #1
0x4724	0xB252    SXTB	R2, R2
0x4726	0x490B    LDR	R1, [PC, #44]
0x4728	0x600A    STR	R2, [R1, #0]
;DSP_Entrega1_SD.c, 410 :: 		}
L_end_TFT_Write_Data_Custom:
0x472A	0xB001    ADD	SP, SP, #4
0x472C	0x4770    BX	LR
0x472E	0xBF00    NOP
0x4730	0x02904240  	GPIOA_ODR+0
0x4734	0x02A44240  	GPIOA_ODR+0
0x4738	0x029C4241  	GPIOC_ODR+0
0x473C	0x02A84240  	GPIOA_ODR+0
0x4740	0x82984240  	GPIOB_ODR+0
0x4744	0x82944240  	GPIOB_ODR+0
0x4748	0x82904240  	GPIOB_ODR+0
0x474C	0x82A84240  	GPIOB_ODR+0
0x4750	0x02A04240  	GPIOA_ODR+0
0x4754	0x02844240  	GPIOA_ODR+0
; end of _TFT_Write_Data_Custom
_SPI1_Write:
;__Lib_SPI_1234.c, 116 :: 		
; data_out start address is: 0 (R0)
0x52EC	0xB081    SUB	SP, SP, #4
0x52EE	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_1234.c, 118 :: 		
0x52F2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x52F4	0x4803    LDR	R0, [PC, #12]
0x52F6	0xF7FBFB73  BL	__Lib_SPI_1234_SPIx_Read+0
;__Lib_SPI_1234.c, 119 :: 		
L_end_SPI1_Write:
0x52FA	0xF8DDE000  LDR	LR, [SP, #0]
0x52FE	0xB001    ADD	SP, SP, #4
0x5300	0x4770    BX	LR
0x5302	0xBF00    NOP
0x5304	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
_SPI2_Write:
;__Lib_SPI_1234.c, 187 :: 		
; data_out start address is: 0 (R0)
0x52D0	0xB081    SUB	SP, SP, #4
0x52D2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_1234.c, 189 :: 		
0x52D6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x52D8	0x4803    LDR	R0, [PC, #12]
0x52DA	0xF7FBFB81  BL	__Lib_SPI_1234_SPIx_Read+0
;__Lib_SPI_1234.c, 190 :: 		
L_end_SPI2_Write:
0x52DE	0xF8DDE000  LDR	LR, [SP, #0]
0x52E2	0xB001    ADD	SP, SP, #4
0x52E4	0x4770    BX	LR
0x52E6	0xBF00    NOP
0x52E8	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_1234.c, 258 :: 		
; data_out start address is: 0 (R0)
0x5308	0xB081    SUB	SP, SP, #4
0x530A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_1234.c, 260 :: 		
0x530E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x5310	0x4803    LDR	R0, [PC, #12]
0x5312	0xF7FBFB65  BL	__Lib_SPI_1234_SPIx_Read+0
;__Lib_SPI_1234.c, 261 :: 		
L_end_SPI3_Write:
0x5316	0xF8DDE000  LDR	LR, [SP, #0]
0x531A	0xB001    ADD	SP, SP, #4
0x531C	0x4770    BX	LR
0x531E	0xBF00    NOP
0x5320	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_SPI4_Write:
;__Lib_SPI_1234.c, 329 :: 		
; data_out start address is: 0 (R0)
0x5384	0xB081    SUB	SP, SP, #4
0x5386	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_1234.c, 331 :: 		
0x538A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x538C	0x4803    LDR	R0, [PC, #12]
0x538E	0xF7FBFB27  BL	__Lib_SPI_1234_SPIx_Read+0
;__Lib_SPI_1234.c, 332 :: 		
L_end_SPI4_Write:
0x5392	0xF8DDE000  LDR	LR, [SP, #0]
0x5396	0xB001    ADD	SP, SP, #4
0x5398	0x4770    BX	LR
0x539A	0xBF00    NOP
0x539C	0x34004001  	SPI4_CR1+0
; end of _SPI4_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x4FDC	0xB082    SUB	SP, SP, #8
0x4FDE	0xF8CDE000  STR	LR, [SP, #0]
0x4FE2	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x4FE6	0x2201    MOVS	R2, #1
0x4FE8	0xB252    SXTB	R2, R2
0x4FEA	0x4911    LDR	R1, [PC, #68]
0x4FEC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x4FEE	0xA901    ADD	R1, SP, #4
0x4FF0	0x1C49    ADDS	R1, R1, #1
0x4FF2	0x7809    LDRB	R1, [R1, #0]
0x4FF4	0xB2C8    UXTB	R0, R1
0x4FF6	0xF7FDFF01  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x4FFA	0x2200    MOVS	R2, #0
0x4FFC	0xB252    SXTB	R2, R2
0x4FFE	0x490D    LDR	R1, [PC, #52]
0x5000	0x600A    STR	R2, [R1, #0]
0x5002	0xBF00    NOP
0x5004	0x2201    MOVS	R2, #1
0x5006	0xB252    SXTB	R2, R2
0x5008	0x490A    LDR	R1, [PC, #40]
0x500A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x500C	0xA901    ADD	R1, SP, #4
0x500E	0x7809    LDRB	R1, [R1, #0]
0x5010	0xB2C8    UXTB	R0, R1
0x5012	0xF7FDFEF3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x5016	0x2200    MOVS	R2, #0
0x5018	0xB252    SXTB	R2, R2
0x501A	0x4906    LDR	R1, [PC, #24]
0x501C	0x600A    STR	R2, [R1, #0]
0x501E	0xBF00    NOP
0x5020	0x2201    MOVS	R2, #1
0x5022	0xB252    SXTB	R2, R2
0x5024	0x4903    LDR	R1, [PC, #12]
0x5026	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x5028	0xF8DDE000  LDR	LR, [SP, #0]
0x502C	0xB002    ADD	SP, SP, #8
0x502E	0x4770    BX	LR
0x5030	0x02904240  	TFT_RS+0
0x5034	0x02844240  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x4EB0	0x2201    MOVS	R2, #1
0x4EB2	0xB252    SXTB	R2, R2
0x4EB4	0x4906    LDR	R1, [PC, #24]
0x4EB6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x4EB8	0x4906    LDR	R1, [PC, #24]
0x4EBA	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x4EBC	0x2200    MOVS	R2, #0
0x4EBE	0xB252    SXTB	R2, R2
0x4EC0	0x4905    LDR	R1, [PC, #20]
0x4EC2	0x600A    STR	R2, [R1, #0]
0x4EC4	0xBF00    NOP
0x4EC6	0x2201    MOVS	R2, #1
0x4EC8	0xB252    SXTB	R2, R2
0x4ECA	0x4903    LDR	R1, [PC, #12]
0x4ECC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x4ECE	0x4770    BX	LR
0x4ED0	0x02904240  	TFT_RS+0
0x4ED4	0x10144002  	TFT_DataPort+0
0x4ED8	0x02844240  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3265 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x5324	0xB081    SUB	SP, SP, #4
0x5326	0xF8CDE000  STR	LR, [SP, #0]
0x532A	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3267 :: 		temp = (color>>11);
0x532C	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x532E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3268 :: 		temp = (temp<<3);
0x5330	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x5332	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x5334	0x09E1    LSRS	R1, R4, #7
0x5336	0xB2C9    UXTB	R1, R1
0x5338	0x2901    CMP	R1, #1
0x533A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data225
;__Lib_TFT_Defs.c, 3270 :: 		temp += 7;
0x533C	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x533E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3271 :: 		}
0x5340	0xE000    B	L_TFT_SSD1963_8bit_Write_Data201
L__TFT_SSD1963_8bit_Write_Data225:
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x5342	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3271 :: 		}
L_TFT_SSD1963_8bit_Write_Data201:
;__Lib_TFT_Defs.c, 3272 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x5344	0xF7FEFB4A  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3273 :: 		temp = (color>>5);
0x5348	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x534A	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3274 :: 		temp = (temp<<2);
0x534C	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x534E	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x5350	0x09E1    LSRS	R1, R4, #7
0x5352	0xB2C9    UXTB	R1, R1
0x5354	0x2901    CMP	R1, #1
0x5356	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data226
;__Lib_TFT_Defs.c, 3276 :: 		temp += 3;
0x5358	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x535A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3277 :: 		}
0x535C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data202
L__TFT_SSD1963_8bit_Write_Data226:
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x535E	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3277 :: 		}
L_TFT_SSD1963_8bit_Write_Data202:
;__Lib_TFT_Defs.c, 3278 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x5360	0xF7FEFB3C  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3279 :: 		temp = (color<<3);
0x5364	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x5366	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x5368	0x09D9    LSRS	R1, R3, #7
0x536A	0xB2C9    UXTB	R1, R1
0x536C	0x2901    CMP	R1, #1
0x536E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data227
;__Lib_TFT_Defs.c, 3281 :: 		temp += 7;
0x5370	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x5372	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3282 :: 		}
0x5374	0xE000    B	L_TFT_SSD1963_8bit_Write_Data203
L__TFT_SSD1963_8bit_Write_Data227:
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x5376	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3282 :: 		}
L_TFT_SSD1963_8bit_Write_Data203:
;__Lib_TFT_Defs.c, 3283 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x5378	0xF7FEFB30  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3284 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x537C	0xF8DDE000  LDR	LR, [SP, #0]
0x5380	0xB001    ADD	SP, SP, #4
0x5382	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x4B3C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x4B3E	0x4802    LDR	R0, [PC, #8]
0x4B40	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x4B42	0xB001    ADD	SP, SP, #4
0x4B44	0x4770    BX	LR
0x4B46	0xBF00    NOP
0x4B48	0x00BB2000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TFT_Write_Text:
;__Lib_TFT.c, 1275 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x68B0	0xB083    SUB	SP, SP, #12
0x68B2	0xF8CDE000  STR	LR, [SP, #0]
0x68B6	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1278 :: 		
0x68B8	0x4B1C    LDR	R3, [PC, #112]
0x68BA	0x881B    LDRH	R3, [R3, #0]
0x68BC	0x4299    CMP	R1, R3
0x68BE	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1279 :: 		
0x68C0	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1280 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x68C2	0x4B1B    LDR	R3, [PC, #108]
0x68C4	0x881B    LDRH	R3, [R3, #0]
0x68C6	0x429A    CMP	R2, R3
0x68C8	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1281 :: 		
0x68CA	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1283 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x68CC	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1284 :: 		
0x68CE	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x68D2	0xB288    UXTH	R0, R1
0x68D4	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x68D6	0xF7FEFD83  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x68DA	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1285 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x68DE	0x9B02    LDR	R3, [SP, #8]
0x68E0	0x181B    ADDS	R3, R3, R0
0x68E2	0x781B    LDRB	R3, [R3, #0]
0x68E4	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1286 :: 		
0x68E6	0x4B13    LDR	R3, [PC, #76]
0x68E8	0x781B    LDRB	R3, [R3, #0]
0x68EA	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1287 :: 		
0x68EC	0x9B02    LDR	R3, [SP, #8]
0x68EE	0x181B    ADDS	R3, R3, R0
0x68F0	0x781B    LDRB	R3, [R3, #0]
0x68F2	0xF8AD0004  STRH	R0, [SP, #4]
0x68F6	0xB298    UXTH	R0, R3
0x68F8	0xF7FDFF2E  BL	__Lib_TFT__TFT_Write_Char_E+0
0x68FC	0xF8BD0004  LDRH	R0, [SP, #4]
0x6900	0x1C41    ADDS	R1, R0, #1
0x6902	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x6904	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1289 :: 		
; i start address is: 0 (R0)
0x6906	0x9B02    LDR	R3, [SP, #8]
0x6908	0x181B    ADDS	R3, R3, R0
0x690A	0x781B    LDRB	R3, [R3, #0]
0x690C	0xF8AD0004  STRH	R0, [SP, #4]
0x6910	0xB298    UXTH	R0, R3
0x6912	0xF7FEFB91  BL	__Lib_TFT__TFT_Write_Char+0
0x6916	0xF8BD0004  LDRH	R0, [SP, #4]
0x691A	0x1C41    ADDS	R1, R0, #1
0x691C	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x691E	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x6920	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1290 :: 		
L_end_TFT_Write_Text:
0x6922	0xF8DDE000  LDR	LR, [SP, #0]
0x6926	0xB003    ADD	SP, SP, #12
0x6928	0x4770    BX	LR
0x692A	0xBF00    NOP
0x692C	0x06AA2000  	_TFT_DISP_WIDTH+0
0x6930	0x070C2000  	_TFT_DISP_HEIGHT+0
0x6934	0x07382000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3370 :: 		
; ch start address is: 0 (R0)
0x4758	0xB08A    SUB	SP, SP, #40
0x475A	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3372 :: 		
;__Lib_TFT.c, 3374 :: 		
0x475E	0xF2400100  MOVW	R1, #0
0x4762	0xF8AD1024  STRH	R1, [SP, #36]
0x4766	0x2100    MOVS	R1, #0
0x4768	0xF88D1026  STRB	R1, [SP, #38]
;__Lib_TFT.c, 3375 :: 		
;__Lib_TFT.c, 3382 :: 		
0x476C	0x49B5    LDR	R1, [PC, #724]
0x476E	0x8809    LDRH	R1, [R1, #0]
0x4770	0x4288    CMP	R0, R1
0x4772	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3383 :: 		
0x4774	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3384 :: 		
; ch start address is: 0 (R0)
0x4776	0x49B4    LDR	R1, [PC, #720]
0x4778	0x8809    LDRH	R1, [R1, #0]
0x477A	0x4288    CMP	R0, R1
0x477C	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3385 :: 		
0x477E	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3388 :: 		
; ch start address is: 0 (R0)
0x4780	0x49B0    LDR	R1, [PC, #704]
0x4782	0x8809    LDRH	R1, [R1, #0]
0x4784	0x1A41    SUB	R1, R0, R1
0x4786	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x4788	0x008A    LSLS	R2, R1, #2
0x478A	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3389 :: 		
0x478C	0x49AF    LDR	R1, [PC, #700]
0x478E	0x6809    LDR	R1, [R1, #0]
0x4790	0x3108    ADDS	R1, #8
0x4792	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3392 :: 		
0x4794	0x4608    MOV	R0, R1
0x4796	0x2104    MOVS	R1, #4
0x4798	0xF7FFFDAA  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3393 :: 		
; ptr start address is: 0 (R0)
0x479C	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3395 :: 		
0x479E	0x7803    LDRB	R3, [R0, #0]
0x47A0	0xF88D3027  STRB	R3, [SP, #39]
;__Lib_TFT.c, 3397 :: 		
0x47A4	0x1C41    ADDS	R1, R0, #1
0x47A6	0x7809    LDRB	R1, [R1, #0]
0x47A8	0xB2CA    UXTB	R2, R1
0x47AA	0x1C81    ADDS	R1, R0, #2
0x47AC	0x7809    LDRB	R1, [R1, #0]
0x47AE	0x0209    LSLS	R1, R1, #8
0x47B0	0x1852    ADDS	R2, R2, R1
0x47B2	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x47B4	0x7809    LDRB	R1, [R1, #0]
0x47B6	0x0409    LSLS	R1, R1, #16
0x47B8	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3399 :: 		
0x47BA	0x49A4    LDR	R1, [PC, #656]
0x47BC	0x6809    LDR	R1, [R1, #0]
0x47BE	0x1889    ADDS	R1, R1, R2
0x47C0	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3401 :: 		
0x47C2	0x08DA    LSRS	R2, R3, #3
0x47C4	0xB2D2    UXTB	R2, R2
0x47C6	0x49A3    LDR	R1, [PC, #652]
0x47C8	0x8809    LDRH	R1, [R1, #0]
0x47CA	0x4351    MULS	R1, R2, R1
0x47CC	0xB289    UXTH	R1, R1
0x47CE	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3402 :: 		
0x47D0	0xF0030107  AND	R1, R3, #7
0x47D4	0xB2C9    UXTB	R1, R1
0x47D6	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3403 :: 		
0x47D8	0x499E    LDR	R1, [PC, #632]
0x47DA	0x880A    LDRH	R2, [R1, #0]
0x47DC	0x9906    LDR	R1, [SP, #24]
0x47DE	0x1889    ADDS	R1, R1, R2
0x47E0	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3404 :: 		
0x47E2	0x9906    LDR	R1, [SP, #24]
0x47E4	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3405 :: 		
0x47E6	0xAC05    ADD	R4, SP, #20
0x47E8	0x4622    MOV	R2, R4
0x47EA	0x9906    LDR	R1, [SP, #24]
0x47EC	0x9804    LDR	R0, [SP, #16]
0x47EE	0x4C9A    LDR	R4, [PC, #616]
0x47F0	0x6824    LDR	R4, [R4, #0]
0x47F2	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x47F4	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3406 :: 		
0x47F6	0x9A05    LDR	R2, [SP, #20]
0x47F8	0x9904    LDR	R1, [SP, #16]
0x47FA	0x1889    ADDS	R1, R1, R2
0x47FC	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3407 :: 		
0x47FE	0x9A05    LDR	R2, [SP, #20]
0x4800	0x9906    LDR	R1, [SP, #24]
0x4802	0x1A89    SUB	R1, R1, R2
0x4804	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3409 :: 		
0x4806	0x2100    MOVS	R1, #0
0x4808	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3410 :: 		
0x480A	0x4994    LDR	R1, [PC, #592]
0x480C	0x7809    LDRB	R1, [R1, #0]
0x480E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x4810	0x4992    LDR	R1, [PC, #584]
0x4812	0x7809    LDRB	R1, [R1, #0]
0x4814	0x2902    CMP	R1, #2
0x4816	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x4818	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3411 :: 		
0x481A	0x4991    LDR	R1, [PC, #580]
0x481C	0x8809    LDRH	R1, [R1, #0]
0x481E	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x4822	0x2100    MOVS	R1, #0
0x4824	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x4828	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x482A	0x498A    LDR	R1, [PC, #552]
0x482C	0x880A    LDRH	R2, [R1, #0]
0x482E	0xF89D1009  LDRB	R1, [SP, #9]
0x4832	0x4291    CMP	R1, R2
0x4834	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3413 :: 		
0x4838	0x498A    LDR	R1, [PC, #552]
0x483A	0x8809    LDRH	R1, [R1, #0]
0x483C	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3414 :: 		
0x4840	0x2100    MOVS	R1, #0
0x4842	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x4846	0x2100    MOVS	R1, #0
0x4848	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x484C	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x484E	0xF89D2027  LDRB	R2, [SP, #39]
0x4852	0xF89D1008  LDRB	R1, [SP, #8]
0x4856	0x4291    CMP	R1, R2
0x4858	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3416 :: 		
0x485A	0xF89D100C  LDRB	R1, [SP, #12]
0x485E	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3417 :: 		
0x4860	0x9907    LDR	R1, [SP, #28]
0x4862	0x1C49    ADDS	R1, R1, #1
0x4864	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3418 :: 		
0x4866	0x9A08    LDR	R2, [SP, #32]
0x4868	0x9905    LDR	R1, [SP, #20]
0x486A	0x4291    CMP	R1, R2
0x486C	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3419 :: 		
0x486E	0x9A05    LDR	R2, [SP, #20]
0x4870	0x9907    LDR	R1, [SP, #28]
0x4872	0x4291    CMP	R1, R2
0x4874	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3420 :: 		
0x4876	0x2101    MOVS	R1, #1
0x4878	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3421 :: 		
0x487A	0xAC05    ADD	R4, SP, #20
0x487C	0x4622    MOV	R2, R4
0x487E	0x9906    LDR	R1, [SP, #24]
0x4880	0x9804    LDR	R0, [SP, #16]
0x4882	0x4C75    LDR	R4, [PC, #468]
0x4884	0x6824    LDR	R4, [R4, #0]
0x4886	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x4888	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3422 :: 		
0x488A	0x9906    LDR	R1, [SP, #24]
0x488C	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3423 :: 		
0x488E	0x9A05    LDR	R2, [SP, #20]
0x4890	0x9904    LDR	R1, [SP, #16]
0x4892	0x1889    ADDS	R1, R1, R2
0x4894	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3424 :: 		
0x4896	0x9A05    LDR	R2, [SP, #20]
0x4898	0x9906    LDR	R1, [SP, #24]
0x489A	0x1A89    SUB	R1, R1, R2
0x489C	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x489E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
0x48A0	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3419 :: 		
0x48A2	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3426 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x48A4	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3418 :: 		
0x48A6	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3426 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3427 :: 		
; ptr start address is: 0 (R0)
0x48A8	0x7801    LDRB	R1, [R0, #0]
0x48AA	0xF88D1026  STRB	R1, [SP, #38]
0x48AE	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3428 :: 		
0x48B0	0x2101    MOVS	R1, #1
0x48B2	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3429 :: 		
0x48B6	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3416 :: 		
0x48B8	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3429 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3431 :: 		
; ptr start address is: 0 (R0)
0x48BA	0xF89D200C  LDRB	R2, [SP, #12]
0x48BE	0xF89D1026  LDRB	R1, [SP, #38]
0x48C2	0x4011    ANDS	R1, R2
0x48C4	0xB2C9    UXTB	R1, R1
0x48C6	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3432 :: 		
0x48C8	0x4967    LDR	R1, [PC, #412]
0x48CA	0x8809    LDRH	R1, [R1, #0]
0x48CC	0x9001    STR	R0, [SP, #4]
0x48CE	0xB28A    UXTH	R2, R1
0x48D0	0xF8BD100A  LDRH	R1, [SP, #10]
0x48D4	0xF8BD0024  LDRH	R0, [SP, #36]
0x48D8	0xF7FFFE24  BL	_TFT_Dot+0
0x48DC	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3433 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3435 :: 		
0x48DE	0xF8BD1024  LDRH	R1, [SP, #36]
0x48E2	0x1C49    ADDS	R1, R1, #1
0x48E4	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3436 :: 		
0x48E8	0xF89D100C  LDRB	R1, [SP, #12]
0x48EC	0x0049    LSLS	R1, R1, #1
0x48EE	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x48F2	0xF89D1008  LDRB	R1, [SP, #8]
0x48F6	0x1C49    ADDS	R1, R1, #1
0x48F8	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3437 :: 		
0x48FC	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x48FE	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3438 :: 		
; ptr start address is: 16 (R4)
0x4900	0xF8BD100A  LDRH	R1, [SP, #10]
0x4904	0x1C49    ADDS	R1, R1, #1
0x4906	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x490A	0xF89D1009  LDRB	R1, [SP, #9]
0x490E	0x1C49    ADDS	R1, R1, #1
0x4910	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3439 :: 		
0x4914	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x4916	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3441 :: 		
0x4918	0x4950    LDR	R1, [PC, #320]
0x491A	0x7809    LDRB	R1, [R1, #0]
0x491C	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3442 :: 		
0x491E	0xF8BD1024  LDRH	R1, [SP, #36]
0x4922	0x1C4A    ADDS	R2, R1, #1
0x4924	0x494F    LDR	R1, [PC, #316]
0x4926	0x800A    STRH	R2, [R1, #0]
0x4928	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3444 :: 		
0x492A	0xF8BD200A  LDRH	R2, [SP, #10]
0x492E	0x494C    LDR	R1, [PC, #304]
0x4930	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3445 :: 		
0x4932	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3446 :: 		
; ptr start address is: 16 (R4)
0x4934	0x494B    LDR	R1, [PC, #300]
0x4936	0x8809    LDRH	R1, [R1, #0]
0x4938	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x493C	0x2100    MOVS	R1, #0
0x493E	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x4942	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x4944	0x4943    LDR	R1, [PC, #268]
0x4946	0x880A    LDRH	R2, [R1, #0]
0x4948	0xF89D1009  LDRB	R1, [SP, #9]
0x494C	0x4291    CMP	R1, R2
0x494E	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3448 :: 		
0x4952	0x4943    LDR	R1, [PC, #268]
0x4954	0x8809    LDRH	R1, [R1, #0]
0x4956	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3449 :: 		
0x495A	0x2100    MOVS	R1, #0
0x495C	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x4960	0x2100    MOVS	R1, #0
0x4962	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x4966	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x4968	0xF89D2027  LDRB	R2, [SP, #39]
0x496C	0xF89D1008  LDRB	R1, [SP, #8]
0x4970	0x4291    CMP	R1, R2
0x4972	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3451 :: 		
0x4974	0xF89D100C  LDRB	R1, [SP, #12]
0x4978	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3452 :: 		
0x497A	0x9907    LDR	R1, [SP, #28]
0x497C	0x1C49    ADDS	R1, R1, #1
0x497E	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3453 :: 		
0x4980	0x9A08    LDR	R2, [SP, #32]
0x4982	0x9905    LDR	R1, [SP, #20]
0x4984	0x4291    CMP	R1, R2
0x4986	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3454 :: 		
0x4988	0x9A05    LDR	R2, [SP, #20]
0x498A	0x9907    LDR	R1, [SP, #28]
0x498C	0x4291    CMP	R1, R2
0x498E	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3455 :: 		
0x4990	0x2101    MOVS	R1, #1
0x4992	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3456 :: 		
0x4994	0xAC05    ADD	R4, SP, #20
0x4996	0x4622    MOV	R2, R4
0x4998	0x9906    LDR	R1, [SP, #24]
0x499A	0x9804    LDR	R0, [SP, #16]
0x499C	0x4C2E    LDR	R4, [PC, #184]
0x499E	0x6824    LDR	R4, [R4, #0]
0x49A0	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x49A2	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3457 :: 		
0x49A4	0x9906    LDR	R1, [SP, #24]
0x49A6	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3458 :: 		
0x49A8	0x9A05    LDR	R2, [SP, #20]
0x49AA	0x9904    LDR	R1, [SP, #16]
0x49AC	0x1889    ADDS	R1, R1, R2
0x49AE	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3459 :: 		
0x49B0	0x9A05    LDR	R2, [SP, #20]
0x49B2	0x9906    LDR	R1, [SP, #24]
0x49B4	0x1A89    SUB	R1, R1, R2
0x49B6	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x49B8	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
0x49BA	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3454 :: 		
0x49BC	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3461 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x49BE	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3453 :: 		
0x49C0	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3461 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3462 :: 		
; ptr start address is: 0 (R0)
0x49C2	0x7801    LDRB	R1, [R0, #0]
0x49C4	0xF88D1026  STRB	R1, [SP, #38]
0x49C8	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3463 :: 		
0x49CA	0x2101    MOVS	R1, #1
0x49CC	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3464 :: 		
0x49D0	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3451 :: 		
0x49D2	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3464 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3466 :: 		
; ptr start address is: 0 (R0)
0x49D4	0xF89D200C  LDRB	R2, [SP, #12]
0x49D8	0xF89D1026  LDRB	R1, [SP, #38]
0x49DC	0x4011    ANDS	R1, R2
0x49DE	0xB2C9    UXTB	R1, R1
0x49E0	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3467 :: 		
0x49E2	0x4921    LDR	R1, [PC, #132]
0x49E4	0x8809    LDRH	R1, [R1, #0]
0x49E6	0x9001    STR	R0, [SP, #4]
0x49E8	0xB28A    UXTH	R2, R1
0x49EA	0xF8BD1024  LDRH	R1, [SP, #36]
0x49EE	0xF8BD000A  LDRH	R0, [SP, #10]
0x49F2	0xF7FFFD97  BL	_TFT_Dot+0
0x49F6	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3468 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3470 :: 		
0x49F8	0xF8BD1024  LDRH	R1, [SP, #36]
0x49FC	0x1E49    SUBS	R1, R1, #1
0x49FE	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3471 :: 		
0x4A02	0xF89D100C  LDRB	R1, [SP, #12]
0x4A06	0x0049    LSLS	R1, R1, #1
0x4A08	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x4A0C	0xF89D1008  LDRB	R1, [SP, #8]
0x4A10	0x1C49    ADDS	R1, R1, #1
0x4A12	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3472 :: 		
0x4A16	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x4A18	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3474 :: 		
; ptr start address is: 16 (R4)
0x4A1A	0xF8BD100A  LDRH	R1, [SP, #10]
0x4A1E	0x1C49    ADDS	R1, R1, #1
0x4A20	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x4A24	0xF89D1009  LDRB	R1, [SP, #9]
0x4A28	0x1C49    ADDS	R1, R1, #1
0x4A2A	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3475 :: 		
0x4A2E	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x4A30	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3478 :: 		
0x4A32	0xF8BD1024  LDRH	R1, [SP, #36]
0x4A36	0x1E4A    SUBS	R2, R1, #1
0x4A38	0x4909    LDR	R1, [PC, #36]
0x4A3A	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3479 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3480 :: 		
L_end__TFT_Write_Char_E:
0x4A3C	0xF8DDE000  LDR	LR, [SP, #0]
0x4A40	0xB00A    ADD	SP, SP, #40
0x4A42	0x4770    BX	LR
0x4A44	0x070E2000  	__Lib_TFT__fontFirstChar+0
0x4A48	0x07262000  	__Lib_TFT__fontLastChar+0
0x4A4C	0x073C2000  	__Lib_TFT_activeExtFont+0
0x4A50	0x071C2000  	__Lib_TFT_headerBuffer+0
0x4A54	0x07322000  	__Lib_TFT__fontHeight+0
0x4A58	0x07282000  	_TFT_Get_Ext_Data_Ptr+0
0x4A5C	0x04712000  	__Lib_TFT_FontOrientation+0
0x4A60	0x07302000  	__Lib_TFT_y_cord+0
0x4A64	0x07342000  	__Lib_TFT_x_cord+0
0x4A68	0x07362000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
_TFT_Get_Data:
;DSP_Entrega1_SD.c, 478 :: 		char* TFT_Get_Data(unsigned long offset, unsigned long count, unsigned long *num) {
; offset start address is: 0 (R0)
0x4354	0xB085    SUB	SP, SP, #20
0x4356	0xF8CDE000  STR	LR, [SP, #0]
0x435A	0x9204    STR	R2, [SP, #16]
0x435C	0x4602    MOV	R2, R0
0x435E	0x9103    STR	R1, [SP, #12]
; offset end address is: 0 (R0)
; offset start address is: 8 (R2)
;DSP_Entrega1_SD.c, 482 :: 		start_sector = Mmc_Get_File_Write_Sector() + offset/512;
0x4360	0xF7FDFAFE  BL	_Mmc_Get_File_Write_Sector+0
0x4364	0x0A53    LSRS	R3, R2, #9
0x4366	0x18C4    ADDS	R4, R0, R3
0x4368	0x9401    STR	R4, [SP, #4]
;DSP_Entrega1_SD.c, 483 :: 		fpos = (unsigned long)offset%512;
0x436A	0xF24013FF  MOVW	R3, #511
0x436E	0xEA020303  AND	R3, R2, R3, LSL #0
; offset end address is: 8 (R2)
0x4372	0xF8AD3008  STRH	R3, [SP, #8]
;DSP_Entrega1_SD.c, 485 :: 		if(start_sector == currentSector+1) {
0x4376	0x4B1E    LDR	R3, [PC, #120]
0x4378	0x681B    LDR	R3, [R3, #0]
0x437A	0x1C5B    ADDS	R3, R3, #1
0x437C	0x429C    CMP	R4, R3
0x437E	0xD106    BNE	L_TFT_Get_Data33
;DSP_Entrega1_SD.c, 486 :: 		Mmc_Multi_Read_Sector(Ext_Data_Buffer);
0x4380	0x481C    LDR	R0, [PC, #112]
0x4382	0xF7FEF82F  BL	_Mmc_Multi_Read_Sector+0
;DSP_Entrega1_SD.c, 487 :: 		currentSector = start_sector;
0x4386	0x9C01    LDR	R4, [SP, #4]
0x4388	0x4B19    LDR	R3, [PC, #100]
0x438A	0x601C    STR	R4, [R3, #0]
;DSP_Entrega1_SD.c, 488 :: 		} else if (start_sector != currentSector) {
0x438C	0xE014    B	L_TFT_Get_Data34
L_TFT_Get_Data33:
0x438E	0x4B18    LDR	R3, [PC, #96]
0x4390	0x681C    LDR	R4, [R3, #0]
0x4392	0x9B01    LDR	R3, [SP, #4]
0x4394	0x42A3    CMP	R3, R4
0x4396	0xD00F    BEQ	L_TFT_Get_Data35
;DSP_Entrega1_SD.c, 489 :: 		if(currentSector != -1)
0x4398	0x4B15    LDR	R3, [PC, #84]
0x439A	0x681B    LDR	R3, [R3, #0]
0x439C	0xF1B33FFF  CMP	R3, #-1
0x43A0	0xD001    BEQ	L_TFT_Get_Data36
;DSP_Entrega1_SD.c, 490 :: 		Mmc_Multi_Read_Stop();
0x43A2	0xF7FDFAD1  BL	_Mmc_Multi_Read_Stop+0
L_TFT_Get_Data36:
;DSP_Entrega1_SD.c, 491 :: 		Mmc_Multi_Read_Start(start_sector);
0x43A6	0x9801    LDR	R0, [SP, #4]
0x43A8	0xF7FEFCA6  BL	_Mmc_Multi_Read_Start+0
;DSP_Entrega1_SD.c, 492 :: 		Mmc_Multi_Read_Sector(Ext_Data_Buffer);
0x43AC	0x4811    LDR	R0, [PC, #68]
0x43AE	0xF7FEF819  BL	_Mmc_Multi_Read_Sector+0
;DSP_Entrega1_SD.c, 493 :: 		currentSector = start_sector;
0x43B2	0x9C01    LDR	R4, [SP, #4]
0x43B4	0x4B0E    LDR	R3, [PC, #56]
0x43B6	0x601C    STR	R4, [R3, #0]
;DSP_Entrega1_SD.c, 494 :: 		}
L_TFT_Get_Data35:
L_TFT_Get_Data34:
;DSP_Entrega1_SD.c, 496 :: 		if(count>512-fpos)
0x43B8	0xF8BD3008  LDRH	R3, [SP, #8]
0x43BC	0xF5C37400  RSB	R4, R3, #512
0x43C0	0xB2A4    UXTH	R4, R4
0x43C2	0x9B03    LDR	R3, [SP, #12]
0x43C4	0x42A3    CMP	R3, R4
0x43C6	0xD907    BLS	L_TFT_Get_Data37
;DSP_Entrega1_SD.c, 497 :: 		*num = 512-fpos;
0x43C8	0xF8BD3008  LDRH	R3, [SP, #8]
0x43CC	0xF5C37400  RSB	R4, R3, #512
0x43D0	0xB2A4    UXTH	R4, R4
0x43D2	0x9B04    LDR	R3, [SP, #16]
0x43D4	0x601C    STR	R4, [R3, #0]
0x43D6	0xE002    B	L_TFT_Get_Data38
L_TFT_Get_Data37:
;DSP_Entrega1_SD.c, 499 :: 		*num = count;
0x43D8	0x9C03    LDR	R4, [SP, #12]
0x43DA	0x9B04    LDR	R3, [SP, #16]
0x43DC	0x601C    STR	R4, [R3, #0]
L_TFT_Get_Data38:
;DSP_Entrega1_SD.c, 501 :: 		return Ext_Data_Buffer+fpos;
0x43DE	0xF8BD4008  LDRH	R4, [SP, #8]
0x43E2	0x4B04    LDR	R3, [PC, #16]
0x43E4	0x191B    ADDS	R3, R3, R4
0x43E6	0x4618    MOV	R0, R3
;DSP_Entrega1_SD.c, 502 :: 		}
L_end_TFT_Get_Data:
0x43E8	0xF8DDE000  LDR	LR, [SP, #0]
0x43EC	0xB005    ADD	SP, SP, #20
0x43EE	0x4770    BX	LR
0x43F0	0x00882000  	_currentSector+0
0x43F4	0x01902000  	_Ext_Data_Buffer+0
; end of _TFT_Get_Data
_Mmc_Get_File_Write_Sector:
;__Lib_MmcFat16.c, 2080 :: 		
0x1960	0xB081    SUB	SP, SP, #4
;__Lib_MmcFat16.c, 2082 :: 		
0x1962	0x480A    LDR	R0, [PC, #40]
0x1964	0x8800    LDRH	R0, [R0, #0]
0x1966	0xB928    CBNZ	R0, L_Mmc_Get_File_Write_Sector319
;__Lib_MmcFat16.c, 2084 :: 		
0x1968	0x2107    MOVS	R1, #7
0x196A	0x4809    LDR	R0, [PC, #36]
0x196C	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2085 :: 		
0x196E	0xF04F30FF  MOV	R0, #-1
0x1972	0xE008    B	L_end_Mmc_Get_File_Write_Sector
;__Lib_MmcFat16.c, 2086 :: 		
L_Mmc_Get_File_Write_Sector319:
;__Lib_MmcFat16.c, 2088 :: 		
0x1974	0x4807    LDR	R0, [PC, #28]
0x1976	0x8800    LDRH	R0, [R0, #0]
0x1978	0x1E81    SUBS	R1, R0, #2
0x197A	0x4807    LDR	R0, [PC, #28]
0x197C	0x8800    LDRH	R0, [R0, #0]
0x197E	0x4341    MULS	R1, R0, R1
0x1980	0x4806    LDR	R0, [PC, #24]
0x1982	0x6800    LDR	R0, [R0, #0]
0x1984	0x1840    ADDS	R0, R0, R1
;__Lib_MmcFat16.c, 2089 :: 		
L_end_Mmc_Get_File_Write_Sector:
0x1986	0xB001    ADD	SP, SP, #4
0x1988	0x4770    BX	LR
0x198A	0xBF00    NOP
0x198C	0x04042000  	__Lib_MmcFat16_f16_cFD+28
0x1990	0x01892000  	___f16_errno+0
0x1994	0x03EE2000  	__Lib_MmcFat16_f16_cFD+6
0x1998	0x040A2000  	__Lib_MmcFat16_f16_boot+2
0x199C	0x041C2000  	__Lib_MmcFat16_f16_boot+20
; end of _Mmc_Get_File_Write_Sector
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3334 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x42F0	0xB085    SUB	SP, SP, #20
0x42F2	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3338 :: 		
; ptrH start address is: 20 (R5)
0x42F6	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x42F8	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3339 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x42FA	0x2900    CMP	R1, #0
0x42FC	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3340 :: 		
0x42FE	0xAC04    ADD	R4, SP, #16
0x4300	0x9301    STR	R3, [SP, #4]
0x4302	0xF8AD1008  STRH	R1, [SP, #8]
0x4306	0x9503    STR	R5, [SP, #12]
0x4308	0x4622    MOV	R2, R4
0x430A	0x4618    MOV	R0, R3
0x430C	0x4C10    LDR	R4, [PC, #64]
0x430E	0x6824    LDR	R4, [R4, #0]
0x4310	0x47A0    BLX	R4
0x4312	0x9D03    LDR	R5, [SP, #12]
0x4314	0xF8BD1008  LDRH	R1, [SP, #8]
0x4318	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x431A	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3341 :: 		
; i start address is: 0 (R0)
0x431C	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x431E	0xF8BD2010  LDRH	R2, [SP, #16]
0x4322	0x4290    CMP	R0, R2
0x4324	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3342 :: 		
0x4326	0x7822    LDRB	R2, [R4, #0]
0x4328	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3343 :: 		
0x432A	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3344 :: 		
0x432C	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3341 :: 		
0x432E	0x1C40    ADDS	R0, R0, #1
0x4330	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3345 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x4332	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3346 :: 		
0x4334	0xF8BD2010  LDRH	R2, [SP, #16]
0x4338	0x1A89    SUB	R1, R1, R2
0x433A	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3347 :: 		
0x433C	0xF8BD2010  LDRH	R2, [SP, #16]
0x4340	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3348 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x4342	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3350 :: 		
L_end__TFT_getHeader:
0x4344	0xF8DDE000  LDR	LR, [SP, #0]
0x4348	0xB005    ADD	SP, SP, #20
0x434A	0x4770    BX	LR
0x434C	0x071C2000  	__Lib_TFT_headerBuffer+0
0x4350	0x07282000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 553 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x4524	0xB082    SUB	SP, SP, #8
0x4526	0xF8CDE000  STR	LR, [SP, #0]
0x452A	0xF8AD2004  STRH	R2, [SP, #4]
0x452E	0xB20A    SXTH	R2, R1
0x4530	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 555 :: 		
0x4532	0x2900    CMP	R1, #0
0x4534	0xDB04    BLT	L__TFT_Dot949
0x4536	0x4B17    LDR	R3, [PC, #92]
0x4538	0x881B    LDRH	R3, [R3, #0]
0x453A	0x4299    CMP	R1, R3
0x453C	0xD200    BCS	L__TFT_Dot948
0x453E	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 556 :: 		
0x4540	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 557 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4542	0x2A00    CMP	R2, #0
0x4544	0xDB04    BLT	L__TFT_Dot951
0x4546	0x4B14    LDR	R3, [PC, #80]
0x4548	0x881B    LDRH	R3, [R3, #0]
0x454A	0x429A    CMP	R2, R3
0x454C	0xD200    BCS	L__TFT_Dot950
0x454E	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 558 :: 		
0x4550	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 560 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4552	0x2400    MOVS	R4, #0
0x4554	0xB264    SXTB	R4, R4
0x4556	0x4B11    LDR	R3, [PC, #68]
0x4558	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 561 :: 		
0x455A	0xF000FAEF  BL	__Lib_TFT_Is_SSD1963_Set+0
0x455E	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 562 :: 		
0x4560	0xB293    UXTH	R3, R2
0x4562	0xB28A    UXTH	R2, R1
0x4564	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x4566	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x4568	0x4C0D    LDR	R4, [PC, #52]
0x456A	0x6824    LDR	R4, [R4, #0]
0x456C	0x47A0    BLX	R4
0x456E	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 564 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4570	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x4572	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x4574	0x4C0B    LDR	R4, [PC, #44]
0x4576	0x6824    LDR	R4, [R4, #0]
0x4578	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 565 :: 		
0x457A	0xF8BD0004  LDRH	R0, [SP, #4]
0x457E	0x4C0A    LDR	R4, [PC, #40]
0x4580	0x6824    LDR	R4, [R4, #0]
0x4582	0x47A0    BLX	R4
;__Lib_TFT.c, 566 :: 		
0x4584	0x2401    MOVS	R4, #1
0x4586	0xB264    SXTB	R4, R4
0x4588	0x4B04    LDR	R3, [PC, #16]
0x458A	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 567 :: 		
L_end_TFT_Dot:
0x458C	0xF8DDE000  LDR	LR, [SP, #0]
0x4590	0xB002    ADD	SP, SP, #8
0x4592	0x4770    BX	LR
0x4594	0x06AA2000  	_TFT_DISP_WIDTH+0
0x4598	0x070C2000  	_TFT_DISP_HEIGHT+0
0x459C	0x82804240  	TFT_CS+0
0x45A0	0x07102000  	_TFT_SSD1963_Set_Address_Ptr+0
0x45A4	0x07142000  	_TFT_Set_Address_Ptr+0
0x45A8	0x07182000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1158 :: 		
; ch start address is: 0 (R0)
0x5038	0xB086    SUB	SP, SP, #24
0x503A	0xF8CDE000  STR	LR, [SP, #0]
0x503E	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1160 :: 		
;__Lib_TFT.c, 1162 :: 		
; x start address is: 20 (R5)
0x5040	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1163 :: 		
; temp start address is: 24 (R6)
0x5044	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1169 :: 		
0x5046	0x4972    LDR	R1, [PC, #456]
0x5048	0x7809    LDRB	R1, [R1, #0]
0x504A	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1170 :: 		
0x504C	0x4971    LDR	R1, [PC, #452]
0x504E	0x2200    MOVS	R2, #0
0x5050	0x4608    MOV	R0, R1
0x5052	0xF2400100  MOVW	R1, #0
0x5056	0xF7FEFF57  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1171 :: 		
0x505A	0x2201    MOVS	R2, #1
0x505C	0x496C    LDR	R1, [PC, #432]
0x505E	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1172 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1174 :: 		
0x5060	0x496D    LDR	R1, [PC, #436]
0x5062	0x8809    LDRH	R1, [R1, #0]
0x5064	0x428F    CMP	R7, R1
0x5066	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1175 :: 		
0x5068	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1176 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x506A	0x496C    LDR	R1, [PC, #432]
0x506C	0x8809    LDRH	R1, [R1, #0]
0x506E	0x428F    CMP	R7, R1
0x5070	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1177 :: 		
0x5072	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1180 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x5074	0x4968    LDR	R1, [PC, #416]
0x5076	0x8809    LDRH	R1, [R1, #0]
0x5078	0x1A79    SUB	R1, R7, R1
0x507A	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x507C	0x008A    LSLS	R2, R1, #2
0x507E	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1181 :: 		
0x5080	0x4C67    LDR	R4, [PC, #412]
0x5082	0x6821    LDR	R1, [R4, #0]
0x5084	0x3108    ADDS	R1, #8
0x5086	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1182 :: 		
0x5088	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1184 :: 		
0x508A	0x1C59    ADDS	R1, R3, #1
0x508C	0x7809    LDRB	R1, [R1, #0]
0x508E	0xB2CA    UXTB	R2, R1
0x5090	0x1C99    ADDS	R1, R3, #2
0x5092	0x7809    LDRB	R1, [R1, #0]
0x5094	0x0209    LSLS	R1, R1, #8
0x5096	0x1852    ADDS	R2, R2, R1
0x5098	0x1CD9    ADDS	R1, R3, #3
0x509A	0x7809    LDRB	R1, [R1, #0]
0x509C	0x0409    LSLS	R1, R1, #16
0x509E	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1186 :: 		
0x50A0	0x4621    MOV	R1, R4
0x50A2	0x6809    LDR	R1, [R1, #0]
0x50A4	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1188 :: 		
0x50A6	0x495F    LDR	R1, [PC, #380]
0x50A8	0x7809    LDRB	R1, [R1, #0]
0x50AA	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x50AC	0x495D    LDR	R1, [PC, #372]
0x50AE	0x7809    LDRB	R1, [R1, #0]
0x50B0	0x2902    CMP	R1, #2
0x50B2	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x50B4	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1189 :: 		
0x50B6	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x50B8	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1190 :: 		
; yCnt start address is: 8 (R2)
0x50BA	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x50BC	0x46A0    MOV	R8, R4
0x50BE	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x50C0	0x495A    LDR	R1, [PC, #360]
0x50C2	0x8809    LDRH	R1, [R1, #0]
0x50C4	0x428A    CMP	R2, R1
0x50C6	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1191 :: 		
0x50C8	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x50CA	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1192 :: 		
; mask start address is: 28 (R7)
0x50CC	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1193 :: 		
; xCnt start address is: 16 (R4)
0x50CE	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x50D0	0x4284    CMP	R4, R0
0x50D2	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1194 :: 		
0x50D4	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1195 :: 		
0x50D6	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x50DA	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1196 :: 		
; mask start address is: 28 (R7)
0x50DE	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1197 :: 		
0x50E0	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1194 :: 		
;__Lib_TFT.c, 1197 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1199 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x50E2	0xEA060107  AND	R1, R6, R7, LSL #0
0x50E6	0xB2C9    UXTB	R1, R1
0x50E8	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1200 :: 		
0x50EA	0x4952    LDR	R1, [PC, #328]
0x50EC	0x8809    LDRH	R1, [R1, #0]
0x50EE	0xF88D6004  STRB	R6, [SP, #4]
0x50F2	0xF8CD8008  STR	R8, [SP, #8]
0x50F6	0xF88D700C  STRB	R7, [SP, #12]
0x50FA	0xF88D200D  STRB	R2, [SP, #13]
0x50FE	0xF8AD300E  STRH	R3, [SP, #14]
0x5102	0xF88D0010  STRB	R0, [SP, #16]
0x5106	0xF8AD5012  STRH	R5, [SP, #18]
0x510A	0xF88D4014  STRB	R4, [SP, #20]
0x510E	0xB28A    UXTH	R2, R1
0x5110	0xB219    SXTH	R1, R3
0x5112	0xB228    SXTH	R0, R5
0x5114	0xF7FFFA06  BL	_TFT_Dot+0
0x5118	0xF89D4014  LDRB	R4, [SP, #20]
0x511C	0xF8BD5012  LDRH	R5, [SP, #18]
0x5120	0xF89D0010  LDRB	R0, [SP, #16]
0x5124	0xF8BD300E  LDRH	R3, [SP, #14]
0x5128	0xF89D200D  LDRB	R2, [SP, #13]
0x512C	0xF89D700C  LDRB	R7, [SP, #12]
0x5130	0xF8DD8008  LDR	R8, [SP, #8]
0x5134	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1201 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1203 :: 		
0x5138	0x1C6D    ADDS	R5, R5, #1
0x513A	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1204 :: 		
0x513C	0x0079    LSLS	R1, R7, #1
0x513E	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1193 :: 		
0x5140	0x1C64    ADDS	R4, R4, #1
0x5142	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1205 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x5144	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1206 :: 		
0x5146	0x1C5B    ADDS	R3, R3, #1
0x5148	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1190 :: 		
0x514A	0x1C52    ADDS	R2, R2, #1
0x514C	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1207 :: 		
0x514E	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x5150	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1209 :: 		
; x start address is: 16 (R4)
0x5152	0x4934    LDR	R1, [PC, #208]
0x5154	0x7809    LDRB	R1, [R1, #0]
0x5156	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1210 :: 		
0x5158	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x515A	0x4935    LDR	R1, [PC, #212]
0x515C	0x800A    STRH	R2, [R1, #0]
0x515E	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1212 :: 		
; y start address is: 12 (R3)
0x5160	0x4931    LDR	R1, [PC, #196]
0x5162	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1213 :: 		
0x5164	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1214 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x5166	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x5168	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1215 :: 		
; yCnt start address is: 8 (R2)
0x516A	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x516C	0x492F    LDR	R1, [PC, #188]
0x516E	0x8809    LDRH	R1, [R1, #0]
0x5170	0x428A    CMP	R2, R1
0x5172	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1216 :: 		
0x5174	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x5176	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1217 :: 		
; mask start address is: 28 (R7)
0x5178	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1218 :: 		
; xCnt start address is: 4 (R1)
0x517A	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x517C	0x46A0    MOV	R8, R4
0x517E	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x5180	0x4284    CMP	R4, R0
0x5182	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1219 :: 		
0x5184	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1220 :: 		
0x5186	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x518A	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1221 :: 		
; mask start address is: 28 (R7)
0x518E	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1222 :: 		
0x5190	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1219 :: 		
;__Lib_TFT.c, 1222 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1224 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x5192	0xEA060107  AND	R1, R6, R7, LSL #0
0x5196	0xB2C9    UXTB	R1, R1
0x5198	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1225 :: 		
0x519A	0x4926    LDR	R1, [PC, #152]
0x519C	0x8809    LDRH	R1, [R1, #0]
0x519E	0xF88D6004  STRB	R6, [SP, #4]
0x51A2	0xF8CD8008  STR	R8, [SP, #8]
0x51A6	0xF88D700C  STRB	R7, [SP, #12]
0x51AA	0xF88D200D  STRB	R2, [SP, #13]
0x51AE	0xF8AD300E  STRH	R3, [SP, #14]
0x51B2	0xF88D0010  STRB	R0, [SP, #16]
0x51B6	0xF8AD5012  STRH	R5, [SP, #18]
0x51BA	0xF88D4014  STRB	R4, [SP, #20]
0x51BE	0xB28A    UXTH	R2, R1
0x51C0	0xB229    SXTH	R1, R5
0x51C2	0xB218    SXTH	R0, R3
0x51C4	0xF7FFF9AE  BL	_TFT_Dot+0
0x51C8	0xF89D4014  LDRB	R4, [SP, #20]
0x51CC	0xF8BD5012  LDRH	R5, [SP, #18]
0x51D0	0xF89D0010  LDRB	R0, [SP, #16]
0x51D4	0xF8BD300E  LDRH	R3, [SP, #14]
0x51D8	0xF89D200D  LDRB	R2, [SP, #13]
0x51DC	0xF89D700C  LDRB	R7, [SP, #12]
0x51E0	0xF8DD8008  LDR	R8, [SP, #8]
0x51E4	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1226 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1228 :: 		
0x51E8	0x1E6D    SUBS	R5, R5, #1
0x51EA	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1229 :: 		
0x51EC	0x0079    LSLS	R1, R7, #1
0x51EE	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1218 :: 		
0x51F0	0x1C64    ADDS	R4, R4, #1
0x51F2	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1230 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x51F4	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1232 :: 		
0x51F6	0x1C5B    ADDS	R3, R3, #1
0x51F8	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1215 :: 		
0x51FA	0x1C52    ADDS	R2, R2, #1
0x51FC	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1233 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x51FE	0x4644    MOV	R4, R8
0x5200	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1236 :: 		
0x5202	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x5204	0x4908    LDR	R1, [PC, #32]
0x5206	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1237 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1238 :: 		
L_end__TFT_Write_Char:
0x5208	0xF8DDE000  LDR	LR, [SP, #0]
0x520C	0xB006    ADD	SP, SP, #24
0x520E	0x4770    BX	LR
0x5210	0x00922000  	__Lib_TFT_FontInitialized+0
0x5214	0x76380000  	_TFT_defaultFont+0
0x5218	0x070E2000  	__Lib_TFT__fontFirstChar+0
0x521C	0x07262000  	__Lib_TFT__fontLastChar+0
0x5220	0x072C2000  	__Lib_TFT__font+0
0x5224	0x04712000  	__Lib_TFT_FontOrientation+0
0x5228	0x07302000  	__Lib_TFT_y_cord+0
0x522C	0x07322000  	__Lib_TFT__fontHeight+0
0x5230	0x07342000  	__Lib_TFT_x_cord+0
0x5234	0x07362000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_TFT_Set_Font:
;__Lib_TFT.c, 178 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x3F08	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 179 :: 		
0x3F0A	0x4B12    LDR	R3, [PC, #72]
0x3F0C	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 180 :: 		
0x3F0E	0x1C83    ADDS	R3, R0, #2
0x3F10	0x781C    LDRB	R4, [R3, #0]
0x3F12	0x1CC3    ADDS	R3, R0, #3
0x3F14	0x781B    LDRB	R3, [R3, #0]
0x3F16	0x021B    LSLS	R3, R3, #8
0x3F18	0xB29B    UXTH	R3, R3
0x3F1A	0x18E4    ADDS	R4, R4, R3
0x3F1C	0x4B0E    LDR	R3, [PC, #56]
0x3F1E	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 181 :: 		
0x3F20	0x1D03    ADDS	R3, R0, #4
0x3F22	0x781C    LDRB	R4, [R3, #0]
0x3F24	0x1D43    ADDS	R3, R0, #5
0x3F26	0x781B    LDRB	R3, [R3, #0]
0x3F28	0x021B    LSLS	R3, R3, #8
0x3F2A	0xB29B    UXTH	R3, R3
0x3F2C	0x18E4    ADDS	R4, R4, R3
0x3F2E	0x4B0B    LDR	R3, [PC, #44]
0x3F30	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 182 :: 		
0x3F32	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x3F34	0x781C    LDRB	R4, [R3, #0]
0x3F36	0x4B0A    LDR	R3, [PC, #40]
0x3F38	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 184 :: 		
0x3F3A	0x4B0A    LDR	R3, [PC, #40]
0x3F3C	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 185 :: 		
0x3F3E	0x4B0A    LDR	R3, [PC, #40]
0x3F40	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 186 :: 		
0x3F42	0x2401    MOVS	R4, #1
0x3F44	0x4B09    LDR	R3, [PC, #36]
0x3F46	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 187 :: 		
0x3F48	0x2400    MOVS	R4, #0
0x3F4A	0x4B09    LDR	R3, [PC, #36]
0x3F4C	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 188 :: 		
L_end_TFT_Set_Font:
0x3F4E	0xB001    ADD	SP, SP, #4
0x3F50	0x4770    BX	LR
0x3F52	0xBF00    NOP
0x3F54	0x072C2000  	__Lib_TFT__font+0
0x3F58	0x070E2000  	__Lib_TFT__fontFirstChar+0
0x3F5C	0x07262000  	__Lib_TFT__fontLastChar+0
0x3F60	0x07322000  	__Lib_TFT__fontHeight+0
0x3F64	0x07362000  	__Lib_TFT_FontColor+0
0x3F68	0x04712000  	__Lib_TFT_FontOrientation+0
0x3F6C	0x00922000  	__Lib_TFT_FontInitialized+0
0x3F70	0x07382000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_Proceso:
;DSP_Entrega1_SD.c, 144 :: 		void Proceso(){
0x7100	0xB081    SUB	SP, SP, #4
0x7102	0xF8CDE000  STR	LR, [SP, #0]
;DSP_Entrega1_SD.c, 159 :: 		if(estado_File == 1){
0x7106	0x4826    LDR	R0, [PC, #152]
0x7108	0x8800    LDRH	R0, [R0, #0]
0x710A	0x2801    CMP	R0, #1
0x710C	0xD143    BNE	L_Proceso20
;DSP_Entrega1_SD.c, 160 :: 		display_width = Screen1.width;
0x710E	0x4825    LDR	R0, [PC, #148]
0x7110	0x8801    LDRH	R1, [R0, #0]
0x7112	0x4825    LDR	R0, [PC, #148]
0x7114	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 161 :: 		display_height = Screen1.Height;
0x7116	0x4825    LDR	R0, [PC, #148]
0x7118	0x8801    LDRH	R1, [R0, #0]
0x711A	0x4825    LDR	R0, [PC, #148]
0x711C	0x8001    STRH	R1, [R0, #0]
;DSP_Entrega1_SD.c, 166 :: 		DrawScreen(&Screen1);
0x711E	0x4825    LDR	R0, [PC, #148]
0x7120	0xF7FFF8D4  BL	_DrawScreen+0
;DSP_Entrega1_SD.c, 167 :: 		Delay_ms(1000);
0x7124	0xF2461753  MOVW	R7, #24915
0x7128	0xF2C00751  MOVT	R7, #81
0x712C	0xBF00    NOP
0x712E	0xBF00    NOP
L_Proceso21:
0x7130	0x1E7F    SUBS	R7, R7, #1
0x7132	0xD1FD    BNE	L_Proceso21
0x7134	0xBF00    NOP
0x7136	0xBF00    NOP
0x7138	0xBF00    NOP
0x713A	0xBF00    NOP
;DSP_Entrega1_SD.c, 172 :: 		DrawScreen(&Screen2);
0x713C	0x481E    LDR	R0, [PC, #120]
0x713E	0xF7FFF8C5  BL	_DrawScreen+0
;DSP_Entrega1_SD.c, 173 :: 		Delay_ms(1000);
0x7142	0xF2461753  MOVW	R7, #24915
0x7146	0xF2C00751  MOVT	R7, #81
L_Proceso23:
0x714A	0x1E7F    SUBS	R7, R7, #1
0x714C	0xD1FD    BNE	L_Proceso23
0x714E	0xBF00    NOP
0x7150	0xBF00    NOP
0x7152	0xBF00    NOP
0x7154	0xBF00    NOP
0x7156	0xBF00    NOP
0x7158	0xBF00    NOP
;DSP_Entrega1_SD.c, 178 :: 		DrawScreen(&Screen3);
0x715A	0x4818    LDR	R0, [PC, #96]
0x715C	0xF7FFF8B6  BL	_DrawScreen+0
;DSP_Entrega1_SD.c, 179 :: 		Delay_ms(1000);
0x7160	0xF2461753  MOVW	R7, #24915
0x7164	0xF2C00751  MOVT	R7, #81
L_Proceso25:
0x7168	0x1E7F    SUBS	R7, R7, #1
0x716A	0xD1FD    BNE	L_Proceso25
0x716C	0xBF00    NOP
0x716E	0xBF00    NOP
0x7170	0xBF00    NOP
0x7172	0xBF00    NOP
0x7174	0xBF00    NOP
0x7176	0xBF00    NOP
;DSP_Entrega1_SD.c, 184 :: 		DrawScreen(&Screen4);
0x7178	0x4811    LDR	R0, [PC, #68]
0x717A	0xF7FFF8A7  BL	_DrawScreen+0
;DSP_Entrega1_SD.c, 185 :: 		Delay_ms(1000);
0x717E	0xF2461753  MOVW	R7, #24915
0x7182	0xF2C00751  MOVT	R7, #81
0x7186	0xBF00    NOP
0x7188	0xBF00    NOP
L_Proceso27:
0x718A	0x1E7F    SUBS	R7, R7, #1
0x718C	0xD1FD    BNE	L_Proceso27
0x718E	0xBF00    NOP
0x7190	0xBF00    NOP
0x7192	0xBF00    NOP
0x7194	0xBF00    NOP
;DSP_Entrega1_SD.c, 186 :: 		}
L_Proceso20:
;DSP_Entrega1_SD.c, 187 :: 		}
L_end_Proceso:
0x7196	0xF8DDE000  LDR	LR, [SP, #0]
0x719A	0xB001    ADD	SP, SP, #4
0x719C	0x4770    BX	LR
0x719E	0xBF00    NOP
0x71A0	0x018A2000  	_estado_File+0
0x71A4	0x03922000  	_Screen1+2
0x71A8	0x03E02000  	_display_width+0
0x71AC	0x03942000  	_Screen1+4
0x71B0	0x03E22000  	_display_height+0
0x71B4	0x03902000  	_Screen1+0
0x71B8	0x03A02000  	_Screen2+0
0x71BC	0x03B02000  	_Screen3+0
0x71C0	0x03C02000  	_Screen4+0
; end of _Proceso
_DrawScreen:
;DSP_Entrega1_SD.c, 513 :: 		void DrawScreen(TScreen *aScreen) {
; aScreen start address is: 0 (R0)
0x62CC	0xB083    SUB	SP, SP, #12
0x62CE	0xF8CDE000  STR	LR, [SP, #0]
; aScreen end address is: 0 (R0)
; aScreen start address is: 0 (R0)
;DSP_Entrega1_SD.c, 518 :: 		order = 0;
0x62D2	0x2100    MOVS	R1, #0
0x62D4	0xF8AD1004  STRH	R1, [SP, #4]
;DSP_Entrega1_SD.c, 519 :: 		image_idx = 0;
0x62D8	0x2100    MOVS	R1, #0
0x62DA	0xF88D1006  STRB	R1, [SP, #6]
;DSP_Entrega1_SD.c, 520 :: 		CurrentScreen = aScreen;
0x62DE	0x4936    LDR	R1, [PC, #216]
0x62E0	0x6008    STR	R0, [R1, #0]
;DSP_Entrega1_SD.c, 522 :: 		if ((display_width != CurrentScreen->Width) || (display_height != CurrentScreen->Height)) {
0x62E2	0x1C81    ADDS	R1, R0, #2
; aScreen end address is: 0 (R0)
0x62E4	0x880A    LDRH	R2, [R1, #0]
0x62E6	0x4935    LDR	R1, [PC, #212]
0x62E8	0x8809    LDRH	R1, [R1, #0]
0x62EA	0x4291    CMP	R1, R2
0x62EC	0xD108    BNE	L__DrawScreen52
0x62EE	0x4932    LDR	R1, [PC, #200]
0x62F0	0x6809    LDR	R1, [R1, #0]
0x62F2	0x1D09    ADDS	R1, R1, #4
0x62F4	0x880A    LDRH	R2, [R1, #0]
0x62F6	0x4932    LDR	R1, [PC, #200]
0x62F8	0x8809    LDRH	R1, [R1, #0]
0x62FA	0x4291    CMP	R1, R2
0x62FC	0xD100    BNE	L__DrawScreen51
0x62FE	0xE023    B	L_DrawScreen42
L__DrawScreen52:
L__DrawScreen51:
;DSP_Entrega1_SD.c, 523 :: 		TFT_Init(CurrentScreen->Width, CurrentScreen->Height);
0x6300	0x4B2D    LDR	R3, [PC, #180]
0x6302	0x6819    LDR	R1, [R3, #0]
0x6304	0x1D09    ADDS	R1, R1, #4
0x6306	0x8809    LDRH	R1, [R1, #0]
0x6308	0xB28A    UXTH	R2, R1
0x630A	0x4619    MOV	R1, R3
0x630C	0x6809    LDR	R1, [R1, #0]
0x630E	0x1C89    ADDS	R1, R1, #2
0x6310	0x8809    LDRH	R1, [R1, #0]
0x6312	0xB288    UXTH	R0, R1
0x6314	0xB291    UXTH	R1, R2
0x6316	0xF7FEFE01  BL	_TFT_Init+0
;DSP_Entrega1_SD.c, 524 :: 		TFT_Set_Ext_Buffer(TFT_Get_Data);
0x631A	0x492A    LDR	R1, [PC, #168]
0x631C	0x4608    MOV	R0, R1
0x631E	0xF000FEE5  BL	_TFT_Set_Ext_Buffer+0
;DSP_Entrega1_SD.c, 525 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x6322	0x4925    LDR	R1, [PC, #148]
0x6324	0x6809    LDR	R1, [R1, #0]
0x6326	0x8809    LDRH	R1, [R1, #0]
0x6328	0xB288    UXTH	R0, R1
0x632A	0xF000F9EB  BL	_TFT_Fill_Screen+0
;DSP_Entrega1_SD.c, 526 :: 		display_width = CurrentScreen->Width;
0x632E	0x4B22    LDR	R3, [PC, #136]
0x6330	0x6819    LDR	R1, [R3, #0]
0x6332	0x1C89    ADDS	R1, R1, #2
0x6334	0x880A    LDRH	R2, [R1, #0]
0x6336	0x4921    LDR	R1, [PC, #132]
0x6338	0x800A    STRH	R2, [R1, #0]
;DSP_Entrega1_SD.c, 527 :: 		display_height = CurrentScreen->Height;
0x633A	0x4619    MOV	R1, R3
0x633C	0x6809    LDR	R1, [R1, #0]
0x633E	0x1D09    ADDS	R1, R1, #4
0x6340	0x880A    LDRH	R2, [R1, #0]
0x6342	0x491F    LDR	R1, [PC, #124]
0x6344	0x800A    STRH	R2, [R1, #0]
;DSP_Entrega1_SD.c, 528 :: 		}
0x6346	0xE005    B	L_DrawScreen43
L_DrawScreen42:
;DSP_Entrega1_SD.c, 530 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x6348	0x491B    LDR	R1, [PC, #108]
0x634A	0x6809    LDR	R1, [R1, #0]
0x634C	0x8809    LDRH	R1, [R1, #0]
0x634E	0xB288    UXTH	R0, R1
0x6350	0xF000F9D8  BL	_TFT_Fill_Screen+0
L_DrawScreen43:
;DSP_Entrega1_SD.c, 533 :: 		while (order < CurrentScreen->ObjectsCount) {
L_DrawScreen44:
0x6354	0x4918    LDR	R1, [PC, #96]
0x6356	0x6809    LDR	R1, [R1, #0]
0x6358	0x1D89    ADDS	R1, R1, #6
0x635A	0x880A    LDRH	R2, [R1, #0]
0x635C	0xF8BD1004  LDRH	R1, [SP, #4]
0x6360	0x4291    CMP	R1, R2
0x6362	0xD225    BCS	L_DrawScreen45
;DSP_Entrega1_SD.c, 534 :: 		if (image_idx < CurrentScreen->ImagesCount) {
0x6364	0x4914    LDR	R1, [PC, #80]
0x6366	0x6809    LDR	R1, [R1, #0]
0x6368	0x3108    ADDS	R1, #8
0x636A	0x880A    LDRH	R2, [R1, #0]
0x636C	0xF89D1006  LDRB	R1, [SP, #6]
0x6370	0x4291    CMP	R1, R2
0x6372	0xD21C    BCS	L_DrawScreen46
;DSP_Entrega1_SD.c, 535 :: 		local_image = GetImage(image_idx);
0x6374	0x4910    LDR	R1, [PC, #64]
0x6376	0x6809    LDR	R1, [R1, #0]
0x6378	0x310C    ADDS	R1, #12
0x637A	0x680A    LDR	R2, [R1, #0]
0x637C	0xF89D1006  LDRB	R1, [SP, #6]
0x6380	0x0089    LSLS	R1, R1, #2
0x6382	0x1851    ADDS	R1, R2, R1
0x6384	0x6809    LDR	R1, [R1, #0]
0x6386	0x9102    STR	R1, [SP, #8]
;DSP_Entrega1_SD.c, 536 :: 		if (order == local_image->Order) {
0x6388	0x1D09    ADDS	R1, R1, #4
0x638A	0x780A    LDRB	R2, [R1, #0]
0x638C	0xF8BD1004  LDRH	R1, [SP, #4]
0x6390	0x4291    CMP	R1, R2
0x6392	0xD10C    BNE	L_DrawScreen47
;DSP_Entrega1_SD.c, 537 :: 		image_idx++;
0x6394	0xF89D1006  LDRB	R1, [SP, #6]
0x6398	0x1C49    ADDS	R1, R1, #1
0x639A	0xF88D1006  STRB	R1, [SP, #6]
;DSP_Entrega1_SD.c, 538 :: 		order++;
0x639E	0xF8BD1004  LDRH	R1, [SP, #4]
0x63A2	0x1C49    ADDS	R1, R1, #1
0x63A4	0xF8AD1004  STRH	R1, [SP, #4]
;DSP_Entrega1_SD.c, 539 :: 		DrawImage(local_image);
0x63A8	0x9802    LDR	R0, [SP, #8]
0x63AA	0xF7FEFD97  BL	_DrawImage+0
;DSP_Entrega1_SD.c, 540 :: 		}
L_DrawScreen47:
;DSP_Entrega1_SD.c, 541 :: 		}
L_DrawScreen46:
;DSP_Entrega1_SD.c, 543 :: 		}
0x63AE	0xE7D1    B	L_DrawScreen44
L_DrawScreen45:
;DSP_Entrega1_SD.c, 544 :: 		}
L_end_DrawScreen:
0x63B0	0xF8DDE000  LDR	LR, [SP, #0]
0x63B4	0xB003    ADD	SP, SP, #12
0x63B6	0x4770    BX	LR
0x63B8	0x03E42000  	_CurrentScreen+0
0x63BC	0x03E02000  	_display_width+0
0x63C0	0x03E22000  	_display_height+0
0x63C4	0x43550000  	_TFT_Get_Data+0
; end of _DrawScreen
_TFT_Init:
;__Lib_TFT_Defs.c, 350 :: 		void TFT_Init(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x4F1C	0xB081    SUB	SP, SP, #4
0x4F1E	0xF8CDE000  STR	LR, [SP, #0]
0x4F22	0xB28C    UXTH	R4, R1
0x4F24	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 351 :: 		__controller = _8BIT_CONTROLLER;
0x4F26	0xF24003FF  MOVW	R3, #255
0x4F2A	0x4A1F    LDR	R2, [PC, #124]
0x4F2C	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 352 :: 		if (Is_TFT_Set() != 1) {
0x4F2E	0xF000FA63  BL	_Is_TFT_Set+0
0x4F32	0x2801    CMP	R0, #1
0x4F34	0xD008    BEQ	L_TFT_Init8
;__Lib_TFT_Defs.c, 353 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x4F36	0x4B1D    LDR	R3, [PC, #116]
0x4F38	0x4A1D    LDR	R2, [PC, #116]
0x4F3A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 354 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x4F3C	0x4B1D    LDR	R3, [PC, #116]
0x4F3E	0x4A1E    LDR	R2, [PC, #120]
0x4F40	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 355 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x4F42	0x4B1E    LDR	R3, [PC, #120]
0x4F44	0x4A1E    LDR	R2, [PC, #120]
0x4F46	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 356 :: 		}
L_TFT_Init8:
;__Lib_TFT_Defs.c, 358 :: 		TFT_DISP_WIDTH = display_width;
0x4F48	0x4A1E    LDR	R2, [PC, #120]
0x4F4A	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 359 :: 		TFT_DISP_HEIGHT = display_height;
0x4F4C	0x4A1E    LDR	R2, [PC, #120]
0x4F4E	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 360 :: 		if (display_width >= display_height)
0x4F50	0x42A1    CMP	R1, R4
0x4F52	0xD303    BCC	L_TFT_Init9
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 361 :: 		TFT_Disp_Rotation = 0;
0x4F54	0x2300    MOVS	R3, #0
0x4F56	0x4A1D    LDR	R2, [PC, #116]
0x4F58	0x7013    STRB	R3, [R2, #0]
0x4F5A	0xE002    B	L_TFT_Init10
L_TFT_Init9:
;__Lib_TFT_Defs.c, 363 :: 		TFT_Disp_Rotation = 90;
0x4F5C	0x235A    MOVS	R3, #90
0x4F5E	0x4A1B    LDR	R2, [PC, #108]
0x4F60	0x7013    STRB	R3, [R2, #0]
L_TFT_Init10:
;__Lib_TFT_Defs.c, 365 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x4F62	0x2101    MOVS	R1, #1
0x4F64	0xF2400000  MOVW	R0, #0
0x4F68	0xF000FA4E  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 366 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x4F6C	0x2300    MOVS	R3, #0
0x4F6E	0x2200    MOVS	R2, #0
0x4F70	0xB408    PUSH	(R3)
0x4F72	0xB404    PUSH	(R2)
0x4F74	0x2300    MOVS	R3, #0
0x4F76	0x2200    MOVS	R2, #0
0x4F78	0x2100    MOVS	R1, #0
0x4F7A	0x2000    MOVS	R0, #0
0x4F7C	0xF000FA10  BL	_TFT_Set_Brush+0
0x4F80	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 368 :: 		TFT_Move_Cursor(0, 0);
0x4F82	0x2100    MOVS	R1, #0
0x4F84	0x2000    MOVS	R0, #0
0x4F86	0xF000FA2B  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 369 :: 		ExternalFontSet = 0;
0x4F8A	0x2300    MOVS	R3, #0
0x4F8C	0x4A10    LDR	R2, [PC, #64]
0x4F8E	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 371 :: 		TFT_Set_DataPort_Direction();
0x4F90	0xF7FEFD0C  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 373 :: 		TFT_Reset_Device();
0x4F94	0xF7FEFD9C  BL	__Lib_TFT_Defs_TFT_Reset_Device+0
;__Lib_TFT_Defs.c, 374 :: 		TFT_Set_Address_Ptr = TFT_Set_Address;
0x4F98	0x4B0E    LDR	R3, [PC, #56]
0x4F9A	0x4A0F    LDR	R2, [PC, #60]
0x4F9C	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 375 :: 		}
L_end_TFT_Init:
0x4F9E	0xF8DDE000  LDR	LR, [SP, #0]
0x4FA2	0xB001    ADD	SP, SP, #4
0x4FA4	0x4770    BX	LR
0x4FA6	0xBF00    NOP
0x4FA8	0x00BC2000  	__Lib_TFT_Defs___controller+0
0x4FAC	0x35810000  	_TFT_Set_Index+0
0x4FB0	0x074C2000  	_TFT_Set_Index_Ptr+0
0x4FB4	0x3A2D0000  	_TFT_Write_Command+0
0x4FB8	0x07502000  	_TFT_Write_Command_Ptr+0
0x4FBC	0x4FDD0000  	_TFT_Write_Data+0
0x4FC0	0x07182000  	_TFT_Write_Data_Ptr+0
0x4FC4	0x06AA2000  	_TFT_DISP_WIDTH+0
0x4FC8	0x070C2000  	_TFT_DISP_HEIGHT+0
0x4FCC	0x00BE2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x4FD0	0x07382000  	_ExternalFontSet+0
0x4FD4	0x4B4D0000  	_TFT_Set_Address+0
0x4FD8	0x07142000  	_TFT_Set_Address_Ptr+0
; end of _TFT_Init
__Lib_TFT_Defs_TFT_Reset_Device:
;__Lib_TFT_Defs.c, 193 :: 		static void TFT_Reset_Device() {
0x3AD0	0xB081    SUB	SP, SP, #4
0x3AD2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 194 :: 		TFT_Set_Pin_Directions();
0x3AD6	0xF7FFFF07  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 197 :: 		Delay_100ms();
0x3ADA	0xF7FFFB85  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 198 :: 		TFT_RST = 1;
0x3ADE	0x2101    MOVS	R1, #1
0x3AE0	0xB249    SXTB	R1, R1
0x3AE2	0x4896    LDR	R0, [PC, #600]
0x3AE4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 199 :: 		Delay_100ms();
0x3AE6	0xF7FFFB7F  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 200 :: 		Delay_100ms();
0x3AEA	0xF7FFFB7D  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 203 :: 		TFT_Set_Reg(0xEA, 0x00); // PTBA[15:8]
0x3AEE	0x2100    MOVS	R1, #0
0x3AF0	0x20EA    MOVS	R0, #234
0x3AF2	0xF7FEFB0D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 204 :: 		TFT_Set_Reg(0xEB, 0x20); // PTBA[7:0]
0x3AF6	0x2120    MOVS	R1, #32
0x3AF8	0x20EB    MOVS	R0, #235
0x3AFA	0xF7FEFB09  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 205 :: 		TFT_Set_Reg(0xEC, 0x0C); // STBA[15:8]
0x3AFE	0x210C    MOVS	R1, #12
0x3B00	0x20EC    MOVS	R0, #236
0x3B02	0xF7FEFB05  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 206 :: 		TFT_Set_Reg(0xED, 0xC4); // STBA[7:0]
0x3B06	0x21C4    MOVS	R1, #196
0x3B08	0x20ED    MOVS	R0, #237
0x3B0A	0xF7FEFB01  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 207 :: 		TFT_Set_Reg(0xE8, 0x40); // OPON[7:0]
0x3B0E	0x2140    MOVS	R1, #64
0x3B10	0x20E8    MOVS	R0, #232
0x3B12	0xF7FEFAFD  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 208 :: 		TFT_Set_Reg(0xE9, 0x38); // OPON1[7:0]
0x3B16	0x2138    MOVS	R1, #56
0x3B18	0x20E9    MOVS	R0, #233
0x3B1A	0xF7FEFAF9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 209 :: 		TFT_Set_Reg(0xF1, 0x01); // OTPS1B
0x3B1E	0x2101    MOVS	R1, #1
0x3B20	0x20F1    MOVS	R0, #241
0x3B22	0xF7FEFAF5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 210 :: 		TFT_Set_Reg(0xF2, 0x10); // GEN
0x3B26	0x2110    MOVS	R1, #16
0x3B28	0x20F2    MOVS	R0, #242
0x3B2A	0xF7FEFAF1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 211 :: 		TFT_Set_Reg(0x27, 0xA3);
0x3B2E	0x21A3    MOVS	R1, #163
0x3B30	0x2027    MOVS	R0, #39
0x3B32	0xF7FEFAED  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 214 :: 		TFT_Set_Reg(0x40, 0x00); //
0x3B36	0x2100    MOVS	R1, #0
0x3B38	0x2040    MOVS	R0, #64
0x3B3A	0xF7FEFAE9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 215 :: 		TFT_Set_Reg(0x41, 0x00); //
0x3B3E	0x2100    MOVS	R1, #0
0x3B40	0x2041    MOVS	R0, #65
0x3B42	0xF7FEFAE5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 216 :: 		TFT_Set_Reg(0x42, 0x01); //
0x3B46	0x2101    MOVS	R1, #1
0x3B48	0x2042    MOVS	R0, #66
0x3B4A	0xF7FEFAE1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 217 :: 		TFT_Set_Reg(0x43, 0x13); //
0x3B4E	0x2113    MOVS	R1, #19
0x3B50	0x2043    MOVS	R0, #67
0x3B52	0xF7FEFADD  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 218 :: 		TFT_Set_Reg(0x44, 0x10); //
0x3B56	0x2110    MOVS	R1, #16
0x3B58	0x2044    MOVS	R0, #68
0x3B5A	0xF7FEFAD9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 219 :: 		TFT_Set_Reg(0x45, 0x26); //
0x3B5E	0x2126    MOVS	R1, #38
0x3B60	0x2045    MOVS	R0, #69
0x3B62	0xF7FEFAD5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 220 :: 		TFT_Set_Reg(0x46, 0x08); //
0x3B66	0x2108    MOVS	R1, #8
0x3B68	0x2046    MOVS	R0, #70
0x3B6A	0xF7FEFAD1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 221 :: 		TFT_Set_Reg(0x47, 0x51); //
0x3B6E	0x2151    MOVS	R1, #81
0x3B70	0x2047    MOVS	R0, #71
0x3B72	0xF7FEFACD  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 222 :: 		TFT_Set_Reg(0x48, 0x02); //
0x3B76	0x2102    MOVS	R1, #2
0x3B78	0x2048    MOVS	R0, #72
0x3B7A	0xF7FEFAC9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 223 :: 		TFT_Set_Reg(0x49, 0x12); //
0x3B7E	0x2112    MOVS	R1, #18
0x3B80	0x2049    MOVS	R0, #73
0x3B82	0xF7FEFAC5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 224 :: 		TFT_Set_Reg(0x4A, 0x18); //
0x3B86	0x2118    MOVS	R1, #24
0x3B88	0x204A    MOVS	R0, #74
0x3B8A	0xF7FEFAC1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 225 :: 		TFT_Set_Reg(0x4B, 0x19); //
0x3B8E	0x2119    MOVS	R1, #25
0x3B90	0x204B    MOVS	R0, #75
0x3B92	0xF7FEFABD  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 226 :: 		TFT_Set_Reg(0x4C, 0x14); //
0x3B96	0x2114    MOVS	R1, #20
0x3B98	0x204C    MOVS	R0, #76
0x3B9A	0xF7FEFAB9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 228 :: 		TFT_Set_Reg(0x50, 0x19); //
0x3B9E	0x2119    MOVS	R1, #25
0x3BA0	0x2050    MOVS	R0, #80
0x3BA2	0xF7FEFAB5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 229 :: 		TFT_Set_Reg(0x51, 0x2F); //
0x3BA6	0x212F    MOVS	R1, #47
0x3BA8	0x2051    MOVS	R0, #81
0x3BAA	0xF7FEFAB1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 230 :: 		TFT_Set_Reg(0x52, 0x2C); //
0x3BAE	0x212C    MOVS	R1, #44
0x3BB0	0x2052    MOVS	R0, #82
0x3BB2	0xF7FEFAAD  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 231 :: 		TFT_Set_Reg(0x53, 0x3E); //
0x3BB6	0x213E    MOVS	R1, #62
0x3BB8	0x2053    MOVS	R0, #83
0x3BBA	0xF7FEFAA9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 232 :: 		TFT_Set_Reg(0x54, 0x3F); //
0x3BBE	0x213F    MOVS	R1, #63
0x3BC0	0x2054    MOVS	R0, #84
0x3BC2	0xF7FEFAA5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 233 :: 		TFT_Set_Reg(0x55, 0x3F); //
0x3BC6	0x213F    MOVS	R1, #63
0x3BC8	0x2055    MOVS	R0, #85
0x3BCA	0xF7FEFAA1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 234 :: 		TFT_Set_Reg(0x56, 0x2E); //
0x3BCE	0x212E    MOVS	R1, #46
0x3BD0	0x2056    MOVS	R0, #86
0x3BD2	0xF7FEFA9D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 235 :: 		TFT_Set_Reg(0x57, 0x77); //
0x3BD6	0x2177    MOVS	R1, #119
0x3BD8	0x2057    MOVS	R0, #87
0x3BDA	0xF7FEFA99  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 236 :: 		TFT_Set_Reg(0x58, 0x0B); //
0x3BDE	0x210B    MOVS	R1, #11
0x3BE0	0x2058    MOVS	R0, #88
0x3BE2	0xF7FEFA95  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 237 :: 		TFT_Set_Reg(0x59, 0x06); //
0x3BE6	0x2106    MOVS	R1, #6
0x3BE8	0x2059    MOVS	R0, #89
0x3BEA	0xF7FEFA91  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 238 :: 		TFT_Set_Reg(0x5A, 0x07); //
0x3BEE	0x2107    MOVS	R1, #7
0x3BF0	0x205A    MOVS	R0, #90
0x3BF2	0xF7FEFA8D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 239 :: 		TFT_Set_Reg(0x5B, 0x0D); //
0x3BF6	0x210D    MOVS	R1, #13
0x3BF8	0x205B    MOVS	R0, #91
0x3BFA	0xF7FEFA89  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 240 :: 		TFT_Set_Reg(0x5C, 0x1D); //
0x3BFE	0x211D    MOVS	R1, #29
0x3C00	0x205C    MOVS	R0, #92
0x3C02	0xF7FEFA85  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 241 :: 		TFT_Set_Reg(0x5D, 0xCC); //
0x3C06	0x21CC    MOVS	R1, #204
0x3C08	0x205D    MOVS	R0, #93
0x3C0A	0xF7FEFA81  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 244 :: 		if (TFT_Disp_Rotation == 90) {
0x3C0E	0x484C    LDR	R0, [PC, #304]
0x3C10	0x7800    LDRB	R0, [R0, #0]
0x3C12	0x285A    CMP	R0, #90
0x3C14	0xD110    BNE	L___Lib_TFT_Defs_TFT_Reset_Device0
;__Lib_TFT_Defs.c, 245 :: 		TFT_Set_Reg(0x04, 0x00);
0x3C16	0x2100    MOVS	R1, #0
0x3C18	0x2004    MOVS	R0, #4
0x3C1A	0xF7FEFA79  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 246 :: 		TFT_Set_Reg(0x05, 0xEF);
0x3C1E	0x21EF    MOVS	R1, #239
0x3C20	0x2005    MOVS	R0, #5
0x3C22	0xF7FEFA75  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 247 :: 		TFT_Set_Reg(0x08, 0x01);
0x3C26	0x2101    MOVS	R1, #1
0x3C28	0x2008    MOVS	R0, #8
0x3C2A	0xF7FEFA71  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 248 :: 		TFT_Set_Reg(0x09, 0x3F);
0x3C2E	0x213F    MOVS	R1, #63
0x3C30	0x2009    MOVS	R0, #9
0x3C32	0xF7FEFA6D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 249 :: 		} else {
0x3C36	0xE00F    B	L___Lib_TFT_Defs_TFT_Reset_Device1
L___Lib_TFT_Defs_TFT_Reset_Device0:
;__Lib_TFT_Defs.c, 250 :: 		TFT_Set_Reg(0x04, 0x01);
0x3C38	0x2101    MOVS	R1, #1
0x3C3A	0x2004    MOVS	R0, #4
0x3C3C	0xF7FEFA68  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 251 :: 		TFT_Set_Reg(0x05, 0x3F);
0x3C40	0x213F    MOVS	R1, #63
0x3C42	0x2005    MOVS	R0, #5
0x3C44	0xF7FEFA64  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 252 :: 		TFT_Set_Reg(0x08, 0x00);
0x3C48	0x2100    MOVS	R1, #0
0x3C4A	0x2008    MOVS	R0, #8
0x3C4C	0xF7FEFA60  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 253 :: 		TFT_Set_Reg(0x09, 0xEF);
0x3C50	0x21EF    MOVS	R1, #239
0x3C52	0x2009    MOVS	R0, #9
0x3C54	0xF7FEFA5C  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 254 :: 		}
L___Lib_TFT_Defs_TFT_Reset_Device1:
;__Lib_TFT_Defs.c, 256 :: 		if (TFT_Disp_Rotation == 90) {
0x3C58	0x4839    LDR	R0, [PC, #228]
0x3C5A	0x7800    LDRB	R0, [R0, #0]
0x3C5C	0x285A    CMP	R0, #90
0x3C5E	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_Device2
;__Lib_TFT_Defs.c, 257 :: 		if (Is_TFT_Rotated_180())
0x3C60	0xF7FFFB10  BL	_Is_TFT_Rotated_180+0
0x3C64	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_Device3
;__Lib_TFT_Defs.c, 258 :: 		TFT_Set_Reg(0x16, 0xC8); // MY=1, MX=1, MV=0, BGR=1
0x3C66	0x21C8    MOVS	R1, #200
0x3C68	0x2016    MOVS	R0, #22
0x3C6A	0xF7FEFA51  BL	_TFT_Set_Reg+0
0x3C6E	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_Device4
L___Lib_TFT_Defs_TFT_Reset_Device3:
;__Lib_TFT_Defs.c, 260 :: 		TFT_Set_Reg(0x16, 0x08); // MY=0, MX=0, MV=0, BGR=1
0x3C70	0x2108    MOVS	R1, #8
0x3C72	0x2016    MOVS	R0, #22
0x3C74	0xF7FEFA4C  BL	_TFT_Set_Reg+0
L___Lib_TFT_Defs_TFT_Reset_Device4:
;__Lib_TFT_Defs.c, 261 :: 		} else {
0x3C78	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_Device5
L___Lib_TFT_Defs_TFT_Reset_Device2:
;__Lib_TFT_Defs.c, 262 :: 		if (Is_TFT_Rotated_180())
0x3C7A	0xF7FFFB03  BL	_Is_TFT_Rotated_180+0
0x3C7E	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_Device6
;__Lib_TFT_Defs.c, 263 :: 		TFT_Set_Reg(0x16, 0xA8); // MY=0, MX=1, MV=1, BGR=1
0x3C80	0x21A8    MOVS	R1, #168
0x3C82	0x2016    MOVS	R0, #22
0x3C84	0xF7FEFA44  BL	_TFT_Set_Reg+0
0x3C88	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_Device7
L___Lib_TFT_Defs_TFT_Reset_Device6:
;__Lib_TFT_Defs.c, 265 :: 		TFT_Set_Reg(0x16, 0x68); // MY=1, MX=0, MV=1, BGR=1
0x3C8A	0x2168    MOVS	R1, #104
0x3C8C	0x2016    MOVS	R0, #22
0x3C8E	0xF7FEFA3F  BL	_TFT_Set_Reg+0
L___Lib_TFT_Defs_TFT_Reset_Device7:
;__Lib_TFT_Defs.c, 266 :: 		}
L___Lib_TFT_Defs_TFT_Reset_Device5:
;__Lib_TFT_Defs.c, 269 :: 		TFT_Set_Reg(0x1B, 0x1B); // VRH = 4.65
0x3C92	0x211B    MOVS	R1, #27
0x3C94	0x201B    MOVS	R0, #27
0x3C96	0xF7FEFA3B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 270 :: 		TFT_Set_Reg(0x1A, 0x01); // BT
0x3C9A	0x2101    MOVS	R1, #1
0x3C9C	0x201A    MOVS	R0, #26
0x3C9E	0xF7FEFA37  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 271 :: 		TFT_Set_Reg(0x24, 0x2F); // VMH
0x3CA2	0x212F    MOVS	R1, #47
0x3CA4	0x2024    MOVS	R0, #36
0x3CA6	0xF7FEFA33  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 272 :: 		TFT_Set_Reg(0x25, 0x57); // VML
0x3CAA	0x2157    MOVS	R1, #87
0x3CAC	0x2025    MOVS	R0, #37
0x3CAE	0xF7FEFA2F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 275 :: 		TFT_Set_Reg(0x23, 0x8D); // FLICKER ADJUST
0x3CB2	0x218D    MOVS	R1, #141
0x3CB4	0x2023    MOVS	R0, #35
0x3CB6	0xF7FEFA2B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 278 :: 		TFT_Set_Reg(0x18, 0x36);
0x3CBA	0x2136    MOVS	R1, #54
0x3CBC	0x2018    MOVS	R0, #24
0x3CBE	0xF7FEFA27  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 279 :: 		TFT_Set_Reg(0x19, 0x01);
0x3CC2	0x2101    MOVS	R1, #1
0x3CC4	0x2019    MOVS	R0, #25
0x3CC6	0xF7FEFA23  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 280 :: 		TFT_Set_Reg(0x01, 0x00);
0x3CCA	0x2100    MOVS	R1, #0
0x3CCC	0x2001    MOVS	R0, #1
0x3CCE	0xF7FEFA1F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 281 :: 		TFT_Set_Reg(0x1F, 0x88);
0x3CD2	0x2188    MOVS	R1, #136
0x3CD4	0x201F    MOVS	R0, #31
0x3CD6	0xF7FEFA1B  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 282 :: 		Delay_5ms();
0x3CDA	0xF7FFFAED  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 283 :: 		TFT_Set_Reg(0x1F, 0x80);
0x3CDE	0x2180    MOVS	R1, #128
0x3CE0	0x201F    MOVS	R0, #31
0x3CE2	0xF7FEFA15  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 284 :: 		Delay_5ms();
0x3CE6	0xF7FFFAE7  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 285 :: 		TFT_Set_Reg(0x1F, 0x90);
0x3CEA	0x2190    MOVS	R1, #144
0x3CEC	0x201F    MOVS	R0, #31
0x3CEE	0xF7FEFA0F  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 286 :: 		Delay_5ms();
0x3CF2	0xF7FFFAE1  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 287 :: 		TFT_Set_Reg(0x1F, 0xD0);
0x3CF6	0x21D0    MOVS	R1, #208
0x3CF8	0x201F    MOVS	R0, #31
0x3CFA	0xF7FEFA09  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 288 :: 		Delay_5ms();
0x3CFE	0xF7FFFADB  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 290 :: 		TFT_Set_Reg(0x17, 0x05);
0x3D02	0x2105    MOVS	R1, #5
0x3D04	0x2017    MOVS	R0, #23
0x3D06	0xF7FEFA03  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 292 :: 		TFT_Set_Reg(0x36, 0x00); // Panel characteristic control register
0x3D0A	0x2100    MOVS	R1, #0
0x3D0C	0x2036    MOVS	R0, #54
0x3D0E	0xF7FEF9FF  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 294 :: 		TFT_Set_Reg(0x28, 0x38);
0x3D12	0x2138    MOVS	R1, #56
0x3D14	0x2028    MOVS	R0, #40
0x3D16	0xF7FEF9FB  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 295 :: 		Delay_10ms();
0x3D1A	0xF7FFFA75  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 296 :: 		Delay_10ms();
0x3D1E	0xF7FFFA73  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 297 :: 		Delay_10ms();
0x3D22	0xF7FFFA71  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 298 :: 		Delay_10ms();
0x3D26	0xF7FFFA6F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 299 :: 		TFT_Set_Reg(0x28, 0x3C);
0x3D2A	0x213C    MOVS	R1, #60
0x3D2C	0x2028    MOVS	R0, #40
0x3D2E	0xF7FEF9EF  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 300 :: 		}
L_end_TFT_Reset_Device:
0x3D32	0xF8DDE000  LDR	LR, [SP, #0]
0x3D36	0xB001    ADD	SP, SP, #4
0x3D38	0x4770    BX	LR
0x3D3A	0xBF00    NOP
0x3D3C	0x02844241  	TFT_RST+0
0x3D40	0x00BE2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
; end of __Lib_TFT_Defs_TFT_Reset_Device
_TFT_Set_Reg:
;__Lib_TFT_Defs.c, 91 :: 		void TFT_Set_Reg(unsigned short index, unsigned short value) {
; index start address is: 0 (R0)
0x2110	0xB082    SUB	SP, SP, #8
0x2112	0xF8CDE000  STR	LR, [SP, #0]
0x2116	0xF88D1004  STRB	R1, [SP, #4]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 92 :: 		TFT_CS = 0;
0x211A	0x2300    MOVS	R3, #0
0x211C	0xB25B    SXTB	R3, R3
0x211E	0x4A09    LDR	R2, [PC, #36]
0x2120	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 93 :: 		TFT_Set_Index_Ptr(index);
; index end address is: 0 (R0)
0x2122	0x4C09    LDR	R4, [PC, #36]
0x2124	0x6824    LDR	R4, [R4, #0]
0x2126	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 94 :: 		TFT_Write_Command_Ptr(value);
0x2128	0xF89D0004  LDRB	R0, [SP, #4]
0x212C	0x4C07    LDR	R4, [PC, #28]
0x212E	0x6824    LDR	R4, [R4, #0]
0x2130	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 95 :: 		TFT_CS = 1;
0x2132	0x2301    MOVS	R3, #1
0x2134	0xB25B    SXTB	R3, R3
0x2136	0x4A03    LDR	R2, [PC, #12]
0x2138	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 96 :: 		}
L_end_TFT_Set_Reg:
0x213A	0xF8DDE000  LDR	LR, [SP, #0]
0x213E	0xB002    ADD	SP, SP, #8
0x2140	0x4770    BX	LR
0x2142	0xBF00    NOP
0x2144	0x82804240  	TFT_CS+0
0x2148	0x074C2000  	_TFT_Set_Index_Ptr+0
0x214C	0x07502000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Reg
_DrawImage:
;DSP_Entrega1_SD.c, 507 :: 		void DrawImage(TImage *AImage) {
; AImage start address is: 0 (R0)
0x4EDC	0xB081    SUB	SP, SP, #4
0x4EDE	0xF8CDE000  STR	LR, [SP, #0]
; AImage end address is: 0 (R0)
; AImage start address is: 0 (R0)
;DSP_Entrega1_SD.c, 508 :: 		if (AImage->Visible != 0) {
0x4EE2	0xF2000114  ADDW	R1, R0, #20
0x4EE6	0x7809    LDRB	R1, [R1, #0]
0x4EE8	0xB199    CBZ	R1, L_DrawImage39
;DSP_Entrega1_SD.c, 509 :: 		TFT_Ext_Image(AImage->Left, AImage->Top, AImage->Picture_Name, AImage->Picture_Ratio);
0x4EEA	0xF2000117  ADDW	R1, R0, #23
0x4EEE	0x7809    LDRB	R1, [R1, #0]
0x4EF0	0xB2CC    UXTB	R4, R1
0x4EF2	0xF2000110  ADDW	R1, R0, #16
0x4EF6	0x6809    LDR	R1, [R1, #0]
0x4EF8	0x460B    MOV	R3, R1
0x4EFA	0xF2000108  ADDW	R1, R0, #8
0x4EFE	0x8809    LDRH	R1, [R1, #0]
0x4F00	0xB28A    UXTH	R2, R1
0x4F02	0x1D81    ADDS	R1, R0, #6
; AImage end address is: 0 (R0)
0x4F04	0x8809    LDRH	R1, [R1, #0]
0x4F06	0xB288    UXTH	R0, R1
0x4F08	0xB291    UXTH	R1, R2
0x4F0A	0x461A    MOV	R2, R3
0x4F0C	0xB2E3    UXTB	R3, R4
0x4F0E	0xF7FFF8D3  BL	_TFT_Ext_Image+0
;DSP_Entrega1_SD.c, 510 :: 		}
L_DrawImage39:
;DSP_Entrega1_SD.c, 511 :: 		}
L_end_DrawImage:
0x4F12	0xF8DDE000  LDR	LR, [SP, #0]
0x4F16	0xB001    ADD	SP, SP, #4
0x4F18	0x4770    BX	LR
; end of _DrawImage
_TFT_Ext_Image:
;__Lib_TFT.c, 3858 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x40B8	0xB085    SUB	SP, SP, #20
0x40BA	0xF8CDE000  STR	LR, [SP, #0]
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
; left start address is: 0 (R0)
; top start address is: 4 (R1)
; image start address is: 8 (R2)
; stretch start address is: 12 (R3)
;__Lib_TFT.c, 3863 :: 		
0x40BE	0x4C1C    LDR	R4, [PC, #112]
0x40C0	0x8824    LDRH	R4, [R4, #0]
0x40C2	0x42A0    CMP	R0, R4
0x40C4	0xD300    BCC	L_TFT_Ext_Image822
; left end address is: 0 (R0)
; top end address is: 4 (R1)
; image end address is: 8 (R2)
; stretch end address is: 12 (R3)
;__Lib_TFT.c, 3864 :: 		
0x40C6	0xE02E    B	L_end_TFT_Ext_Image
L_TFT_Ext_Image822:
;__Lib_TFT.c, 3865 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x40C8	0x4C1A    LDR	R4, [PC, #104]
0x40CA	0x8824    LDRH	R4, [R4, #0]
0x40CC	0x42A1    CMP	R1, R4
0x40CE	0xD300    BCC	L_TFT_Ext_Image823
; left end address is: 0 (R0)
; top end address is: 4 (R1)
; image end address is: 8 (R2)
; stretch end address is: 12 (R3)
;__Lib_TFT.c, 3866 :: 		
0x40D0	0xE029    B	L_end_TFT_Ext_Image
L_TFT_Ext_Image823:
;__Lib_TFT.c, 3869 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x40D2	0xF88D3004  STRB	R3, [SP, #4]
0x40D6	0x9202    STR	R2, [SP, #8]
0x40D8	0xF8AD100C  STRH	R1, [SP, #12]
0x40DC	0xF8AD0010  STRH	R0, [SP, #16]
0x40E0	0x210A    MOVS	R1, #10
0x40E2	0x4610    MOV	R0, R2
0x40E4	0xF000F904  BL	__Lib_TFT__TFT_getHeader+0
0x40E8	0xF8BD0010  LDRH	R0, [SP, #16]
0x40EC	0xF8BD100C  LDRH	R1, [SP, #12]
0x40F0	0x9A02    LDR	R2, [SP, #8]
0x40F2	0xF89D3004  LDRB	R3, [SP, #4]
;__Lib_TFT.c, 3870 :: 		
; ptr start address is: 20 (R5)
0x40F6	0x4D10    LDR	R5, [PC, #64]
;__Lib_TFT.c, 3872 :: 		
0x40F8	0x1C6C    ADDS	R4, R5, #1
; ptr end address is: 20 (R5)
0x40FA	0x7824    LDRB	R4, [R4, #0]
; colorDepth start address is: 16 (R4)
;__Lib_TFT.c, 3874 :: 		
0x40FC	0xE00B    B	L_TFT_Ext_Image824
; colorDepth end address is: 16 (R4)
;__Lib_TFT.c, 3875 :: 		
L_TFT_Ext_Image826:
;__Lib_TFT.c, 3876 :: 		
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x40FE	0xF7FEF827  BL	__Lib_TFT_TFT_Image1bppE+0
;__Lib_TFT.c, 3877 :: 		
0x4102	0xE010    B	L_TFT_Ext_Image825
;__Lib_TFT.c, 3878 :: 		
L_TFT_Ext_Image827:
;__Lib_TFT.c, 3879 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x4104	0xF7FDFEB4  BL	__Lib_TFT_TFT_Image4bppE+0
;__Lib_TFT.c, 3880 :: 		
0x4108	0xE00D    B	L_TFT_Ext_Image825
;__Lib_TFT.c, 3881 :: 		
L_TFT_Ext_Image828:
;__Lib_TFT.c, 3882 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x410A	0xF7FDFC49  BL	__Lib_TFT_TFT_Image8bppE+0
;__Lib_TFT.c, 3883 :: 		
0x410E	0xE00A    B	L_TFT_Ext_Image825
;__Lib_TFT.c, 3884 :: 		
L_TFT_Ext_Image829:
;__Lib_TFT.c, 3885 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x4110	0xF7FDFD6C  BL	__Lib_TFT_TFT_Image16bppE+0
;__Lib_TFT.c, 3886 :: 		
0x4114	0xE007    B	L_TFT_Ext_Image825
;__Lib_TFT.c, 3887 :: 		
L_TFT_Ext_Image824:
; colorDepth start address is: 16 (R4)
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x4116	0x2C01    CMP	R4, #1
0x4118	0xD0F1    BEQ	L_TFT_Ext_Image826
0x411A	0x2C04    CMP	R4, #4
0x411C	0xD0F2    BEQ	L_TFT_Ext_Image827
0x411E	0x2C08    CMP	R4, #8
0x4120	0xD0F3    BEQ	L_TFT_Ext_Image828
0x4122	0x2C10    CMP	R4, #16
0x4124	0xD0F4    BEQ	L_TFT_Ext_Image829
; left end address is: 0 (R0)
; top end address is: 4 (R1)
; image end address is: 8 (R2)
; stretch end address is: 12 (R3)
; colorDepth end address is: 16 (R4)
L_TFT_Ext_Image825:
;__Lib_TFT.c, 3888 :: 		
L_end_TFT_Ext_Image:
0x4126	0xF8DDE000  LDR	LR, [SP, #0]
0x412A	0xB005    ADD	SP, SP, #20
0x412C	0x4770    BX	LR
0x412E	0xBF00    NOP
0x4130	0x06AA2000  	_TFT_DISP_WIDTH+0
0x4134	0x070C2000  	_TFT_DISP_HEIGHT+0
0x4138	0x071C2000  	__Lib_TFT_headerBuffer+0
; end of _TFT_Ext_Image
__Lib_TFT_TFT_Image1bppE:
;__Lib_TFT.c, 3767 :: 		
; image start address is: 8 (R2)
0x2150	0xB091    SUB	SP, SP, #68
0x2152	0xF8CDE000  STR	LR, [SP, #0]
0x2156	0xF8AD0038  STRH	R0, [SP, #56]
0x215A	0x4610    MOV	R0, R2
0x215C	0xF8AD103C  STRH	R1, [SP, #60]
0x2160	0xF88D3040  STRB	R3, [SP, #64]
; image end address is: 8 (R2)
; image start address is: 0 (R0)
;__Lib_TFT.c, 3780 :: 		
0x2164	0x4C97    LDR	R4, [PC, #604]
0x2166	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3781 :: 		
0x2168	0xF200040A  ADDW	R4, R0, #10
; image end address is: 0 (R0)
0x216C	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 3783 :: 		
0x216E	0x9C07    LDR	R4, [SP, #28]
0x2170	0x1CA5    ADDS	R5, R4, #2
;__Lib_TFT.c, 3784 :: 		
0x2172	0x782C    LDRB	R4, [R5, #0]
0x2174	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 3785 :: 		
0x2178	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 3786 :: 		
0x217A	0x7834    LDRB	R4, [R6, #0]
0x217C	0x0225    LSLS	R5, R4, #8
0x217E	0xB2AD    UXTH	R5, R5
0x2180	0xF8BD400A  LDRH	R4, [SP, #10]
0x2184	0x1964    ADDS	R4, R4, R5
0x2186	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 3788 :: 		
0x218A	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 3789 :: 		
0x218C	0x782C    LDRB	R4, [R5, #0]
0x218E	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3790 :: 		
0x2192	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 3791 :: 		
0x2194	0x7834    LDRB	R4, [R6, #0]
0x2196	0x0225    LSLS	R5, R4, #8
0x2198	0xB2AD    UXTH	R5, R5
0x219A	0xF8BD4008  LDRH	R4, [SP, #8]
0x219E	0x1964    ADDS	R4, R4, R5
0x21A0	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3793 :: 		
0x21A4	0x1C74    ADDS	R4, R6, #1
0x21A6	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3794 :: 		
0x21A8	0xF10D0616  ADD	R6, SP, #22
0x21AC	0x7824    LDRB	R4, [R4, #0]
0x21AE	0x8034    STRH	R4, [R6, #0]
;__Lib_TFT.c, 3795 :: 		
0x21B0	0x9C07    LDR	R4, [SP, #28]
0x21B2	0x1C64    ADDS	R4, R4, #1
0x21B4	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3796 :: 		
0x21B6	0x7824    LDRB	R4, [R4, #0]
0x21B8	0x0225    LSLS	R5, R4, #8
0x21BA	0xB2AD    UXTH	R5, R5
0x21BC	0x8834    LDRH	R4, [R6, #0]
0x21BE	0x1964    ADDS	R4, R4, R5
0x21C0	0x8034    STRH	R4, [R6, #0]
;__Lib_TFT.c, 3798 :: 		
0x21C2	0x9C07    LDR	R4, [SP, #28]
0x21C4	0x1C64    ADDS	R4, R4, #1
0x21C6	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3799 :: 		
0x21C8	0x1CB5    ADDS	R5, R6, #2
0x21CA	0x7824    LDRB	R4, [R4, #0]
0x21CC	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 3800 :: 		
0x21CE	0x9C07    LDR	R4, [SP, #28]
0x21D0	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3801 :: 		
0x21D2	0x1CB6    ADDS	R6, R6, #2
0x21D4	0x7824    LDRB	R4, [R4, #0]
0x21D6	0x0225    LSLS	R5, R4, #8
0x21D8	0xB2AD    UXTH	R5, R5
0x21DA	0x8834    LDRH	R4, [R6, #0]
0x21DC	0x1964    ADDS	R4, R4, R5
0x21DE	0x8034    STRH	R4, [R6, #0]
;__Lib_TFT.c, 3803 :: 		
0x21E0	0xF8BD5038  LDRH	R5, [SP, #56]
0x21E4	0x4C78    LDR	R4, [PC, #480]
0x21E6	0x8824    LDRH	R4, [R4, #0]
0x21E8	0x1B64    SUB	R4, R4, R5
0x21EA	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 3804 :: 		
0x21EE	0xF8BD503C  LDRH	R5, [SP, #60]
0x21F2	0x4C76    LDR	R4, [PC, #472]
0x21F4	0x8824    LDRH	R4, [R4, #0]
0x21F6	0x1B64    SUB	R4, R4, R5
0x21F8	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 3806 :: 		
0x21FC	0xF8BD4008  LDRH	R4, [SP, #8]
0x2200	0x08E4    LSRS	R4, R4, #3
0x2202	0xB2A4    UXTH	R4, R4
0x2204	0x940D    STR	R4, [SP, #52]
;__Lib_TFT.c, 3807 :: 		
0x2206	0xF8BD4008  LDRH	R4, [SP, #8]
0x220A	0xF0040407  AND	R4, R4, #7
0x220E	0xB2A4    UXTH	R4, R4
0x2210	0xB114    CBZ	R4, L___Lib_TFT_TFT_Image1bppE797
;__Lib_TFT.c, 3808 :: 		
0x2212	0x9C0D    LDR	R4, [SP, #52]
0x2214	0x1C64    ADDS	R4, R4, #1
0x2216	0x940D    STR	R4, [SP, #52]
L___Lib_TFT_TFT_Image1bppE797:
;__Lib_TFT.c, 3810 :: 		
0x2218	0x2500    MOVS	R5, #0
0x221A	0xB26D    SXTB	R5, R5
0x221C	0x4C6C    LDR	R4, [PC, #432]
0x221E	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3811 :: 		
0x2220	0x2400    MOVS	R4, #0
0x2222	0xF8AD4012  STRH	R4, [SP, #18]
L___Lib_TFT_TFT_Image1bppE798:
0x2226	0xF8BD500A  LDRH	R5, [SP, #10]
0x222A	0xF8BD4012  LDRH	R4, [SP, #18]
0x222E	0x42AC    CMP	R4, R5
0x2230	0xF08080BF  BCS	L___Lib_TFT_TFT_Image1bppE799
;__Lib_TFT.c, 3812 :: 		
0x2234	0x9C08    LDR	R4, [SP, #32]
0x2236	0x940C    STR	R4, [SP, #48]
;__Lib_TFT.c, 3813 :: 		
0x2238	0xF8BD500E  LDRH	R5, [SP, #14]
0x223C	0xF8BD4012  LDRH	R4, [SP, #18]
0x2240	0x42AC    CMP	R4, R5
0x2242	0xF20080B0  BHI	L___Lib_TFT_TFT_Image1bppE1119
0x2246	0x4C61    LDR	R4, [PC, #388]
0x2248	0x8825    LDRH	R5, [R4, #0]
0x224A	0xF8BD403C  LDRH	R4, [SP, #60]
0x224E	0x42AC    CMP	R4, R5
0x2250	0xF08080A9  BCS	L___Lib_TFT_TFT_Image1bppE1118
L___Lib_TFT_TFT_Image1bppE1117:
;__Lib_TFT.c, 3814 :: 		
0x2254	0x2400    MOVS	R4, #0
0x2256	0xF88D4015  STRB	R4, [SP, #21]
L___Lib_TFT_TFT_Image1bppE804:
0x225A	0xF89D5040  LDRB	R5, [SP, #64]
0x225E	0xF89D4015  LDRB	R4, [SP, #21]
0x2262	0x42AC    CMP	R4, R5
0x2264	0xF080809F  BCS	L___Lib_TFT_TFT_Image1bppE805
;__Lib_TFT.c, 3815 :: 		
0x2268	0x9C0C    LDR	R4, [SP, #48]
0x226A	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 3816 :: 		
0x226C	0xF002FC66  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2270	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image1bppE807
;__Lib_TFT.c, 3817 :: 		
0x2272	0xF89D5040  LDRB	R5, [SP, #64]
0x2276	0xF8BD4008  LDRH	R4, [SP, #8]
0x227A	0x4365    MULS	R5, R4, R5
0x227C	0xB2AD    UXTH	R5, R5
0x227E	0xF8BD4038  LDRH	R4, [SP, #56]
0x2282	0x1964    ADDS	R4, R4, R5
0x2284	0xF8BD303C  LDRH	R3, [SP, #60]
0x2288	0xB2A2    UXTH	R2, R4
0x228A	0xF8BD103C  LDRH	R1, [SP, #60]
0x228E	0xF8BD0038  LDRH	R0, [SP, #56]
0x2292	0x4C50    LDR	R4, [PC, #320]
0x2294	0x6824    LDR	R4, [R4, #0]
0x2296	0x47A0    BLX	R4
0x2298	0xE006    B	L___Lib_TFT_TFT_Image1bppE808
L___Lib_TFT_TFT_Image1bppE807:
;__Lib_TFT.c, 3819 :: 		
0x229A	0xF8BD103C  LDRH	R1, [SP, #60]
0x229E	0xF8BD0038  LDRH	R0, [SP, #56]
0x22A2	0x4C4D    LDR	R4, [PC, #308]
0x22A4	0x6824    LDR	R4, [R4, #0]
0x22A6	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image1bppE808:
;__Lib_TFT.c, 3820 :: 		
0x22A8	0x2400    MOVS	R4, #0
0x22AA	0xF88D401A  STRB	R4, [SP, #26]
;__Lib_TFT.c, 3821 :: 		
0x22AE	0x9C0D    LDR	R4, [SP, #52]
0x22B0	0x9409    STR	R4, [SP, #36]
;__Lib_TFT.c, 3822 :: 		
0x22B2	0x2400    MOVS	R4, #0
0x22B4	0x940A    STR	R4, [SP, #40]
;__Lib_TFT.c, 3823 :: 		
L___Lib_TFT_TFT_Image1bppE809:
0x22B6	0x9C09    LDR	R4, [SP, #36]
0x22B8	0x2C00    CMP	R4, #0
0x22BA	0xF2408069  BLS	L___Lib_TFT_TFT_Image1bppE810
;__Lib_TFT.c, 3824 :: 		
0x22BE	0xAC0B    ADD	R4, SP, #44
0x22C0	0x4622    MOV	R2, R4
0x22C2	0x9909    LDR	R1, [SP, #36]
0x22C4	0x9808    LDR	R0, [SP, #32]
0x22C6	0x4C45    LDR	R4, [PC, #276]
0x22C8	0x6824    LDR	R4, [R4, #0]
0x22CA	0x47A0    BLX	R4
0x22CC	0x9007    STR	R0, [SP, #28]
;__Lib_TFT.c, 3825 :: 		
0x22CE	0x9D0B    LDR	R5, [SP, #44]
0x22D0	0x9C08    LDR	R4, [SP, #32]
0x22D2	0x1964    ADDS	R4, R4, R5
0x22D4	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 3826 :: 		
0x22D6	0x9D0B    LDR	R5, [SP, #44]
0x22D8	0x9C09    LDR	R4, [SP, #36]
0x22DA	0x1B64    SUB	R4, R4, R5
0x22DC	0x9409    STR	R4, [SP, #36]
;__Lib_TFT.c, 3827 :: 		
0x22DE	0x9C0B    LDR	R4, [SP, #44]
0x22E0	0x00E4    LSLS	R4, R4, #3
0x22E2	0x940B    STR	R4, [SP, #44]
;__Lib_TFT.c, 3828 :: 		
0x22E4	0x2400    MOVS	R4, #0
0x22E6	0xF8AD4010  STRH	R4, [SP, #16]
L___Lib_TFT_TFT_Image1bppE811:
0x22EA	0x9D0B    LDR	R5, [SP, #44]
0x22EC	0xF8BD4010  LDRH	R4, [SP, #16]
0x22F0	0x42AC    CMP	R4, R5
0x22F2	0xD24C    BCS	L___Lib_TFT_TFT_Image1bppE812
;__Lib_TFT.c, 3829 :: 		
0x22F4	0xF8BD5008  LDRH	R5, [SP, #8]
0x22F8	0x9C0A    LDR	R4, [SP, #40]
0x22FA	0x42AC    CMP	R4, R5
0x22FC	0xD900    BLS	L___Lib_TFT_TFT_Image1bppE814
;__Lib_TFT.c, 3830 :: 		
0x22FE	0xE046    B	L___Lib_TFT_TFT_Image1bppE812
L___Lib_TFT_TFT_Image1bppE814:
;__Lib_TFT.c, 3832 :: 		
0x2300	0xF89D401A  LDRB	R4, [SP, #26]
0x2304	0xB94C    CBNZ	R4, L___Lib_TFT_TFT_Image1bppE815
;__Lib_TFT.c, 3833 :: 		
0x2306	0x9C07    LDR	R4, [SP, #28]
0x2308	0x7824    LDRB	R4, [R4, #0]
0x230A	0xF88D4006  STRB	R4, [SP, #6]
;__Lib_TFT.c, 3834 :: 		
0x230E	0x9C07    LDR	R4, [SP, #28]
0x2310	0x1C64    ADDS	R4, R4, #1
0x2312	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3835 :: 		
0x2314	0x2480    MOVS	R4, #128
0x2316	0xF88D401A  STRB	R4, [SP, #26]
;__Lib_TFT.c, 3836 :: 		
L___Lib_TFT_TFT_Image1bppE815:
;__Lib_TFT.c, 3838 :: 		
0x231A	0xF89D5006  LDRB	R5, [SP, #6]
0x231E	0xF89D401A  LDRB	R4, [SP, #26]
0x2322	0x402C    ANDS	R4, R5
0x2324	0xB2E4    UXTB	R4, R4
0x2326	0xB134    CBZ	R4, L___Lib_TFT_TFT_Image1bppE816
;__Lib_TFT.c, 3839 :: 		
0x2328	0xF10D0416  ADD	R4, SP, #22
0x232C	0x1CA4    ADDS	R4, R4, #2
0x232E	0x8824    LDRH	R4, [R4, #0]
0x2330	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3840 :: 		
0x2334	0xE004    B	L___Lib_TFT_TFT_Image1bppE817
L___Lib_TFT_TFT_Image1bppE816:
;__Lib_TFT.c, 3841 :: 		
0x2336	0xF10D0416  ADD	R4, SP, #22
0x233A	0x8824    LDRH	R4, [R4, #0]
0x233C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3842 :: 		
L___Lib_TFT_TFT_Image1bppE817:
;__Lib_TFT.c, 3844 :: 		
0x2340	0x9D0A    LDR	R5, [SP, #40]
0x2342	0x9C0A    LDR	R4, [SP, #40]
0x2344	0x1C64    ADDS	R4, R4, #1
0x2346	0x940A    STR	R4, [SP, #40]
0x2348	0xF8BD400C  LDRH	R4, [SP, #12]
0x234C	0x42A5    CMP	R5, R4
0x234E	0xD813    BHI	L___Lib_TFT_TFT_Image1bppE818
;__Lib_TFT.c, 3845 :: 		
0x2350	0x2400    MOVS	R4, #0
0x2352	0xF88D4014  STRB	R4, [SP, #20]
L___Lib_TFT_TFT_Image1bppE819:
0x2356	0xF89D5040  LDRB	R5, [SP, #64]
0x235A	0xF89D4014  LDRB	R4, [SP, #20]
0x235E	0x42AC    CMP	R4, R5
0x2360	0xD20A    BCS	L___Lib_TFT_TFT_Image1bppE820
;__Lib_TFT.c, 3846 :: 		
0x2362	0xF8BD0004  LDRH	R0, [SP, #4]
0x2366	0x4C1E    LDR	R4, [PC, #120]
0x2368	0x6824    LDR	R4, [R4, #0]
0x236A	0x47A0    BLX	R4
;__Lib_TFT.c, 3845 :: 		
0x236C	0xF89D4014  LDRB	R4, [SP, #20]
0x2370	0x1C64    ADDS	R4, R4, #1
0x2372	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 3847 :: 		
0x2376	0xE7EE    B	L___Lib_TFT_TFT_Image1bppE819
L___Lib_TFT_TFT_Image1bppE820:
L___Lib_TFT_TFT_Image1bppE818:
;__Lib_TFT.c, 3849 :: 		
0x2378	0xF89D401A  LDRB	R4, [SP, #26]
0x237C	0x0864    LSRS	R4, R4, #1
0x237E	0xF88D401A  STRB	R4, [SP, #26]
;__Lib_TFT.c, 3828 :: 		
0x2382	0xF8BD4010  LDRH	R4, [SP, #16]
0x2386	0x1C64    ADDS	R4, R4, #1
0x2388	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 3850 :: 		
0x238C	0xE7AD    B	L___Lib_TFT_TFT_Image1bppE811
L___Lib_TFT_TFT_Image1bppE812:
;__Lib_TFT.c, 3851 :: 		
0x238E	0xE792    B	L___Lib_TFT_TFT_Image1bppE809
L___Lib_TFT_TFT_Image1bppE810:
;__Lib_TFT.c, 3852 :: 		
0x2390	0xF8BD403C  LDRH	R4, [SP, #60]
0x2394	0x1C64    ADDS	R4, R4, #1
0x2396	0xF8AD403C  STRH	R4, [SP, #60]
;__Lib_TFT.c, 3814 :: 		
0x239A	0xF89D4015  LDRB	R4, [SP, #21]
0x239E	0x1C64    ADDS	R4, R4, #1
0x23A0	0xF88D4015  STRB	R4, [SP, #21]
;__Lib_TFT.c, 3853 :: 		
0x23A4	0xE759    B	L___Lib_TFT_TFT_Image1bppE804
L___Lib_TFT_TFT_Image1bppE805:
;__Lib_TFT.c, 3813 :: 		
L___Lib_TFT_TFT_Image1bppE1119:
L___Lib_TFT_TFT_Image1bppE1118:
;__Lib_TFT.c, 3811 :: 		
0x23A6	0xF8BD4012  LDRH	R4, [SP, #18]
0x23AA	0x1C64    ADDS	R4, R4, #1
0x23AC	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 3854 :: 		
0x23B0	0xE739    B	L___Lib_TFT_TFT_Image1bppE798
L___Lib_TFT_TFT_Image1bppE799:
;__Lib_TFT.c, 3855 :: 		
0x23B2	0x2501    MOVS	R5, #1
0x23B4	0xB26D    SXTB	R5, R5
0x23B6	0x4C06    LDR	R4, [PC, #24]
0x23B8	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3856 :: 		
L_end_TFT_Image1bppE:
0x23BA	0xF8DDE000  LDR	LR, [SP, #0]
0x23BE	0xB011    ADD	SP, SP, #68
0x23C0	0x4770    BX	LR
0x23C2	0xBF00    NOP
0x23C4	0x071C2000  	__Lib_TFT_headerBuffer+0
0x23C8	0x06AA2000  	_TFT_DISP_WIDTH+0
0x23CC	0x070C2000  	_TFT_DISP_HEIGHT+0
0x23D0	0x82804240  	TFT_CS+0
0x23D4	0x07102000  	_TFT_SSD1963_Set_Address_Ptr+0
0x23D8	0x07142000  	_TFT_Set_Address_Ptr+0
0x23DC	0x07282000  	_TFT_Get_Ext_Data_Ptr+0
0x23E0	0x07182000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image1bppE
__Lib_TFT_TFT_Image4bppE:
;__Lib_TFT.c, 3675 :: 		
; image start address is: 8 (R2)
0x1E70	0xB099    SUB	SP, SP, #100
0x1E72	0xF8CDE000  STR	LR, [SP, #0]
0x1E76	0xF8AD0058  STRH	R0, [SP, #88]
0x1E7A	0xF8AD105C  STRH	R1, [SP, #92]
0x1E7E	0xF88D3060  STRB	R3, [SP, #96]
; image end address is: 8 (R2)
; image start address is: 8 (R2)
;__Lib_TFT.c, 3686 :: 		
0x1E82	0x4C9B    LDR	R4, [PC, #620]
0x1E84	0x940E    STR	R4, [SP, #56]
;__Lib_TFT.c, 3687 :: 		
0x1E86	0x1D94    ADDS	R4, R2, #6
; image end address is: 8 (R2)
0x1E88	0x9410    STR	R4, [SP, #64]
;__Lib_TFT.c, 3689 :: 		
0x1E8A	0x9C0E    LDR	R4, [SP, #56]
0x1E8C	0x1CA5    ADDS	R5, R4, #2
;__Lib_TFT.c, 3690 :: 		
0x1E8E	0x782C    LDRB	R4, [R5, #0]
0x1E90	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3691 :: 		
0x1E94	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 3692 :: 		
0x1E96	0x7834    LDRB	R4, [R6, #0]
0x1E98	0x0225    LSLS	R5, R4, #8
0x1E9A	0xB2AD    UXTH	R5, R5
0x1E9C	0xF8BD4006  LDRH	R4, [SP, #6]
0x1EA0	0x1964    ADDS	R4, R4, R5
0x1EA2	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3694 :: 		
0x1EA6	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 3695 :: 		
0x1EA8	0x782C    LDRB	R4, [R5, #0]
0x1EAA	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3696 :: 		
0x1EAE	0x1C6C    ADDS	R4, R5, #1
;__Lib_TFT.c, 3697 :: 		
0x1EB0	0x7824    LDRB	R4, [R4, #0]
0x1EB2	0x0225    LSLS	R5, R4, #8
0x1EB4	0xB2AD    UXTH	R5, R5
0x1EB6	0xF8BD4004  LDRH	R4, [SP, #4]
0x1EBA	0x1964    ADDS	R4, R4, R5
0x1EBC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3701 :: 		
0x1EC0	0xF8BD5058  LDRH	R5, [SP, #88]
0x1EC4	0x4C8B    LDR	R4, [PC, #556]
0x1EC6	0x8824    LDRH	R4, [R4, #0]
0x1EC8	0x1B64    SUB	R4, R4, R5
0x1ECA	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 3702 :: 		
0x1ECE	0xF8BD505C  LDRH	R5, [SP, #92]
0x1ED2	0x4C89    LDR	R4, [PC, #548]
0x1ED4	0x8824    LDRH	R4, [R4, #0]
0x1ED6	0x1B64    SUB	R4, R4, R5
0x1ED8	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 3705 :: 		
0x1EDC	0x2420    MOVS	R4, #32
0x1EDE	0x9412    STR	R4, [SP, #72]
;__Lib_TFT.c, 3706 :: 		
0x1EE0	0xF10D0416  ADD	R4, SP, #22
0x1EE4	0x940F    STR	R4, [SP, #60]
;__Lib_TFT.c, 3707 :: 		
L___Lib_TFT_TFT_Image4bppE768:
0x1EE6	0x9C12    LDR	R4, [SP, #72]
0x1EE8	0x2C00    CMP	R4, #0
0x1EEA	0xD924    BLS	L___Lib_TFT_TFT_Image4bppE769
;__Lib_TFT.c, 3708 :: 		
0x1EEC	0xAC13    ADD	R4, SP, #76
0x1EEE	0x4622    MOV	R2, R4
0x1EF0	0x9912    LDR	R1, [SP, #72]
0x1EF2	0x9810    LDR	R0, [SP, #64]
0x1EF4	0x4C81    LDR	R4, [PC, #516]
0x1EF6	0x6824    LDR	R4, [R4, #0]
0x1EF8	0x47A0    BLX	R4
0x1EFA	0x900E    STR	R0, [SP, #56]
;__Lib_TFT.c, 3710 :: 		
0x1EFC	0x2400    MOVS	R4, #0
0x1EFE	0x9414    STR	R4, [SP, #80]
L___Lib_TFT_TFT_Image4bppE770:
0x1F00	0x9D13    LDR	R5, [SP, #76]
0x1F02	0x9C14    LDR	R4, [SP, #80]
0x1F04	0x42AC    CMP	R4, R5
0x1F06	0xD20D    BCS	L___Lib_TFT_TFT_Image4bppE771
;__Lib_TFT.c, 3711 :: 		
0x1F08	0x9C0E    LDR	R4, [SP, #56]
0x1F0A	0x7825    LDRB	R5, [R4, #0]
0x1F0C	0x9C0F    LDR	R4, [SP, #60]
0x1F0E	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 3712 :: 		
0x1F10	0x9C0E    LDR	R4, [SP, #56]
0x1F12	0x1C64    ADDS	R4, R4, #1
0x1F14	0x940E    STR	R4, [SP, #56]
0x1F16	0x9C0F    LDR	R4, [SP, #60]
0x1F18	0x1C64    ADDS	R4, R4, #1
0x1F1A	0x940F    STR	R4, [SP, #60]
;__Lib_TFT.c, 3710 :: 		
0x1F1C	0x9C14    LDR	R4, [SP, #80]
0x1F1E	0x1C64    ADDS	R4, R4, #1
0x1F20	0x9414    STR	R4, [SP, #80]
;__Lib_TFT.c, 3713 :: 		
0x1F22	0xE7ED    B	L___Lib_TFT_TFT_Image4bppE770
L___Lib_TFT_TFT_Image4bppE771:
;__Lib_TFT.c, 3715 :: 		
0x1F24	0x9D13    LDR	R5, [SP, #76]
0x1F26	0x9C12    LDR	R4, [SP, #72]
0x1F28	0x1B64    SUB	R4, R4, R5
0x1F2A	0x9412    STR	R4, [SP, #72]
;__Lib_TFT.c, 3716 :: 		
0x1F2C	0x9D13    LDR	R5, [SP, #76]
0x1F2E	0x9C10    LDR	R4, [SP, #64]
0x1F30	0x1964    ADDS	R4, R4, R5
0x1F32	0x9410    STR	R4, [SP, #64]
;__Lib_TFT.c, 3717 :: 		
0x1F34	0xE7D7    B	L___Lib_TFT_TFT_Image4bppE768
L___Lib_TFT_TFT_Image4bppE769:
;__Lib_TFT.c, 3719 :: 		
0x1F36	0xF8BD4004  LDRH	R4, [SP, #4]
0x1F3A	0x0864    LSRS	R4, R4, #1
0x1F3C	0xB2A4    UXTH	R4, R4
0x1F3E	0x9415    STR	R4, [SP, #84]
;__Lib_TFT.c, 3720 :: 		
0x1F40	0x9C15    LDR	R4, [SP, #84]
0x1F42	0xF0040401  AND	R4, R4, #1
0x1F46	0xB114    CBZ	R4, L___Lib_TFT_TFT_Image4bppE773
;__Lib_TFT.c, 3721 :: 		
0x1F48	0x9C15    LDR	R4, [SP, #84]
0x1F4A	0x1C64    ADDS	R4, R4, #1
0x1F4C	0x9415    STR	R4, [SP, #84]
L___Lib_TFT_TFT_Image4bppE773:
;__Lib_TFT.c, 3722 :: 		
0x1F4E	0x2500    MOVS	R5, #0
0x1F50	0xB26D    SXTB	R5, R5
0x1F52	0x4C6B    LDR	R4, [PC, #428]
0x1F54	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3724 :: 		
0x1F56	0x2400    MOVS	R4, #0
0x1F58	0xF8AD400C  STRH	R4, [SP, #12]
L___Lib_TFT_TFT_Image4bppE774:
0x1F5C	0xF8BD5006  LDRH	R5, [SP, #6]
0x1F60	0xF8BD400C  LDRH	R4, [SP, #12]
0x1F64	0x42AC    CMP	R4, R5
0x1F66	0xF08080BA  BCS	L___Lib_TFT_TFT_Image4bppE775
;__Lib_TFT.c, 3725 :: 		
0x1F6A	0x9C10    LDR	R4, [SP, #64]
0x1F6C	0x9414    STR	R4, [SP, #80]
;__Lib_TFT.c, 3726 :: 		
0x1F6E	0xF8BD5010  LDRH	R5, [SP, #16]
0x1F72	0xF8BD400C  LDRH	R4, [SP, #12]
0x1F76	0x42AC    CMP	R4, R5
0x1F78	0xF20080AB  BHI	L___Lib_TFT_TFT_Image4bppE1116
0x1F7C	0x4C5E    LDR	R4, [PC, #376]
0x1F7E	0x8825    LDRH	R5, [R4, #0]
0x1F80	0xF8BD405C  LDRH	R4, [SP, #92]
0x1F84	0x42AC    CMP	R4, R5
0x1F86	0xF08080A4  BCS	L___Lib_TFT_TFT_Image4bppE1115
L___Lib_TFT_TFT_Image4bppE1114:
;__Lib_TFT.c, 3727 :: 		
0x1F8A	0x2400    MOVS	R4, #0
0x1F8C	0xF88D4014  STRB	R4, [SP, #20]
L___Lib_TFT_TFT_Image4bppE780:
0x1F90	0xF89D5060  LDRB	R5, [SP, #96]
0x1F94	0xF89D4014  LDRB	R4, [SP, #20]
0x1F98	0x42AC    CMP	R4, R5
0x1F9A	0xF080809A  BCS	L___Lib_TFT_TFT_Image4bppE781
;__Lib_TFT.c, 3728 :: 		
0x1F9E	0x9C14    LDR	R4, [SP, #80]
0x1FA0	0x9410    STR	R4, [SP, #64]
;__Lib_TFT.c, 3729 :: 		
0x1FA2	0xF002FDCB  BL	__Lib_TFT_Is_SSD1963_Set+0
0x1FA6	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image4bppE783
;__Lib_TFT.c, 3730 :: 		
0x1FA8	0xF89D5060  LDRB	R5, [SP, #96]
0x1FAC	0xF8BD4004  LDRH	R4, [SP, #4]
0x1FB0	0x4365    MULS	R5, R4, R5
0x1FB2	0xB2AD    UXTH	R5, R5
0x1FB4	0xF8BD4058  LDRH	R4, [SP, #88]
0x1FB8	0x1964    ADDS	R4, R4, R5
0x1FBA	0xF8BD305C  LDRH	R3, [SP, #92]
0x1FBE	0xB2A2    UXTH	R2, R4
0x1FC0	0xF8BD105C  LDRH	R1, [SP, #92]
0x1FC4	0xF8BD0058  LDRH	R0, [SP, #88]
0x1FC8	0x4C4E    LDR	R4, [PC, #312]
0x1FCA	0x6824    LDR	R4, [R4, #0]
0x1FCC	0x47A0    BLX	R4
0x1FCE	0xE006    B	L___Lib_TFT_TFT_Image4bppE784
L___Lib_TFT_TFT_Image4bppE783:
;__Lib_TFT.c, 3732 :: 		
0x1FD0	0xF8BD105C  LDRH	R1, [SP, #92]
0x1FD4	0xF8BD0058  LDRH	R0, [SP, #88]
0x1FD8	0x4C4B    LDR	R4, [PC, #300]
0x1FDA	0x6824    LDR	R4, [R4, #0]
0x1FDC	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image4bppE784:
;__Lib_TFT.c, 3733 :: 		
0x1FDE	0x9C15    LDR	R4, [SP, #84]
0x1FE0	0x9411    STR	R4, [SP, #68]
;__Lib_TFT.c, 3734 :: 		
0x1FE2	0x2400    MOVS	R4, #0
0x1FE4	0x9412    STR	R4, [SP, #72]
;__Lib_TFT.c, 3735 :: 		
L___Lib_TFT_TFT_Image4bppE785:
0x1FE6	0x9C11    LDR	R4, [SP, #68]
0x1FE8	0x2C00    CMP	R4, #0
0x1FEA	0xF2408067  BLS	L___Lib_TFT_TFT_Image4bppE786
;__Lib_TFT.c, 3736 :: 		
0x1FEE	0xAC13    ADD	R4, SP, #76
0x1FF0	0x4622    MOV	R2, R4
0x1FF2	0x9911    LDR	R1, [SP, #68]
0x1FF4	0x9810    LDR	R0, [SP, #64]
0x1FF6	0x4C41    LDR	R4, [PC, #260]
0x1FF8	0x6824    LDR	R4, [R4, #0]
0x1FFA	0x47A0    BLX	R4
0x1FFC	0x900E    STR	R0, [SP, #56]
;__Lib_TFT.c, 3737 :: 		
0x1FFE	0x9D13    LDR	R5, [SP, #76]
0x2000	0x9C10    LDR	R4, [SP, #64]
0x2002	0x1964    ADDS	R4, R4, R5
0x2004	0x9410    STR	R4, [SP, #64]
;__Lib_TFT.c, 3738 :: 		
0x2006	0x9D13    LDR	R5, [SP, #76]
0x2008	0x9C11    LDR	R4, [SP, #68]
0x200A	0x1B64    SUB	R4, R4, R5
0x200C	0x9411    STR	R4, [SP, #68]
;__Lib_TFT.c, 3739 :: 		
0x200E	0x9C13    LDR	R4, [SP, #76]
0x2010	0x0064    LSLS	R4, R4, #1
0x2012	0x9413    STR	R4, [SP, #76]
;__Lib_TFT.c, 3740 :: 		
0x2014	0x2400    MOVS	R4, #0
0x2016	0xF8AD400A  STRH	R4, [SP, #10]
L___Lib_TFT_TFT_Image4bppE787:
0x201A	0x9D13    LDR	R5, [SP, #76]
0x201C	0xF8BD400A  LDRH	R4, [SP, #10]
0x2020	0x42AC    CMP	R4, R5
0x2022	0xD24A    BCS	L___Lib_TFT_TFT_Image4bppE788
;__Lib_TFT.c, 3741 :: 		
0x2024	0xF8BD5004  LDRH	R5, [SP, #4]
0x2028	0x9C12    LDR	R4, [SP, #72]
0x202A	0x42AC    CMP	R4, R5
0x202C	0xD900    BLS	L___Lib_TFT_TFT_Image4bppE790
;__Lib_TFT.c, 3742 :: 		
0x202E	0xE044    B	L___Lib_TFT_TFT_Image4bppE788
L___Lib_TFT_TFT_Image4bppE790:
;__Lib_TFT.c, 3744 :: 		
0x2030	0xF8BD400A  LDRH	R4, [SP, #10]
0x2034	0xF0040401  AND	R4, R4, #1
0x2038	0xB2A4    UXTH	R4, R4
0x203A	0xB164    CBZ	R4, L___Lib_TFT_TFT_Image4bppE791
;__Lib_TFT.c, 3746 :: 		
0x203C	0xF89D4012  LDRB	R4, [SP, #18]
0x2040	0xF004040F  AND	R4, R4, #15
0x2044	0xB2E4    UXTB	R4, R4
0x2046	0xF10D0516  ADD	R5, SP, #22
0x204A	0x0064    LSLS	R4, R4, #1
0x204C	0x192C    ADDS	R4, R5, R4
0x204E	0x8824    LDRH	R4, [R4, #0]
0x2050	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3747 :: 		
0x2054	0xE00F    B	L___Lib_TFT_TFT_Image4bppE792
L___Lib_TFT_TFT_Image4bppE791:
;__Lib_TFT.c, 3748 :: 		
0x2056	0x9C0E    LDR	R4, [SP, #56]
0x2058	0x7825    LDRB	R5, [R4, #0]
0x205A	0xF88D5012  STRB	R5, [SP, #18]
;__Lib_TFT.c, 3749 :: 		
0x205E	0x9C0E    LDR	R4, [SP, #56]
0x2060	0x1C64    ADDS	R4, R4, #1
0x2062	0x940E    STR	R4, [SP, #56]
;__Lib_TFT.c, 3751 :: 		
0x2064	0x092C    LSRS	R4, R5, #4
0x2066	0xB2E4    UXTB	R4, R4
0x2068	0xF10D0516  ADD	R5, SP, #22
0x206C	0x0064    LSLS	R4, R4, #1
0x206E	0x192C    ADDS	R4, R5, R4
0x2070	0x8824    LDRH	R4, [R4, #0]
0x2072	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3752 :: 		
L___Lib_TFT_TFT_Image4bppE792:
;__Lib_TFT.c, 3755 :: 		
0x2076	0x9D12    LDR	R5, [SP, #72]
0x2078	0x9C12    LDR	R4, [SP, #72]
0x207A	0x1C64    ADDS	R4, R4, #1
0x207C	0x9412    STR	R4, [SP, #72]
0x207E	0xF8BD400E  LDRH	R4, [SP, #14]
0x2082	0x42A5    CMP	R5, R4
0x2084	0xD813    BHI	L___Lib_TFT_TFT_Image4bppE793
;__Lib_TFT.c, 3756 :: 		
0x2086	0x2400    MOVS	R4, #0
0x2088	0xF88D4013  STRB	R4, [SP, #19]
L___Lib_TFT_TFT_Image4bppE794:
0x208C	0xF89D5060  LDRB	R5, [SP, #96]
0x2090	0xF89D4013  LDRB	R4, [SP, #19]
0x2094	0x42AC    CMP	R4, R5
0x2096	0xD20A    BCS	L___Lib_TFT_TFT_Image4bppE795
;__Lib_TFT.c, 3757 :: 		
0x2098	0xF8BD0008  LDRH	R0, [SP, #8]
0x209C	0x4C1B    LDR	R4, [PC, #108]
0x209E	0x6824    LDR	R4, [R4, #0]
0x20A0	0x47A0    BLX	R4
;__Lib_TFT.c, 3756 :: 		
0x20A2	0xF89D4013  LDRB	R4, [SP, #19]
0x20A6	0x1C64    ADDS	R4, R4, #1
0x20A8	0xF88D4013  STRB	R4, [SP, #19]
;__Lib_TFT.c, 3758 :: 		
0x20AC	0xE7EE    B	L___Lib_TFT_TFT_Image4bppE794
L___Lib_TFT_TFT_Image4bppE795:
L___Lib_TFT_TFT_Image4bppE793:
;__Lib_TFT.c, 3740 :: 		
0x20AE	0xF8BD400A  LDRH	R4, [SP, #10]
0x20B2	0x1C64    ADDS	R4, R4, #1
0x20B4	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 3759 :: 		
0x20B8	0xE7AF    B	L___Lib_TFT_TFT_Image4bppE787
L___Lib_TFT_TFT_Image4bppE788:
;__Lib_TFT.c, 3760 :: 		
0x20BA	0xE794    B	L___Lib_TFT_TFT_Image4bppE785
L___Lib_TFT_TFT_Image4bppE786:
;__Lib_TFT.c, 3761 :: 		
0x20BC	0xF8BD405C  LDRH	R4, [SP, #92]
0x20C0	0x1C64    ADDS	R4, R4, #1
0x20C2	0xF8AD405C  STRH	R4, [SP, #92]
;__Lib_TFT.c, 3727 :: 		
0x20C6	0xF89D4014  LDRB	R4, [SP, #20]
0x20CA	0x1C64    ADDS	R4, R4, #1
0x20CC	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 3762 :: 		
0x20D0	0xE75E    B	L___Lib_TFT_TFT_Image4bppE780
L___Lib_TFT_TFT_Image4bppE781:
;__Lib_TFT.c, 3726 :: 		
L___Lib_TFT_TFT_Image4bppE1116:
L___Lib_TFT_TFT_Image4bppE1115:
;__Lib_TFT.c, 3724 :: 		
0x20D2	0xF8BD400C  LDRH	R4, [SP, #12]
0x20D6	0x1C64    ADDS	R4, R4, #1
0x20D8	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 3763 :: 		
0x20DC	0xE73E    B	L___Lib_TFT_TFT_Image4bppE774
L___Lib_TFT_TFT_Image4bppE775:
;__Lib_TFT.c, 3764 :: 		
0x20DE	0x2501    MOVS	R5, #1
0x20E0	0xB26D    SXTB	R5, R5
0x20E2	0x4C07    LDR	R4, [PC, #28]
0x20E4	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3765 :: 		
L_end_TFT_Image4bppE:
0x20E6	0xF8DDE000  LDR	LR, [SP, #0]
0x20EA	0xB019    ADD	SP, SP, #100
0x20EC	0x4770    BX	LR
0x20EE	0xBF00    NOP
0x20F0	0x071C2000  	__Lib_TFT_headerBuffer+0
0x20F4	0x06AA2000  	_TFT_DISP_WIDTH+0
0x20F8	0x070C2000  	_TFT_DISP_HEIGHT+0
0x20FC	0x07282000  	_TFT_Get_Ext_Data_Ptr+0
0x2100	0x82804240  	TFT_CS+0
0x2104	0x07102000  	_TFT_SSD1963_Set_Address_Ptr+0
0x2108	0x07142000  	_TFT_Set_Address_Ptr+0
0x210C	0x07182000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image4bppE
__Lib_TFT_TFT_Image8bppE:
;__Lib_TFT.c, 3593 :: 		
; image start address is: 8 (R2)
0x19A0	0xF2AD2D3C  SUBW	SP, SP, #572
0x19A4	0xF8CDE000  STR	LR, [SP, #0]
0x19A8	0xF8AD0230  STRH	R0, [SP, #560]
0x19AC	0x4610    MOV	R0, R2
0x19AE	0xF8AD1234  STRH	R1, [SP, #564]
0x19B2	0xF88D3238  STRB	R3, [SP, #568]
; image end address is: 8 (R2)
; image start address is: 0 (R0)
;__Lib_TFT.c, 3606 :: 		
0x19B6	0x4C85    LDR	R4, [PC, #532]
0x19B8	0x948A    STR	R4, [SP, #552]
;__Lib_TFT.c, 3607 :: 		
0x19BA	0x1D84    ADDS	R4, R0, #6
; image end address is: 0 (R0)
0x19BC	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 3609 :: 		
0x19BE	0x9C8A    LDR	R4, [SP, #552]
0x19C0	0x1CA5    ADDS	R5, R4, #2
;__Lib_TFT.c, 3610 :: 		
0x19C2	0x782C    LDRB	R4, [R5, #0]
0x19C4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3611 :: 		
0x19C8	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 3612 :: 		
0x19CA	0x7834    LDRB	R4, [R6, #0]
0x19CC	0x0225    LSLS	R5, R4, #8
0x19CE	0xB2AD    UXTH	R5, R5
0x19D0	0xF8BD4008  LDRH	R4, [SP, #8]
0x19D4	0x1964    ADDS	R4, R4, R5
0x19D6	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3614 :: 		
0x19DA	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 3615 :: 		
0x19DC	0x782C    LDRB	R4, [R5, #0]
0x19DE	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3616 :: 		
0x19E2	0x1C6C    ADDS	R4, R5, #1
;__Lib_TFT.c, 3617 :: 		
0x19E4	0x7824    LDRB	R4, [R4, #0]
0x19E6	0x0225    LSLS	R5, R4, #8
0x19E8	0xB2AD    UXTH	R5, R5
0x19EA	0xF8BD4006  LDRH	R4, [SP, #6]
0x19EE	0x1964    ADDS	R4, R4, R5
0x19F0	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3621 :: 		
0x19F4	0xF8BD5230  LDRH	R5, [SP, #560]
0x19F8	0x4C75    LDR	R4, [PC, #468]
0x19FA	0x8824    LDRH	R4, [R4, #0]
0x19FC	0x1B64    SUB	R4, R4, R5
0x19FE	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 3622 :: 		
0x1A02	0xF8BD5234  LDRH	R5, [SP, #564]
0x1A06	0x4C73    LDR	R4, [PC, #460]
0x1A08	0x8824    LDRH	R4, [R4, #0]
0x1A0A	0x1B64    SUB	R4, R4, R5
0x1A0C	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 3625 :: 		
0x1A10	0xF2402400  MOVW	R4, #512
0x1A14	0x9487    STR	R4, [SP, #540]
;__Lib_TFT.c, 3626 :: 		
0x1A16	0xAC05    ADD	R4, SP, #20
0x1A18	0x948B    STR	R4, [SP, #556]
;__Lib_TFT.c, 3627 :: 		
L___Lib_TFT_TFT_Image8bppE743:
0x1A1A	0x9C87    LDR	R4, [SP, #540]
0x1A1C	0x2C00    CMP	R4, #0
0x1A1E	0xD924    BLS	L___Lib_TFT_TFT_Image8bppE744
;__Lib_TFT.c, 3628 :: 		
0x1A20	0xAC88    ADD	R4, SP, #544
0x1A22	0x4622    MOV	R2, R4
0x1A24	0x9987    LDR	R1, [SP, #540]
0x1A26	0x9885    LDR	R0, [SP, #532]
0x1A28	0x4C6B    LDR	R4, [PC, #428]
0x1A2A	0x6824    LDR	R4, [R4, #0]
0x1A2C	0x47A0    BLX	R4
0x1A2E	0x908A    STR	R0, [SP, #552]
;__Lib_TFT.c, 3630 :: 		
0x1A30	0x2400    MOVS	R4, #0
0x1A32	0x9489    STR	R4, [SP, #548]
L___Lib_TFT_TFT_Image8bppE745:
0x1A34	0x9D88    LDR	R5, [SP, #544]
0x1A36	0x9C89    LDR	R4, [SP, #548]
0x1A38	0x42AC    CMP	R4, R5
0x1A3A	0xD20D    BCS	L___Lib_TFT_TFT_Image8bppE746
;__Lib_TFT.c, 3631 :: 		
0x1A3C	0x9C8A    LDR	R4, [SP, #552]
0x1A3E	0x7825    LDRB	R5, [R4, #0]
0x1A40	0x9C8B    LDR	R4, [SP, #556]
0x1A42	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 3632 :: 		
0x1A44	0x9C8A    LDR	R4, [SP, #552]
0x1A46	0x1C64    ADDS	R4, R4, #1
0x1A48	0x948A    STR	R4, [SP, #552]
0x1A4A	0x9C8B    LDR	R4, [SP, #556]
0x1A4C	0x1C64    ADDS	R4, R4, #1
0x1A4E	0x948B    STR	R4, [SP, #556]
;__Lib_TFT.c, 3630 :: 		
0x1A50	0x9C89    LDR	R4, [SP, #548]
0x1A52	0x1C64    ADDS	R4, R4, #1
0x1A54	0x9489    STR	R4, [SP, #548]
;__Lib_TFT.c, 3633 :: 		
0x1A56	0xE7ED    B	L___Lib_TFT_TFT_Image8bppE745
L___Lib_TFT_TFT_Image8bppE746:
;__Lib_TFT.c, 3635 :: 		
0x1A58	0x9D88    LDR	R5, [SP, #544]
0x1A5A	0x9C87    LDR	R4, [SP, #540]
0x1A5C	0x1B64    SUB	R4, R4, R5
0x1A5E	0x9487    STR	R4, [SP, #540]
;__Lib_TFT.c, 3636 :: 		
0x1A60	0x9D88    LDR	R5, [SP, #544]
0x1A62	0x9C85    LDR	R4, [SP, #532]
0x1A64	0x1964    ADDS	R4, R4, R5
0x1A66	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 3637 :: 		
0x1A68	0xE7D7    B	L___Lib_TFT_TFT_Image8bppE743
L___Lib_TFT_TFT_Image8bppE744:
;__Lib_TFT.c, 3640 :: 		
0x1A6A	0x2500    MOVS	R5, #0
0x1A6C	0xB26D    SXTB	R5, R5
0x1A6E	0x4C5B    LDR	R4, [PC, #364]
0x1A70	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3641 :: 		
0x1A72	0x2400    MOVS	R4, #0
0x1A74	0xF8AD400C  STRH	R4, [SP, #12]
L___Lib_TFT_TFT_Image8bppE748:
0x1A78	0xF8BD5008  LDRH	R5, [SP, #8]
0x1A7C	0xF8BD400C  LDRH	R4, [SP, #12]
0x1A80	0x42AC    CMP	R4, R5
0x1A82	0xF0808099  BCS	L___Lib_TFT_TFT_Image8bppE749
;__Lib_TFT.c, 3642 :: 		
0x1A86	0x9C85    LDR	R4, [SP, #532]
0x1A88	0x9489    STR	R4, [SP, #548]
;__Lib_TFT.c, 3643 :: 		
0x1A8A	0xF8BD5010  LDRH	R5, [SP, #16]
0x1A8E	0xF8BD400C  LDRH	R4, [SP, #12]
0x1A92	0x42AC    CMP	R4, R5
0x1A94	0xF200808A  BHI	L___Lib_TFT_TFT_Image8bppE1113
0x1A98	0x4C4E    LDR	R4, [PC, #312]
0x1A9A	0x8825    LDRH	R5, [R4, #0]
0x1A9C	0xF8BD4234  LDRH	R4, [SP, #564]
0x1AA0	0x42AC    CMP	R4, R5
0x1AA2	0xF0808083  BCS	L___Lib_TFT_TFT_Image8bppE1112
L___Lib_TFT_TFT_Image8bppE1111:
;__Lib_TFT.c, 3644 :: 		
0x1AA6	0x2400    MOVS	R4, #0
0x1AA8	0xF88D4013  STRB	R4, [SP, #19]
L___Lib_TFT_TFT_Image8bppE754:
0x1AAC	0xF89D5238  LDRB	R5, [SP, #568]
0x1AB0	0xF89D4013  LDRB	R4, [SP, #19]
0x1AB4	0x42AC    CMP	R4, R5
0x1AB6	0xF0808079  BCS	L___Lib_TFT_TFT_Image8bppE755
;__Lib_TFT.c, 3645 :: 		
0x1ABA	0x9C89    LDR	R4, [SP, #548]
0x1ABC	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 3646 :: 		
0x1ABE	0xF003F83D  BL	__Lib_TFT_Is_SSD1963_Set+0
0x1AC2	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image8bppE757
;__Lib_TFT.c, 3647 :: 		
0x1AC4	0xF89D5238  LDRB	R5, [SP, #568]
0x1AC8	0xF8BD4006  LDRH	R4, [SP, #6]
0x1ACC	0x4365    MULS	R5, R4, R5
0x1ACE	0xB2AD    UXTH	R5, R5
0x1AD0	0xF8BD4230  LDRH	R4, [SP, #560]
0x1AD4	0x1964    ADDS	R4, R4, R5
0x1AD6	0xF8BD3234  LDRH	R3, [SP, #564]
0x1ADA	0xB2A2    UXTH	R2, R4
0x1ADC	0xF8BD1234  LDRH	R1, [SP, #564]
0x1AE0	0xF8BD0230  LDRH	R0, [SP, #560]
0x1AE4	0x4C3E    LDR	R4, [PC, #248]
0x1AE6	0x6824    LDR	R4, [R4, #0]
0x1AE8	0x47A0    BLX	R4
0x1AEA	0xE006    B	L___Lib_TFT_TFT_Image8bppE758
L___Lib_TFT_TFT_Image8bppE757:
;__Lib_TFT.c, 3649 :: 		
0x1AEC	0xF8BD1234  LDRH	R1, [SP, #564]
0x1AF0	0xF8BD0230  LDRH	R0, [SP, #560]
0x1AF4	0x4C3B    LDR	R4, [PC, #236]
0x1AF6	0x6824    LDR	R4, [R4, #0]
0x1AF8	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image8bppE758:
;__Lib_TFT.c, 3650 :: 		
0x1AFA	0xF8BD4006  LDRH	R4, [SP, #6]
0x1AFE	0x9486    STR	R4, [SP, #536]
;__Lib_TFT.c, 3651 :: 		
0x1B00	0x2400    MOVS	R4, #0
0x1B02	0x9487    STR	R4, [SP, #540]
;__Lib_TFT.c, 3652 :: 		
L___Lib_TFT_TFT_Image8bppE759:
0x1B04	0x9C86    LDR	R4, [SP, #536]
0x1B06	0x2C00    CMP	R4, #0
0x1B08	0xD945    BLS	L___Lib_TFT_TFT_Image8bppE760
;__Lib_TFT.c, 3653 :: 		
0x1B0A	0xAC88    ADD	R4, SP, #544
0x1B0C	0x4622    MOV	R2, R4
0x1B0E	0x9986    LDR	R1, [SP, #536]
0x1B10	0x9885    LDR	R0, [SP, #532]
0x1B12	0x4C31    LDR	R4, [PC, #196]
0x1B14	0x6824    LDR	R4, [R4, #0]
0x1B16	0x47A0    BLX	R4
0x1B18	0x908A    STR	R0, [SP, #552]
;__Lib_TFT.c, 3654 :: 		
0x1B1A	0x9D88    LDR	R5, [SP, #544]
0x1B1C	0x9C85    LDR	R4, [SP, #532]
0x1B1E	0x1964    ADDS	R4, R4, R5
0x1B20	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 3655 :: 		
0x1B22	0x9D88    LDR	R5, [SP, #544]
0x1B24	0x9C86    LDR	R4, [SP, #536]
0x1B26	0x1B64    SUB	R4, R4, R5
0x1B28	0x9486    STR	R4, [SP, #536]
;__Lib_TFT.c, 3656 :: 		
0x1B2A	0x2400    MOVS	R4, #0
0x1B2C	0xF8AD400A  STRH	R4, [SP, #10]
L___Lib_TFT_TFT_Image8bppE761:
0x1B30	0x9D88    LDR	R5, [SP, #544]
0x1B32	0xF8BD400A  LDRH	R4, [SP, #10]
0x1B36	0x42AC    CMP	R4, R5
0x1B38	0xD22C    BCS	L___Lib_TFT_TFT_Image8bppE762
;__Lib_TFT.c, 3659 :: 		
0x1B3A	0x9C8A    LDR	R4, [SP, #552]
0x1B3C	0x7824    LDRB	R4, [R4, #0]
0x1B3E	0xAD05    ADD	R5, SP, #20
0x1B40	0x0064    LSLS	R4, R4, #1
0x1B42	0x192C    ADDS	R4, R5, R4
0x1B44	0x8824    LDRH	R4, [R4, #0]
0x1B46	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3660 :: 		
0x1B4A	0x9C8A    LDR	R4, [SP, #552]
0x1B4C	0x1C64    ADDS	R4, R4, #1
0x1B4E	0x948A    STR	R4, [SP, #552]
;__Lib_TFT.c, 3663 :: 		
0x1B50	0x9D87    LDR	R5, [SP, #540]
0x1B52	0x9C87    LDR	R4, [SP, #540]
0x1B54	0x1C64    ADDS	R4, R4, #1
0x1B56	0x9487    STR	R4, [SP, #540]
0x1B58	0xF8BD400E  LDRH	R4, [SP, #14]
0x1B5C	0x42A5    CMP	R5, R4
0x1B5E	0xD813    BHI	L___Lib_TFT_TFT_Image8bppE764
;__Lib_TFT.c, 3664 :: 		
0x1B60	0x2400    MOVS	R4, #0
0x1B62	0xF88D4012  STRB	R4, [SP, #18]
L___Lib_TFT_TFT_Image8bppE765:
0x1B66	0xF89D5238  LDRB	R5, [SP, #568]
0x1B6A	0xF89D4012  LDRB	R4, [SP, #18]
0x1B6E	0x42AC    CMP	R4, R5
0x1B70	0xD20A    BCS	L___Lib_TFT_TFT_Image8bppE766
;__Lib_TFT.c, 3665 :: 		
0x1B72	0xF8BD0004  LDRH	R0, [SP, #4]
0x1B76	0x4C1C    LDR	R4, [PC, #112]
0x1B78	0x6824    LDR	R4, [R4, #0]
0x1B7A	0x47A0    BLX	R4
;__Lib_TFT.c, 3664 :: 		
0x1B7C	0xF89D4012  LDRB	R4, [SP, #18]
0x1B80	0x1C64    ADDS	R4, R4, #1
0x1B82	0xF88D4012  STRB	R4, [SP, #18]
;__Lib_TFT.c, 3666 :: 		
0x1B86	0xE7EE    B	L___Lib_TFT_TFT_Image8bppE765
L___Lib_TFT_TFT_Image8bppE766:
L___Lib_TFT_TFT_Image8bppE764:
;__Lib_TFT.c, 3656 :: 		
0x1B88	0xF8BD400A  LDRH	R4, [SP, #10]
0x1B8C	0x1C64    ADDS	R4, R4, #1
0x1B8E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 3667 :: 		
0x1B92	0xE7CD    B	L___Lib_TFT_TFT_Image8bppE761
L___Lib_TFT_TFT_Image8bppE762:
;__Lib_TFT.c, 3668 :: 		
0x1B94	0xE7B6    B	L___Lib_TFT_TFT_Image8bppE759
L___Lib_TFT_TFT_Image8bppE760:
;__Lib_TFT.c, 3669 :: 		
0x1B96	0xF8BD4234  LDRH	R4, [SP, #564]
0x1B9A	0x1C64    ADDS	R4, R4, #1
0x1B9C	0xF8AD4234  STRH	R4, [SP, #564]
;__Lib_TFT.c, 3644 :: 		
0x1BA0	0xF89D4013  LDRB	R4, [SP, #19]
0x1BA4	0x1C64    ADDS	R4, R4, #1
0x1BA6	0xF88D4013  STRB	R4, [SP, #19]
;__Lib_TFT.c, 3670 :: 		
0x1BAA	0xE77F    B	L___Lib_TFT_TFT_Image8bppE754
L___Lib_TFT_TFT_Image8bppE755:
;__Lib_TFT.c, 3643 :: 		
L___Lib_TFT_TFT_Image8bppE1113:
L___Lib_TFT_TFT_Image8bppE1112:
;__Lib_TFT.c, 3641 :: 		
0x1BAC	0xF8BD400C  LDRH	R4, [SP, #12]
0x1BB0	0x1C64    ADDS	R4, R4, #1
0x1BB2	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 3671 :: 		
0x1BB6	0xE75F    B	L___Lib_TFT_TFT_Image8bppE748
L___Lib_TFT_TFT_Image8bppE749:
;__Lib_TFT.c, 3672 :: 		
0x1BB8	0x2501    MOVS	R5, #1
0x1BBA	0xB26D    SXTB	R5, R5
0x1BBC	0x4C07    LDR	R4, [PC, #28]
0x1BBE	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3673 :: 		
L_end_TFT_Image8bppE:
0x1BC0	0xF8DDE000  LDR	LR, [SP, #0]
0x1BC4	0xF20D2D3C  ADDW	SP, SP, #572
0x1BC8	0x4770    BX	LR
0x1BCA	0xBF00    NOP
0x1BCC	0x071C2000  	__Lib_TFT_headerBuffer+0
0x1BD0	0x06AA2000  	_TFT_DISP_WIDTH+0
0x1BD4	0x070C2000  	_TFT_DISP_HEIGHT+0
0x1BD8	0x07282000  	_TFT_Get_Ext_Data_Ptr+0
0x1BDC	0x82804240  	TFT_CS+0
0x1BE0	0x07102000  	_TFT_SSD1963_Set_Address_Ptr+0
0x1BE4	0x07142000  	_TFT_Set_Address_Ptr+0
0x1BE8	0x07182000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image8bppE
__Lib_TFT_TFT_Image16bppE:
;__Lib_TFT.c, 3516 :: 		
; image start address is: 8 (R2)
0x1BEC	0xB090    SUB	SP, SP, #64
0x1BEE	0xF8CDE000  STR	LR, [SP, #0]
0x1BF2	0xF8AD0034  STRH	R0, [SP, #52]
0x1BF6	0xF8AD1038  STRH	R1, [SP, #56]
0x1BFA	0xF88D303C  STRB	R3, [SP, #60]
; image end address is: 8 (R2)
; image start address is: 8 (R2)
;__Lib_TFT.c, 3526 :: 		
0x1BFE	0x2400    MOVS	R4, #0
0x1C00	0xF88D4030  STRB	R4, [SP, #48]
;__Lib_TFT.c, 3529 :: 		
0x1C04	0x4C92    LDR	R4, [PC, #584]
0x1C06	0x9406    STR	R4, [SP, #24]
;__Lib_TFT.c, 3530 :: 		
0x1C08	0x1D94    ADDS	R4, R2, #6
; image end address is: 8 (R2)
0x1C0A	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3532 :: 		
0x1C0C	0x9C06    LDR	R4, [SP, #24]
0x1C0E	0x1CA5    ADDS	R5, R4, #2
;__Lib_TFT.c, 3533 :: 		
0x1C10	0x782C    LDRB	R4, [R5, #0]
0x1C12	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3534 :: 		
0x1C16	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 3535 :: 		
0x1C18	0x7834    LDRB	R4, [R6, #0]
0x1C1A	0x0225    LSLS	R5, R4, #8
0x1C1C	0xB2AD    UXTH	R5, R5
0x1C1E	0xF8BD4006  LDRH	R4, [SP, #6]
0x1C22	0x1964    ADDS	R4, R4, R5
0x1C24	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3537 :: 		
0x1C28	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 3538 :: 		
0x1C2A	0x782C    LDRB	R4, [R5, #0]
0x1C2C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3539 :: 		
0x1C30	0x1C6C    ADDS	R4, R5, #1
;__Lib_TFT.c, 3540 :: 		
0x1C32	0x7824    LDRB	R4, [R4, #0]
0x1C34	0x0225    LSLS	R5, R4, #8
0x1C36	0xB2AD    UXTH	R5, R5
0x1C38	0xF8BD4004  LDRH	R4, [SP, #4]
0x1C3C	0x1964    ADDS	R4, R4, R5
0x1C3E	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3542 :: 		
0x1C42	0xF8BD5034  LDRH	R5, [SP, #52]
0x1C46	0x4C83    LDR	R4, [PC, #524]
0x1C48	0x8824    LDRH	R4, [R4, #0]
0x1C4A	0x1B64    SUB	R4, R4, R5
0x1C4C	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 3543 :: 		
0x1C50	0xF8BD5038  LDRH	R5, [SP, #56]
0x1C54	0x4C80    LDR	R4, [PC, #512]
0x1C56	0x8824    LDRH	R4, [R4, #0]
0x1C58	0x1B64    SUB	R4, R4, R5
0x1C5A	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 3545 :: 		
0x1C5E	0x2500    MOVS	R5, #0
0x1C60	0xB26D    SXTB	R5, R5
0x1C62	0x4C7E    LDR	R4, [PC, #504]
0x1C64	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3546 :: 		
0x1C66	0x2400    MOVS	R4, #0
0x1C68	0xF8AD400A  STRH	R4, [SP, #10]
L___Lib_TFT_TFT_Image16bppE716:
0x1C6C	0xF8BD5006  LDRH	R5, [SP, #6]
0x1C70	0xF8BD400A  LDRH	R4, [SP, #10]
0x1C74	0x42AC    CMP	R4, R5
0x1C76	0xF08080E3  BCS	L___Lib_TFT_TFT_Image16bppE717
;__Lib_TFT.c, 3547 :: 		
0x1C7A	0x9C07    LDR	R4, [SP, #28]
0x1C7C	0x940B    STR	R4, [SP, #44]
;__Lib_TFT.c, 3548 :: 		
0x1C7E	0xF8BD5014  LDRH	R5, [SP, #20]
0x1C82	0xF8BD400A  LDRH	R4, [SP, #10]
0x1C86	0x42AC    CMP	R4, R5
0x1C88	0xF20080D4  BHI	L___Lib_TFT_TFT_Image16bppE1110
0x1C8C	0x4C72    LDR	R4, [PC, #456]
0x1C8E	0x8825    LDRH	R5, [R4, #0]
0x1C90	0xF8BD4038  LDRH	R4, [SP, #56]
0x1C94	0x42AC    CMP	R4, R5
0x1C96	0xF08080CD  BCS	L___Lib_TFT_TFT_Image16bppE1109
L___Lib_TFT_TFT_Image16bppE1108:
;__Lib_TFT.c, 3549 :: 		
0x1C9A	0x2400    MOVS	R4, #0
0x1C9C	0xF88D4011  STRB	R4, [SP, #17]
L___Lib_TFT_TFT_Image16bppE722:
0x1CA0	0xF89D503C  LDRB	R5, [SP, #60]
0x1CA4	0xF89D4011  LDRB	R4, [SP, #17]
0x1CA8	0x42AC    CMP	R4, R5
0x1CAA	0xF08080C3  BCS	L___Lib_TFT_TFT_Image16bppE723
;__Lib_TFT.c, 3550 :: 		
0x1CAE	0x9C0B    LDR	R4, [SP, #44]
0x1CB0	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3551 :: 		
0x1CB2	0xF002FF43  BL	__Lib_TFT_Is_SSD1963_Set+0
0x1CB6	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image16bppE725
;__Lib_TFT.c, 3552 :: 		
0x1CB8	0xF89D503C  LDRB	R5, [SP, #60]
0x1CBC	0xF8BD4004  LDRH	R4, [SP, #4]
0x1CC0	0x4365    MULS	R5, R4, R5
0x1CC2	0xB2AD    UXTH	R5, R5
0x1CC4	0xF8BD4034  LDRH	R4, [SP, #52]
0x1CC8	0x1964    ADDS	R4, R4, R5
0x1CCA	0xF8BD3038  LDRH	R3, [SP, #56]
0x1CCE	0xB2A2    UXTH	R2, R4
0x1CD0	0xF8BD1038  LDRH	R1, [SP, #56]
0x1CD4	0xF8BD0034  LDRH	R0, [SP, #52]
0x1CD8	0x4C61    LDR	R4, [PC, #388]
0x1CDA	0x6824    LDR	R4, [R4, #0]
0x1CDC	0x47A0    BLX	R4
0x1CDE	0xE006    B	L___Lib_TFT_TFT_Image16bppE726
L___Lib_TFT_TFT_Image16bppE725:
;__Lib_TFT.c, 3554 :: 		
0x1CE0	0xF8BD1038  LDRH	R1, [SP, #56]
0x1CE4	0xF8BD0034  LDRH	R0, [SP, #52]
0x1CE8	0x4C5E    LDR	R4, [PC, #376]
0x1CEA	0x6824    LDR	R4, [R4, #0]
0x1CEC	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image16bppE726:
;__Lib_TFT.c, 3555 :: 		
0x1CEE	0xF8BD4004  LDRH	R4, [SP, #4]
0x1CF2	0x0064    LSLS	R4, R4, #1
0x1CF4	0xB2A4    UXTH	R4, R4
0x1CF6	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 3556 :: 		
0x1CF8	0x2400    MOVS	R4, #0
0x1CFA	0x9409    STR	R4, [SP, #36]
;__Lib_TFT.c, 3557 :: 		
L___Lib_TFT_TFT_Image16bppE727:
0x1CFC	0x9C08    LDR	R4, [SP, #32]
0x1CFE	0x2C00    CMP	R4, #0
0x1D00	0xF240808D  BLS	L___Lib_TFT_TFT_Image16bppE728
;__Lib_TFT.c, 3558 :: 		
0x1D04	0xAC0A    ADD	R4, SP, #40
0x1D06	0x4622    MOV	R2, R4
0x1D08	0x9908    LDR	R1, [SP, #32]
0x1D0A	0x9807    LDR	R0, [SP, #28]
0x1D0C	0x4C56    LDR	R4, [PC, #344]
0x1D0E	0x6824    LDR	R4, [R4, #0]
0x1D10	0x47A0    BLX	R4
0x1D12	0x9006    STR	R0, [SP, #24]
;__Lib_TFT.c, 3559 :: 		
0x1D14	0x9D0A    LDR	R5, [SP, #40]
0x1D16	0x9C07    LDR	R4, [SP, #28]
0x1D18	0x1964    ADDS	R4, R4, R5
0x1D1A	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3560 :: 		
0x1D1C	0x9D0A    LDR	R5, [SP, #40]
0x1D1E	0x9C08    LDR	R4, [SP, #32]
0x1D20	0x1B64    SUB	R4, R4, R5
0x1D22	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 3561 :: 		
0x1D24	0xF89D4030  LDRB	R4, [SP, #48]
0x1D28	0xB36C    CBZ	R4, L___Lib_TFT_TFT_Image16bppE729
;__Lib_TFT.c, 3562 :: 		
0x1D2A	0x9C06    LDR	R4, [SP, #24]
0x1D2C	0x7824    LDRB	R4, [R4, #0]
0x1D2E	0x0225    LSLS	R5, R4, #8
0x1D30	0xB2AD    UXTH	R5, R5
0x1D32	0xF8BD400E  LDRH	R4, [SP, #14]
0x1D36	0x1964    ADDS	R4, R4, R5
0x1D38	0xF8AD400E  STRH	R4, [SP, #14]
0x1D3C	0x9C06    LDR	R4, [SP, #24]
0x1D3E	0x1C64    ADDS	R4, R4, #1
0x1D40	0x9406    STR	R4, [SP, #24]
;__Lib_TFT.c, 3563 :: 		
0x1D42	0x9C0A    LDR	R4, [SP, #40]
0x1D44	0x1E64    SUBS	R4, R4, #1
0x1D46	0x940A    STR	R4, [SP, #40]
;__Lib_TFT.c, 3564 :: 		
0x1D48	0x2400    MOVS	R4, #0
0x1D4A	0xF88D4030  STRB	R4, [SP, #48]
;__Lib_TFT.c, 3565 :: 		
0x1D4E	0x9D09    LDR	R5, [SP, #36]
0x1D50	0x9C09    LDR	R4, [SP, #36]
0x1D52	0x1C64    ADDS	R4, R4, #1
0x1D54	0x9409    STR	R4, [SP, #36]
0x1D56	0xF8BD4012  LDRH	R4, [SP, #18]
0x1D5A	0x42A5    CMP	R5, R4
0x1D5C	0xD813    BHI	L___Lib_TFT_TFT_Image16bppE730
;__Lib_TFT.c, 3566 :: 		
0x1D5E	0x2400    MOVS	R4, #0
0x1D60	0xF88D4010  STRB	R4, [SP, #16]
L___Lib_TFT_TFT_Image16bppE731:
0x1D64	0xF89D503C  LDRB	R5, [SP, #60]
0x1D68	0xF89D4010  LDRB	R4, [SP, #16]
0x1D6C	0x42AC    CMP	R4, R5
0x1D6E	0xD20A    BCS	L___Lib_TFT_TFT_Image16bppE732
;__Lib_TFT.c, 3567 :: 		
0x1D70	0xF8BD000E  LDRH	R0, [SP, #14]
0x1D74	0x4C3D    LDR	R4, [PC, #244]
0x1D76	0x6824    LDR	R4, [R4, #0]
0x1D78	0x47A0    BLX	R4
;__Lib_TFT.c, 3566 :: 		
0x1D7A	0xF89D4010  LDRB	R4, [SP, #16]
0x1D7E	0x1C64    ADDS	R4, R4, #1
0x1D80	0xF88D4010  STRB	R4, [SP, #16]
;__Lib_TFT.c, 3568 :: 		
0x1D84	0xE7EE    B	L___Lib_TFT_TFT_Image16bppE731
L___Lib_TFT_TFT_Image16bppE732:
L___Lib_TFT_TFT_Image16bppE730:
;__Lib_TFT.c, 3569 :: 		
L___Lib_TFT_TFT_Image16bppE729:
;__Lib_TFT.c, 3570 :: 		
0x1D86	0x9C0A    LDR	R4, [SP, #40]
0x1D88	0xF0040401  AND	R4, R4, #1
0x1D8C	0xB114    CBZ	R4, L___Lib_TFT_TFT_Image16bppE734
;__Lib_TFT.c, 3571 :: 		
0x1D8E	0x2401    MOVS	R4, #1
0x1D90	0xF88D4030  STRB	R4, [SP, #48]
L___Lib_TFT_TFT_Image16bppE734:
;__Lib_TFT.c, 3572 :: 		
0x1D94	0x9C0A    LDR	R4, [SP, #40]
0x1D96	0x0864    LSRS	R4, R4, #1
0x1D98	0x940A    STR	R4, [SP, #40]
;__Lib_TFT.c, 3573 :: 		
0x1D9A	0x2400    MOVS	R4, #0
0x1D9C	0xF8AD4008  STRH	R4, [SP, #8]
L___Lib_TFT_TFT_Image16bppE735:
0x1DA0	0x9D0A    LDR	R5, [SP, #40]
0x1DA2	0xF8BD4008  LDRH	R4, [SP, #8]
0x1DA6	0x42AC    CMP	R4, R5
0x1DA8	0xD231    BCS	L___Lib_TFT_TFT_Image16bppE736
;__Lib_TFT.c, 3574 :: 		
0x1DAA	0x9C06    LDR	R4, [SP, #24]
0x1DAC	0x7824    LDRB	R4, [R4, #0]
0x1DAE	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 3575 :: 		
0x1DB2	0x9C06    LDR	R4, [SP, #24]
0x1DB4	0x1C66    ADDS	R6, R4, #1
;__Lib_TFT.c, 3576 :: 		
0x1DB6	0x7834    LDRB	R4, [R6, #0]
0x1DB8	0x0225    LSLS	R5, R4, #8
0x1DBA	0xB2AD    UXTH	R5, R5
0x1DBC	0xF8BD400C  LDRH	R4, [SP, #12]
0x1DC0	0x1964    ADDS	R4, R4, R5
0x1DC2	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 3577 :: 		
0x1DC6	0x1C74    ADDS	R4, R6, #1
0x1DC8	0x9406    STR	R4, [SP, #24]
;__Lib_TFT.c, 3578 :: 		
0x1DCA	0x9D09    LDR	R5, [SP, #36]
0x1DCC	0x9C09    LDR	R4, [SP, #36]
0x1DCE	0x1C64    ADDS	R4, R4, #1
0x1DD0	0x9409    STR	R4, [SP, #36]
0x1DD2	0xF8BD4012  LDRH	R4, [SP, #18]
0x1DD6	0x42A5    CMP	R5, R4
0x1DD8	0xD813    BHI	L___Lib_TFT_TFT_Image16bppE738
;__Lib_TFT.c, 3579 :: 		
0x1DDA	0x2400    MOVS	R4, #0
0x1DDC	0xF88D4010  STRB	R4, [SP, #16]
L___Lib_TFT_TFT_Image16bppE739:
0x1DE0	0xF89D503C  LDRB	R5, [SP, #60]
0x1DE4	0xF89D4010  LDRB	R4, [SP, #16]
0x1DE8	0x42AC    CMP	R4, R5
0x1DEA	0xD20A    BCS	L___Lib_TFT_TFT_Image16bppE740
;__Lib_TFT.c, 3580 :: 		
0x1DEC	0xF8BD000C  LDRH	R0, [SP, #12]
0x1DF0	0x4C1E    LDR	R4, [PC, #120]
0x1DF2	0x6824    LDR	R4, [R4, #0]
0x1DF4	0x47A0    BLX	R4
;__Lib_TFT.c, 3579 :: 		
0x1DF6	0xF89D4010  LDRB	R4, [SP, #16]
0x1DFA	0x1C64    ADDS	R4, R4, #1
0x1DFC	0xF88D4010  STRB	R4, [SP, #16]
;__Lib_TFT.c, 3581 :: 		
0x1E00	0xE7EE    B	L___Lib_TFT_TFT_Image16bppE739
L___Lib_TFT_TFT_Image16bppE740:
L___Lib_TFT_TFT_Image16bppE738:
;__Lib_TFT.c, 3573 :: 		
0x1E02	0xF8BD4008  LDRH	R4, [SP, #8]
0x1E06	0x1C64    ADDS	R4, R4, #1
0x1E08	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3582 :: 		
0x1E0C	0xE7C8    B	L___Lib_TFT_TFT_Image16bppE735
L___Lib_TFT_TFT_Image16bppE736:
;__Lib_TFT.c, 3583 :: 		
0x1E0E	0xF89D4030  LDRB	R4, [SP, #48]
0x1E12	0xB11C    CBZ	R4, L___Lib_TFT_TFT_Image16bppE742
;__Lib_TFT.c, 3584 :: 		
0x1E14	0x9C06    LDR	R4, [SP, #24]
0x1E16	0x7824    LDRB	R4, [R4, #0]
0x1E18	0xF8AD400E  STRH	R4, [SP, #14]
L___Lib_TFT_TFT_Image16bppE742:
;__Lib_TFT.c, 3585 :: 		
0x1E1C	0xE76E    B	L___Lib_TFT_TFT_Image16bppE727
L___Lib_TFT_TFT_Image16bppE728:
;__Lib_TFT.c, 3586 :: 		
0x1E1E	0xF8BD4038  LDRH	R4, [SP, #56]
0x1E22	0x1C64    ADDS	R4, R4, #1
0x1E24	0xF8AD4038  STRH	R4, [SP, #56]
;__Lib_TFT.c, 3549 :: 		
0x1E28	0xF89D4011  LDRB	R4, [SP, #17]
0x1E2C	0x1C64    ADDS	R4, R4, #1
0x1E2E	0xF88D4011  STRB	R4, [SP, #17]
;__Lib_TFT.c, 3587 :: 		
0x1E32	0xE735    B	L___Lib_TFT_TFT_Image16bppE722
L___Lib_TFT_TFT_Image16bppE723:
;__Lib_TFT.c, 3548 :: 		
L___Lib_TFT_TFT_Image16bppE1110:
L___Lib_TFT_TFT_Image16bppE1109:
;__Lib_TFT.c, 3546 :: 		
0x1E34	0xF8BD400A  LDRH	R4, [SP, #10]
0x1E38	0x1C64    ADDS	R4, R4, #1
0x1E3A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 3588 :: 		
0x1E3E	0xE715    B	L___Lib_TFT_TFT_Image16bppE716
L___Lib_TFT_TFT_Image16bppE717:
;__Lib_TFT.c, 3589 :: 		
0x1E40	0x2501    MOVS	R5, #1
0x1E42	0xB26D    SXTB	R5, R5
0x1E44	0x4C05    LDR	R4, [PC, #20]
0x1E46	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3590 :: 		
L_end_TFT_Image16bppE:
0x1E48	0xF8DDE000  LDR	LR, [SP, #0]
0x1E4C	0xB010    ADD	SP, SP, #64
0x1E4E	0x4770    BX	LR
0x1E50	0x071C2000  	__Lib_TFT_headerBuffer+0
0x1E54	0x06AA2000  	_TFT_DISP_WIDTH+0
0x1E58	0x070C2000  	_TFT_DISP_HEIGHT+0
0x1E5C	0x82804240  	TFT_CS+0
0x1E60	0x07102000  	_TFT_SSD1963_Set_Address_Ptr+0
0x1E64	0x07142000  	_TFT_Set_Address_Ptr+0
0x1E68	0x07282000  	_TFT_Get_Ext_Data_Ptr+0
0x1E6C	0x07182000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image16bppE
__Lib_System_4XXHS_InitialSetUpRCCRCC2:
;__Lib_System_4XXHS.c, 483 :: 		
0x7274	0xB082    SUB	SP, SP, #8
0x7276	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XXHS.c, 486 :: 		
; ulRCC_CR start address is: 8 (R2)
0x727A	0x4A8E    LDR	R2, [PC, #568]
;__Lib_System_4XXHS.c, 487 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x727C	0x4B8E    LDR	R3, [PC, #568]
;__Lib_System_4XXHS.c, 488 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x727E	0x4C8F    LDR	R4, [PC, #572]
;__Lib_System_4XXHS.c, 489 :: 		
; ulVOLTAGE_RANGE start address is: 20 (R5)
0x7280	0x4D8F    LDR	R5, [PC, #572]
;__Lib_System_4XXHS.c, 490 :: 		
; Fosc_kHz start address is: 24 (R6)
0x7282	0x4E90    LDR	R6, [PC, #576]
;__Lib_System_4XXHS.c, 492 :: 		
0x7284	0xF7FFFBB2  BL	__Lib_System_4XXHS_SystemClockSetDefault+0
;__Lib_System_4XXHS.c, 494 :: 		
0x7288	0x2101    MOVS	R1, #1
0x728A	0xB249    SXTB	R1, R1
0x728C	0x488E    LDR	R0, [PC, #568]
0x728E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 495 :: 		
0x7290	0x488E    LDR	R0, [PC, #568]
0x7292	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 497 :: 		
0x7294	0x2D03    CMP	R5, #3
0x7296	0xF040803C  BNE	L___Lib_System_4XXHS_InitialSetUpRCCRCC236
; ulVOLTAGE_RANGE end address is: 20 (R5)
;__Lib_System_4XXHS.c, 498 :: 		
0x729A	0x488D    LDR	R0, [PC, #564]
0x729C	0x4286    CMP	R6, R0
0x729E	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 499 :: 		
0x72A0	0x488C    LDR	R0, [PC, #560]
0x72A2	0x6800    LDR	R0, [R0, #0]
0x72A4	0xF0400105  ORR	R1, R0, #5
0x72A8	0x488A    LDR	R0, [PC, #552]
0x72AA	0x6001    STR	R1, [R0, #0]
0x72AC	0xE030    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC238
L___Lib_System_4XXHS_InitialSetUpRCCRCC237:
;__Lib_System_4XXHS.c, 500 :: 		
; Fosc_kHz start address is: 24 (R6)
0x72AE	0x488A    LDR	R0, [PC, #552]
0x72B0	0x4286    CMP	R6, R0
0x72B2	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 501 :: 		
0x72B4	0x4887    LDR	R0, [PC, #540]
0x72B6	0x6800    LDR	R0, [R0, #0]
0x72B8	0xF0400104  ORR	R1, R0, #4
0x72BC	0x4885    LDR	R0, [PC, #532]
0x72BE	0x6001    STR	R1, [R0, #0]
0x72C0	0xE026    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC240
L___Lib_System_4XXHS_InitialSetUpRCCRCC239:
;__Lib_System_4XXHS.c, 502 :: 		
; Fosc_kHz start address is: 24 (R6)
0x72C2	0x4886    LDR	R0, [PC, #536]
0x72C4	0x4286    CMP	R6, R0
0x72C6	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 503 :: 		
0x72C8	0x4882    LDR	R0, [PC, #520]
0x72CA	0x6800    LDR	R0, [R0, #0]
0x72CC	0xF0400103  ORR	R1, R0, #3
0x72D0	0x4880    LDR	R0, [PC, #512]
0x72D2	0x6001    STR	R1, [R0, #0]
0x72D4	0xE01C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC242
L___Lib_System_4XXHS_InitialSetUpRCCRCC241:
;__Lib_System_4XXHS.c, 504 :: 		
; Fosc_kHz start address is: 24 (R6)
0x72D6	0xF64E2060  MOVW	R0, #60000
0x72DA	0x4286    CMP	R6, R0
0x72DC	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 505 :: 		
0x72DE	0x487D    LDR	R0, [PC, #500]
0x72E0	0x6800    LDR	R0, [R0, #0]
0x72E2	0xF0400102  ORR	R1, R0, #2
0x72E6	0x487B    LDR	R0, [PC, #492]
0x72E8	0x6001    STR	R1, [R0, #0]
0x72EA	0xE011    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC244
L___Lib_System_4XXHS_InitialSetUpRCCRCC243:
;__Lib_System_4XXHS.c, 506 :: 		
; Fosc_kHz start address is: 24 (R6)
0x72EC	0xF2475030  MOVW	R0, #30000
0x72F0	0x4286    CMP	R6, R0
0x72F2	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC245
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 507 :: 		
0x72F4	0x4877    LDR	R0, [PC, #476]
0x72F6	0x6800    LDR	R0, [R0, #0]
0x72F8	0xF0400101  ORR	R1, R0, #1
0x72FC	0x4875    LDR	R0, [PC, #468]
0x72FE	0x6001    STR	R1, [R0, #0]
0x7300	0xE006    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC246
L___Lib_System_4XXHS_InitialSetUpRCCRCC245:
;__Lib_System_4XXHS.c, 509 :: 		
0x7302	0x4874    LDR	R0, [PC, #464]
0x7304	0x6801    LDR	R1, [R0, #0]
0x7306	0xF06F000F  MVN	R0, #15
0x730A	0x4001    ANDS	R1, R0
0x730C	0x4871    LDR	R0, [PC, #452]
0x730E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XXHS_InitialSetUpRCCRCC246:
L___Lib_System_4XXHS_InitialSetUpRCCRCC244:
L___Lib_System_4XXHS_InitialSetUpRCCRCC242:
L___Lib_System_4XXHS_InitialSetUpRCCRCC240:
L___Lib_System_4XXHS_InitialSetUpRCCRCC238:
;__Lib_System_4XXHS.c, 510 :: 		
0x7310	0xE13C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC247
L___Lib_System_4XXHS_InitialSetUpRCCRCC236:
;__Lib_System_4XXHS.c, 511 :: 		
; Fosc_kHz start address is: 24 (R6)
; ulVOLTAGE_RANGE start address is: 20 (R5)
0x7312	0x2D02    CMP	R5, #2
0x7314	0xF0408050  BNE	L___Lib_System_4XXHS_InitialSetUpRCCRCC248
; ulVOLTAGE_RANGE end address is: 20 (R5)
;__Lib_System_4XXHS.c, 512 :: 		
0x7318	0x4871    LDR	R0, [PC, #452]
0x731A	0x4286    CMP	R6, R0
0x731C	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 513 :: 		
0x731E	0x486D    LDR	R0, [PC, #436]
0x7320	0x6800    LDR	R0, [R0, #0]
0x7322	0xF0400107  ORR	R1, R0, #7
0x7326	0x486B    LDR	R0, [PC, #428]
0x7328	0x6001    STR	R1, [R0, #0]
0x732A	0xE044    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC250
L___Lib_System_4XXHS_InitialSetUpRCCRCC249:
;__Lib_System_4XXHS.c, 514 :: 		
; Fosc_kHz start address is: 24 (R6)
0x732C	0x486D    LDR	R0, [PC, #436]
0x732E	0x4286    CMP	R6, R0
0x7330	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 515 :: 		
0x7332	0x4868    LDR	R0, [PC, #416]
0x7334	0x6800    LDR	R0, [R0, #0]
0x7336	0xF0400106  ORR	R1, R0, #6
0x733A	0x4866    LDR	R0, [PC, #408]
0x733C	0x6001    STR	R1, [R0, #0]
0x733E	0xE03A    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC252
L___Lib_System_4XXHS_InitialSetUpRCCRCC251:
;__Lib_System_4XXHS.c, 516 :: 		
; Fosc_kHz start address is: 24 (R6)
0x7340	0x4865    LDR	R0, [PC, #404]
0x7342	0x4286    CMP	R6, R0
0x7344	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 517 :: 		
0x7346	0x4863    LDR	R0, [PC, #396]
0x7348	0x6800    LDR	R0, [R0, #0]
0x734A	0xF0400105  ORR	R1, R0, #5
0x734E	0x4861    LDR	R0, [PC, #388]
0x7350	0x6001    STR	R1, [R0, #0]
0x7352	0xE030    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC254
L___Lib_System_4XXHS_InitialSetUpRCCRCC253:
;__Lib_System_4XXHS.c, 518 :: 		
; Fosc_kHz start address is: 24 (R6)
0x7354	0x4864    LDR	R0, [PC, #400]
0x7356	0x4286    CMP	R6, R0
0x7358	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 519 :: 		
0x735A	0x485E    LDR	R0, [PC, #376]
0x735C	0x6800    LDR	R0, [R0, #0]
0x735E	0xF0400104  ORR	R1, R0, #4
0x7362	0x485C    LDR	R0, [PC, #368]
0x7364	0x6001    STR	R1, [R0, #0]
0x7366	0xE026    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC256
L___Lib_System_4XXHS_InitialSetUpRCCRCC255:
;__Lib_System_4XXHS.c, 520 :: 		
; Fosc_kHz start address is: 24 (R6)
0x7368	0x4860    LDR	R0, [PC, #384]
0x736A	0x4286    CMP	R6, R0
0x736C	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 521 :: 		
0x736E	0x4859    LDR	R0, [PC, #356]
0x7370	0x6800    LDR	R0, [R0, #0]
0x7372	0xF0400103  ORR	R1, R0, #3
0x7376	0x4857    LDR	R0, [PC, #348]
0x7378	0x6001    STR	R1, [R0, #0]
0x737A	0xE01C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC258
L___Lib_System_4XXHS_InitialSetUpRCCRCC257:
;__Lib_System_4XXHS.c, 522 :: 		
; Fosc_kHz start address is: 24 (R6)
0x737C	0xF64B3080  MOVW	R0, #48000
0x7380	0x4286    CMP	R6, R0
0x7382	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC259
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 523 :: 		
0x7384	0x4853    LDR	R0, [PC, #332]
0x7386	0x6800    LDR	R0, [R0, #0]
0x7388	0xF0400102  ORR	R1, R0, #2
0x738C	0x4851    LDR	R0, [PC, #324]
0x738E	0x6001    STR	R1, [R0, #0]
0x7390	0xE011    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC260
L___Lib_System_4XXHS_InitialSetUpRCCRCC259:
;__Lib_System_4XXHS.c, 524 :: 		
; Fosc_kHz start address is: 24 (R6)
0x7392	0xF64550C0  MOVW	R0, #24000
0x7396	0x4286    CMP	R6, R0
0x7398	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 525 :: 		
0x739A	0x484E    LDR	R0, [PC, #312]
0x739C	0x6800    LDR	R0, [R0, #0]
0x739E	0xF0400101  ORR	R1, R0, #1
0x73A2	0x484C    LDR	R0, [PC, #304]
0x73A4	0x6001    STR	R1, [R0, #0]
0x73A6	0xE006    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC262
L___Lib_System_4XXHS_InitialSetUpRCCRCC261:
;__Lib_System_4XXHS.c, 527 :: 		
0x73A8	0x484A    LDR	R0, [PC, #296]
0x73AA	0x6801    LDR	R1, [R0, #0]
0x73AC	0xF06F000F  MVN	R0, #15
0x73B0	0x4001    ANDS	R1, R0
0x73B2	0x4848    LDR	R0, [PC, #288]
0x73B4	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XXHS_InitialSetUpRCCRCC262:
L___Lib_System_4XXHS_InitialSetUpRCCRCC260:
L___Lib_System_4XXHS_InitialSetUpRCCRCC258:
L___Lib_System_4XXHS_InitialSetUpRCCRCC256:
L___Lib_System_4XXHS_InitialSetUpRCCRCC254:
L___Lib_System_4XXHS_InitialSetUpRCCRCC252:
L___Lib_System_4XXHS_InitialSetUpRCCRCC250:
;__Lib_System_4XXHS.c, 528 :: 		
0x73B6	0xE0E9    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC263
L___Lib_System_4XXHS_InitialSetUpRCCRCC248:
;__Lib_System_4XXHS.c, 529 :: 		
; Fosc_kHz start address is: 24 (R6)
; ulVOLTAGE_RANGE start address is: 20 (R5)
0x73B8	0x2D01    CMP	R5, #1
0x73BA	0xF040805A  BNE	L___Lib_System_4XXHS_InitialSetUpRCCRCC264
; ulVOLTAGE_RANGE end address is: 20 (R5)
;__Lib_System_4XXHS.c, 530 :: 		
0x73BE	0x484C    LDR	R0, [PC, #304]
0x73C0	0x4286    CMP	R6, R0
0x73C2	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 531 :: 		
0x73C4	0x4843    LDR	R0, [PC, #268]
0x73C6	0x6800    LDR	R0, [R0, #0]
0x73C8	0xF0400108  ORR	R1, R0, #8
0x73CC	0x4841    LDR	R0, [PC, #260]
0x73CE	0x6001    STR	R1, [R0, #0]
0x73D0	0xE04E    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC266
L___Lib_System_4XXHS_InitialSetUpRCCRCC265:
;__Lib_System_4XXHS.c, 532 :: 		
; Fosc_kHz start address is: 24 (R6)
0x73D2	0x4848    LDR	R0, [PC, #288]
0x73D4	0x4286    CMP	R6, R0
0x73D6	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 533 :: 		
0x73D8	0x483E    LDR	R0, [PC, #248]
0x73DA	0x6800    LDR	R0, [R0, #0]
0x73DC	0xF0400107  ORR	R1, R0, #7
0x73E0	0x483C    LDR	R0, [PC, #240]
0x73E2	0x6001    STR	R1, [R0, #0]
0x73E4	0xE044    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC268
L___Lib_System_4XXHS_InitialSetUpRCCRCC267:
;__Lib_System_4XXHS.c, 534 :: 		
; Fosc_kHz start address is: 24 (R6)
0x73E6	0x4844    LDR	R0, [PC, #272]
0x73E8	0x4286    CMP	R6, R0
0x73EA	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 535 :: 		
0x73EC	0x4839    LDR	R0, [PC, #228]
0x73EE	0x6800    LDR	R0, [R0, #0]
0x73F0	0xF0400106  ORR	R1, R0, #6
0x73F4	0x4837    LDR	R0, [PC, #220]
0x73F6	0x6001    STR	R1, [R0, #0]
0x73F8	0xE03A    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC270
L___Lib_System_4XXHS_InitialSetUpRCCRCC269:
;__Lib_System_4XXHS.c, 536 :: 		
; Fosc_kHz start address is: 24 (R6)
0x73FA	0x4840    LDR	R0, [PC, #256]
0x73FC	0x4286    CMP	R6, R0
0x73FE	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 537 :: 		
0x7400	0x4834    LDR	R0, [PC, #208]
0x7402	0x6800    LDR	R0, [R0, #0]
0x7404	0xF0400105  ORR	R1, R0, #5
0x7408	0x4832    LDR	R0, [PC, #200]
0x740A	0x6001    STR	R1, [R0, #0]
0x740C	0xE030    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC272
L___Lib_System_4XXHS_InitialSetUpRCCRCC271:
;__Lib_System_4XXHS.c, 538 :: 		
; Fosc_kHz start address is: 24 (R6)
0x740E	0x483C    LDR	R0, [PC, #240]
0x7410	0x4286    CMP	R6, R0
0x7412	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 539 :: 		
0x7414	0x482F    LDR	R0, [PC, #188]
0x7416	0x6800    LDR	R0, [R0, #0]
0x7418	0xF0400104  ORR	R1, R0, #4
0x741C	0x482D    LDR	R0, [PC, #180]
0x741E	0x6001    STR	R1, [R0, #0]
0x7420	0xE026    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC274
L___Lib_System_4XXHS_InitialSetUpRCCRCC273:
;__Lib_System_4XXHS.c, 540 :: 		
; Fosc_kHz start address is: 24 (R6)
0x7422	0x4838    LDR	R0, [PC, #224]
0x7424	0x4286    CMP	R6, R0
0x7426	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC275
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 541 :: 		
0x7428	0x482A    LDR	R0, [PC, #168]
0x742A	0x6800    LDR	R0, [R0, #0]
0x742C	0xF0400103  ORR	R1, R0, #3
0x7430	0x4828    LDR	R0, [PC, #160]
0x7432	0x6001    STR	R1, [R0, #0]
0x7434	0xE01C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC276
L___Lib_System_4XXHS_InitialSetUpRCCRCC275:
;__Lib_System_4XXHS.c, 542 :: 		
; Fosc_kHz start address is: 24 (R6)
0x7436	0xF64A30E0  MOVW	R0, #44000
0x743A	0x4286    CMP	R6, R0
0x743C	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 543 :: 		
0x743E	0x4825    LDR	R0, [PC, #148]
0x7440	0x6800    LDR	R0, [R0, #0]
0x7442	0xF0400102  ORR	R1, R0, #2
0x7446	0x4823    LDR	R0, [PC, #140]
0x7448	0x6001    STR	R1, [R0, #0]
0x744A	0xE011    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC278
L___Lib_System_4XXHS_InitialSetUpRCCRCC277:
;__Lib_System_4XXHS.c, 544 :: 		
; Fosc_kHz start address is: 24 (R6)
0x744C	0xF24550F0  MOVW	R0, #22000
0x7450	0x4286    CMP	R6, R0
0x7452	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 545 :: 		
0x7454	0x481F    LDR	R0, [PC, #124]
0x7456	0x6800    LDR	R0, [R0, #0]
0x7458	0xF0400101  ORR	R1, R0, #1
0x745C	0x481D    LDR	R0, [PC, #116]
0x745E	0x6001    STR	R1, [R0, #0]
0x7460	0xE006    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC280
L___Lib_System_4XXHS_InitialSetUpRCCRCC279:
;__Lib_System_4XXHS.c, 547 :: 		
0x7462	0x481C    LDR	R0, [PC, #112]
0x7464	0x6801    LDR	R1, [R0, #0]
0x7466	0xF06F000F  MVN	R0, #15
0x746A	0x4001    ANDS	R1, R0
0x746C	0x4819    LDR	R0, [PC, #100]
0x746E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XXHS_InitialSetUpRCCRCC280:
L___Lib_System_4XXHS_InitialSetUpRCCRCC278:
L___Lib_System_4XXHS_InitialSetUpRCCRCC276:
L___Lib_System_4XXHS_InitialSetUpRCCRCC274:
L___Lib_System_4XXHS_InitialSetUpRCCRCC272:
L___Lib_System_4XXHS_InitialSetUpRCCRCC270:
L___Lib_System_4XXHS_InitialSetUpRCCRCC268:
L___Lib_System_4XXHS_InitialSetUpRCCRCC266:
;__Lib_System_4XXHS.c, 548 :: 		
0x7470	0xE08C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC281
L___Lib_System_4XXHS_InitialSetUpRCCRCC264:
;__Lib_System_4XXHS.c, 549 :: 		
; Fosc_kHz start address is: 24 (R6)
; ulVOLTAGE_RANGE start address is: 20 (R5)
0x7472	0x2D00    CMP	R5, #0
0x7474	0xF040808A  BNE	L___Lib_System_4XXHS_InitialSetUpRCCRCC282
; ulVOLTAGE_RANGE end address is: 20 (R5)
;__Lib_System_4XXHS.c, 550 :: 		
0x7478	0x4823    LDR	R0, [PC, #140]
0x747A	0x4286    CMP	R6, R0
0x747C	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 551 :: 		
0x747E	0x4815    LDR	R0, [PC, #84]
0x7480	0x6800    LDR	R0, [R0, #0]
0x7482	0xF0400108  ORR	R1, R0, #8
0x7486	0x4813    LDR	R0, [PC, #76]
0x7488	0x6001    STR	R1, [R0, #0]
0x748A	0xE07F    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC284
L___Lib_System_4XXHS_InitialSetUpRCCRCC283:
;__Lib_System_4XXHS.c, 552 :: 		
; Fosc_kHz start address is: 24 (R6)
0x748C	0x481F    LDR	R0, [PC, #124]
0x748E	0x4286    CMP	R6, R0
0x7490	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 553 :: 		
0x7492	0x4810    LDR	R0, [PC, #64]
0x7494	0x6800    LDR	R0, [R0, #0]
0x7496	0xF0400107  ORR	R1, R0, #7
0x749A	0x480E    LDR	R0, [PC, #56]
0x749C	0x6001    STR	R1, [R0, #0]
0x749E	0xE075    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC286
L___Lib_System_4XXHS_InitialSetUpRCCRCC285:
;__Lib_System_4XXHS.c, 554 :: 		
; Fosc_kHz start address is: 24 (R6)
0x74A0	0x480D    LDR	R0, [PC, #52]
0x74A2	0x4286    CMP	R6, R0
0x74A4	0xD936    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 555 :: 		
0x74A6	0x480B    LDR	R0, [PC, #44]
0x74A8	0x6800    LDR	R0, [R0, #0]
0x74AA	0xF0400106  ORR	R1, R0, #6
0x74AE	0x4809    LDR	R0, [PC, #36]
0x74B0	0xF000B82E  B	#92
0x74B4	0x00810000  	#129
0x74B8	0x00102400  	#603979792
0x74BC	0x00000000  	#0
0x74C0	0x00030000  	#3
0x74C4	0x3E800000  	#16000
0x74C8	0x80204247  	FLASH_ACR+0
0x74CC	0x80244247  	FLASH_ACR+0
0x74D0	0x49F00002  	#150000
0x74D4	0x3C004002  	FLASH_ACR+0
0x74D8	0xD4C00001  	#120000
0x74DC	0x5F900001  	#90000
0x74E0	0x90400002  	#168000
0x74E4	0x32800002  	#144000
0x74E8	0x77000001  	#96000
0x74EC	0x19400001  	#72000
0x74F0	0xAF800002  	#176000
0x74F4	0x59900002  	#154000
0x74F8	0x03A00002  	#132000
0x74FC	0xADB00001  	#110000
0x7500	0x57C00001  	#88000
0x7504	0x01D00001  	#66000
0x7508	0x71000002  	#160000
0x750C	0x22E00002  	#140000
0x7510	0x6001    STR	R1, [R0, #0]
0x7512	0xE03B    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC288
L___Lib_System_4XXHS_InitialSetUpRCCRCC287:
;__Lib_System_4XXHS.c, 556 :: 		
; Fosc_kHz start address is: 24 (R6)
0x7514	0x4841    LDR	R0, [PC, #260]
0x7516	0x4286    CMP	R6, R0
0x7518	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC289
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 557 :: 		
0x751A	0x4841    LDR	R0, [PC, #260]
0x751C	0x6800    LDR	R0, [R0, #0]
0x751E	0xF0400105  ORR	R1, R0, #5
0x7522	0x483F    LDR	R0, [PC, #252]
0x7524	0x6001    STR	R1, [R0, #0]
0x7526	0xE031    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC290
L___Lib_System_4XXHS_InitialSetUpRCCRCC289:
;__Lib_System_4XXHS.c, 558 :: 		
; Fosc_kHz start address is: 24 (R6)
0x7528	0x483E    LDR	R0, [PC, #248]
0x752A	0x4286    CMP	R6, R0
0x752C	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC291
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 559 :: 		
0x752E	0x483C    LDR	R0, [PC, #240]
0x7530	0x6800    LDR	R0, [R0, #0]
0x7532	0xF0400104  ORR	R1, R0, #4
0x7536	0x483A    LDR	R0, [PC, #232]
0x7538	0x6001    STR	R1, [R0, #0]
0x753A	0xE027    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC292
L___Lib_System_4XXHS_InitialSetUpRCCRCC291:
;__Lib_System_4XXHS.c, 560 :: 		
; Fosc_kHz start address is: 24 (R6)
0x753C	0xF64E2060  MOVW	R0, #60000
0x7540	0x4286    CMP	R6, R0
0x7542	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC293
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 561 :: 		
0x7544	0x4836    LDR	R0, [PC, #216]
0x7546	0x6800    LDR	R0, [R0, #0]
0x7548	0xF0400103  ORR	R1, R0, #3
0x754C	0x4834    LDR	R0, [PC, #208]
0x754E	0x6001    STR	R1, [R0, #0]
0x7550	0xE01C    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC294
L___Lib_System_4XXHS_InitialSetUpRCCRCC293:
;__Lib_System_4XXHS.c, 562 :: 		
; Fosc_kHz start address is: 24 (R6)
0x7552	0xF6494040  MOVW	R0, #40000
0x7556	0x4286    CMP	R6, R0
0x7558	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC295
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 563 :: 		
0x755A	0x4831    LDR	R0, [PC, #196]
0x755C	0x6800    LDR	R0, [R0, #0]
0x755E	0xF0400102  ORR	R1, R0, #2
0x7562	0x482F    LDR	R0, [PC, #188]
0x7564	0x6001    STR	R1, [R0, #0]
0x7566	0xE011    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC296
L___Lib_System_4XXHS_InitialSetUpRCCRCC295:
;__Lib_System_4XXHS.c, 564 :: 		
; Fosc_kHz start address is: 24 (R6)
0x7568	0xF6446020  MOVW	R0, #20000
0x756C	0x4286    CMP	R6, R0
0x756E	0xD906    BLS	L___Lib_System_4XXHS_InitialSetUpRCCRCC297
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_4XXHS.c, 565 :: 		
0x7570	0x482B    LDR	R0, [PC, #172]
0x7572	0x6800    LDR	R0, [R0, #0]
0x7574	0xF0400101  ORR	R1, R0, #1
0x7578	0x4829    LDR	R0, [PC, #164]
0x757A	0x6001    STR	R1, [R0, #0]
0x757C	0xE006    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC298
L___Lib_System_4XXHS_InitialSetUpRCCRCC297:
;__Lib_System_4XXHS.c, 567 :: 		
0x757E	0x4828    LDR	R0, [PC, #160]
0x7580	0x6801    LDR	R1, [R0, #0]
0x7582	0xF06F000F  MVN	R0, #15
0x7586	0x4001    ANDS	R1, R0
0x7588	0x4825    LDR	R0, [PC, #148]
0x758A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XXHS_InitialSetUpRCCRCC298:
L___Lib_System_4XXHS_InitialSetUpRCCRCC296:
L___Lib_System_4XXHS_InitialSetUpRCCRCC294:
L___Lib_System_4XXHS_InitialSetUpRCCRCC292:
L___Lib_System_4XXHS_InitialSetUpRCCRCC290:
L___Lib_System_4XXHS_InitialSetUpRCCRCC288:
L___Lib_System_4XXHS_InitialSetUpRCCRCC286:
L___Lib_System_4XXHS_InitialSetUpRCCRCC284:
;__Lib_System_4XXHS.c, 568 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC282:
L___Lib_System_4XXHS_InitialSetUpRCCRCC281:
L___Lib_System_4XXHS_InitialSetUpRCCRCC263:
L___Lib_System_4XXHS_InitialSetUpRCCRCC247:
;__Lib_System_4XXHS.c, 571 :: 		
0x758C	0xF7FFF9E0  BL	__Lib_System_4XXHS_EnableOverdriveMode+0
;__Lib_System_4XXHS.c, 573 :: 		
0x7590	0x4825    LDR	R0, [PC, #148]
0x7592	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XXHS.c, 574 :: 		
0x7594	0x4825    LDR	R0, [PC, #148]
0x7596	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XXHS.c, 575 :: 		
0x7598	0x4825    LDR	R0, [PC, #148]
0x759A	0xEA020100  AND	R1, R2, R0, LSL #0
0x759E	0x4825    LDR	R0, [PC, #148]
0x75A0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 577 :: 		
0x75A2	0xF0020001  AND	R0, R2, #1
0x75A6	0xB140    CBZ	R0, L___Lib_System_4XXHS_InitialSetUpRCCRCC2110
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x75A8	0x4621    MOV	R1, R4
;__Lib_System_4XXHS.c, 578 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x75AA	0x4822    LDR	R0, [PC, #136]
0x75AC	0x6800    LDR	R0, [R0, #0]
0x75AE	0xF0000002  AND	R0, R0, #2
0x75B2	0x2800    CMP	R0, #0
0x75B4	0xD100    BNE	L___Lib_System_4XXHS_InitialSetUpRCCRCC2101
;__Lib_System_4XXHS.c, 579 :: 		
0x75B6	0xE7F8    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2100
L___Lib_System_4XXHS_InitialSetUpRCCRCC2101:
;__Lib_System_4XXHS.c, 580 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x75B8	0xE000    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC299
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XXHS_InitialSetUpRCCRCC2110:
;__Lib_System_4XXHS.c, 577 :: 		
0x75BA	0x4621    MOV	R1, R4
;__Lib_System_4XXHS.c, 580 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC299:
;__Lib_System_4XXHS.c, 582 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x75BC	0xF4023080  AND	R0, R2, #65536
0x75C0	0xB148    CBZ	R0, L___Lib_System_4XXHS_InitialSetUpRCCRCC2111
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XXHS.c, 583 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC2103:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x75C2	0x481C    LDR	R0, [PC, #112]
0x75C4	0x6800    LDR	R0, [R0, #0]
0x75C6	0xF4003000  AND	R0, R0, #131072
0x75CA	0xB900    CBNZ	R0, L___Lib_System_4XXHS_InitialSetUpRCCRCC2104
;__Lib_System_4XXHS.c, 584 :: 		
0x75CC	0xE7F9    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2103
L___Lib_System_4XXHS_InitialSetUpRCCRCC2104:
;__Lib_System_4XXHS.c, 585 :: 		
0x75CE	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x75D0	0x460A    MOV	R2, R1
0x75D2	0x9901    LDR	R1, [SP, #4]
0x75D4	0xE002    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2102
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XXHS_InitialSetUpRCCRCC2111:
;__Lib_System_4XXHS.c, 582 :: 		
0x75D6	0x9101    STR	R1, [SP, #4]
0x75D8	0x4611    MOV	R1, R2
0x75DA	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XXHS.c, 585 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC2102:
;__Lib_System_4XXHS.c, 587 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x75DC	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x75E0	0xB170    CBZ	R0, L___Lib_System_4XXHS_InitialSetUpRCCRCC2112
;__Lib_System_4XXHS.c, 588 :: 		
0x75E2	0x4814    LDR	R0, [PC, #80]
0x75E4	0x6800    LDR	R0, [R0, #0]
0x75E6	0xF0407180  ORR	R1, R0, #16777216
0x75EA	0x4812    LDR	R0, [PC, #72]
0x75EC	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x75EE	0x4611    MOV	R1, R2
;__Lib_System_4XXHS.c, 589 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC2106:
; ulRCC_CFGR start address is: 4 (R1)
0x75F0	0x4810    LDR	R0, [PC, #64]
0x75F2	0x6800    LDR	R0, [R0, #0]
0x75F4	0xF0007000  AND	R0, R0, #33554432
0x75F8	0xB900    CBNZ	R0, L___Lib_System_4XXHS_InitialSetUpRCCRCC2107
;__Lib_System_4XXHS.c, 590 :: 		
0x75FA	0xE7F9    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2106
L___Lib_System_4XXHS_InitialSetUpRCCRCC2107:
;__Lib_System_4XXHS.c, 591 :: 		
0x75FC	0x460A    MOV	R2, R1
0x75FE	0xE7FF    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2105
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XXHS_InitialSetUpRCCRCC2112:
;__Lib_System_4XXHS.c, 587 :: 		
;__Lib_System_4XXHS.c, 591 :: 		
L___Lib_System_4XXHS_InitialSetUpRCCRCC2105:
;__Lib_System_4XXHS.c, 594 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XXHS_InitialSetUpRCCRCC2108:
; ulRCC_CFGR start address is: 8 (R2)
0x7600	0x480A    LDR	R0, [PC, #40]
0x7602	0x6800    LDR	R0, [R0, #0]
0x7604	0xF000010C  AND	R1, R0, #12
0x7608	0x0090    LSLS	R0, R2, #2
0x760A	0xF000000C  AND	R0, R0, #12
0x760E	0x4281    CMP	R1, R0
0x7610	0xD000    BEQ	L___Lib_System_4XXHS_InitialSetUpRCCRCC2109
;__Lib_System_4XXHS.c, 595 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x7612	0xE7F5    B	L___Lib_System_4XXHS_InitialSetUpRCCRCC2108
L___Lib_System_4XXHS_InitialSetUpRCCRCC2109:
;__Lib_System_4XXHS.c, 596 :: 		
L_end_InitialSetUpRCCRCC2:
0x7614	0xF8DDE000  LDR	LR, [SP, #0]
0x7618	0xB002    ADD	SP, SP, #8
0x761A	0x4770    BX	LR
0x761C	0x86A00001  	#100000
0x7620	0x3C004002  	FLASH_ACR+0
0x7624	0x38800001  	#80000
0x7628	0x38044002  	RCC_PLLCFGR+0
0x762C	0x38084002  	RCC_CFGR+0
0x7630	0xFFFF000F  	#1048575
0x7634	0x38004002  	RCC_CR+0
; end of __Lib_System_4XXHS_InitialSetUpRCCRCC2
__Lib_System_4XXHS_SystemClockSetDefault:
;__Lib_System_4XXHS.c, 440 :: 		
0x69EC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 443 :: 		
0x69EE	0x480D    LDR	R0, [PC, #52]
0x69F0	0x6800    LDR	R0, [R0, #0]
0x69F2	0xF0400101  ORR	R1, R0, #1
0x69F6	0x480B    LDR	R0, [PC, #44]
0x69F8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 446 :: 		
0x69FA	0x2100    MOVS	R1, #0
0x69FC	0x480A    LDR	R0, [PC, #40]
0x69FE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 449 :: 		
0x6A00	0x4808    LDR	R0, [PC, #32]
0x6A02	0x6801    LDR	R1, [R0, #0]
0x6A04	0x4809    LDR	R0, [PC, #36]
0x6A06	0x4001    ANDS	R1, R0
0x6A08	0x4806    LDR	R0, [PC, #24]
0x6A0A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 452 :: 		
0x6A0C	0x4908    LDR	R1, [PC, #32]
0x6A0E	0x4809    LDR	R0, [PC, #36]
0x6A10	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 455 :: 		
0x6A12	0x4804    LDR	R0, [PC, #16]
0x6A14	0x6801    LDR	R1, [R0, #0]
0x6A16	0xF46F2080  MVN	R0, #262144
0x6A1A	0x4001    ANDS	R1, R0
0x6A1C	0x4801    LDR	R0, [PC, #4]
0x6A1E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 459 :: 		
L_end_SystemClockSetDefault:
0x6A20	0xB001    ADD	SP, SP, #4
0x6A22	0x4770    BX	LR
0x6A24	0x38004002  	RCC_CR+0
0x6A28	0x38084002  	RCC_CFGR+0
0x6A2C	0xFFFFFEF6  	#-17367041
0x6A30	0x30102400  	#603992080
0x6A34	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XXHS_SystemClockSetDefault
__Lib_System_4XXHS_EnableOverdriveMode:
;__Lib_System_4XXHS.c, 467 :: 		
0x6950	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 469 :: 		
0x6952	0x2101    MOVS	R1, #1
0x6954	0xB249    SXTB	R1, R1
0x6956	0x480E    LDR	R0, [PC, #56]
0x6958	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 472 :: 		
0x695A	0x480E    LDR	R0, [PC, #56]
0x695C	0x6800    LDR	R0, [R0, #0]
0x695E	0xF4403180  ORR	R1, R0, #65536
0x6962	0x480C    LDR	R0, [PC, #48]
0x6964	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 474 :: 		
L___Lib_System_4XXHS_EnableOverdriveMode32:
0x6966	0x480C    LDR	R0, [PC, #48]
0x6968	0x6800    LDR	R0, [R0, #0]
0x696A	0xF4003080  AND	R0, R0, #65536
0x696E	0xB900    CBNZ	R0, L___Lib_System_4XXHS_EnableOverdriveMode33
;__Lib_System_4XXHS.c, 475 :: 		
0x6970	0xE7F9    B	L___Lib_System_4XXHS_EnableOverdriveMode32
L___Lib_System_4XXHS_EnableOverdriveMode33:
;__Lib_System_4XXHS.c, 477 :: 		
0x6972	0x4808    LDR	R0, [PC, #32]
0x6974	0x6800    LDR	R0, [R0, #0]
0x6976	0xF4403100  ORR	R1, R0, #131072
0x697A	0x4806    LDR	R0, [PC, #24]
0x697C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 479 :: 		
L___Lib_System_4XXHS_EnableOverdriveMode34:
0x697E	0x4806    LDR	R0, [PC, #24]
0x6980	0x6800    LDR	R0, [R0, #0]
0x6982	0xF4003000  AND	R0, R0, #131072
0x6986	0xB900    CBNZ	R0, L___Lib_System_4XXHS_EnableOverdriveMode35
;__Lib_System_4XXHS.c, 480 :: 		
0x6988	0xE7F9    B	L___Lib_System_4XXHS_EnableOverdriveMode34
L___Lib_System_4XXHS_EnableOverdriveMode35:
;__Lib_System_4XXHS.c, 481 :: 		
L_end_EnableOverdriveMode:
0x698A	0xB001    ADD	SP, SP, #4
0x698C	0x4770    BX	LR
0x698E	0xBF00    NOP
0x6990	0x08704247  	RCC_APB1ENR+0
0x6994	0x70004000  	PWR_CR+0
0x6998	0x70044000  	PWR_CSR+0
; end of __Lib_System_4XXHS_EnableOverdriveMode
__Lib_System_4XXHS_InitialSetUpFosc:
;__Lib_System_4XXHS.c, 378 :: 		
0x71F8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 379 :: 		
0x71FA	0x4904    LDR	R1, [PC, #16]
0x71FC	0x4804    LDR	R0, [PC, #16]
0x71FE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 380 :: 		
0x7200	0x4904    LDR	R1, [PC, #16]
0x7202	0x4805    LDR	R0, [PC, #20]
0x7204	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 381 :: 		
L_end_InitialSetUpFosc:
0x7206	0xB001    ADD	SP, SP, #4
0x7208	0x4770    BX	LR
0x720A	0xBF00    NOP
0x720C	0x3E800000  	#16000
0x7210	0x07042000  	___System_CLOCK_IN_KHZ+0
0x7214	0x00030000  	#3
0x7218	0x07082000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XXHS_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XXHS.c, 323 :: 		
0x71F0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 324 :: 		
L___GenExcept28:
0x71F2	0xE7FE    B	L___GenExcept28
;__Lib_System_4XXHS.c, 325 :: 		
L_end___GenExcept:
0x71F4	0xB001    ADD	SP, SP, #4
0x71F6	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XXHS.c, 356 :: 		
0x71C4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XXHS.c, 359 :: 		
0x71C6	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XXHS.c, 360 :: 		
0x71CA	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XXHS.c, 362 :: 		
0x71CE	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 364 :: 		
0x71D0	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XXHS.c, 366 :: 		
0x71D4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XXHS.c, 368 :: 		
0x71D6	0xBF00    NOP
;__Lib_System_4XXHS.c, 369 :: 		
0x71D8	0xBF00    NOP
;__Lib_System_4XXHS.c, 370 :: 		
0x71DA	0xBF00    NOP
;__Lib_System_4XXHS.c, 371 :: 		
0x71DC	0xBF00    NOP
;__Lib_System_4XXHS.c, 373 :: 		
0x71DE	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XXHS.c, 374 :: 		
0x71E2	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XXHS.c, 375 :: 		
0x71E6	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XXHS.c, 376 :: 		
L_end___EnableFPU:
0x71EA	0xB001    ADD	SP, SP, #4
0x71EC	0x4770    BX	LR
; end of ___EnableFPU
0x7FF4	0xB500    PUSH	(R14)
0x7FF6	0xF8DFB014  LDR	R11, [PC, #20]
0x7FFA	0xF8DFA014  LDR	R10, [PC, #20]
0x7FFE	0xF8DFC014  LDR	R12, [PC, #20]
0x8002	0xF7FEFCCB  BL	27036
0x8006	0xBD00    POP	(R15)
0x8008	0x4770    BX	LR
0x800A	0xBF00    NOP
0x800C	0x00002000  	#536870912
0x8010	0x00C02000  	#536871104
0x8014	0x7EB00000  	#32432
0x8074	0xB500    PUSH	(R14)
0x8076	0xF8DFB010  LDR	R11, [PC, #16]
0x807A	0xF8DFA010  LDR	R10, [PC, #16]
0x807E	0xF7FEFC97  BL	27056
0x8082	0xBD00    POP	(R15)
0x8084	0x4770    BX	LR
0x8086	0xBF00    NOP
0x8088	0x00002000  	#536870912
0x808C	0x07542000  	#536872788
;DSP_Entrega1_SD.c,103 :: _Screen5_Images [4]
0x2DDC	0x20000160 ;_Screen5_Images+0
; end of _Screen5_Images
;DSP_Entrega1_SD.c,91 :: _Screen2_Images [4]
0x3204	0x200000E8 ;_Screen2_Images+0
; end of _Screen2_Images
;DSP_Entrega1_SD.c,87 :: _Screen1_Images [4]
0x32B4	0x200000C0 ;_Screen1_Images+0
; end of _Screen1_Images
;DSP_Entrega1_SD.c,99 :: _Screen4_Images [4]
0x70FC	0x20000138 ;_Screen4_Images+0
; end of _Screen4_Images
;__Lib_TFT.c,4313 :: _TFT_defaultFont [2168]
0x7638	0x00200000 ;_TFT_defaultFont+0
0x763C	0x0010007F ;_TFT_defaultFont+4
0x7640	0x00018801 ;_TFT_defaultFont+8
0x7644	0x00019803 ;_TFT_defaultFont+12
0x7648	0x0001A805 ;_TFT_defaultFont+16
0x764C	0x0001B808 ;_TFT_defaultFont+20
0x7650	0x0001C807 ;_TFT_defaultFont+24
0x7654	0x0001D80D ;_TFT_defaultFont+28
0x7658	0x0001F80A ;_TFT_defaultFont+32
0x765C	0x00021803 ;_TFT_defaultFont+36
0x7660	0x00022805 ;_TFT_defaultFont+40
0x7664	0x00023805 ;_TFT_defaultFont+44
0x7668	0x00024807 ;_TFT_defaultFont+48
0x766C	0x00025809 ;_TFT_defaultFont+52
0x7670	0x00027803 ;_TFT_defaultFont+56
0x7674	0x00028805 ;_TFT_defaultFont+60
0x7678	0x00029803 ;_TFT_defaultFont+64
0x767C	0x0002A806 ;_TFT_defaultFont+68
0x7680	0x0002B807 ;_TFT_defaultFont+72
0x7684	0x0002C807 ;_TFT_defaultFont+76
0x7688	0x0002D807 ;_TFT_defaultFont+80
0x768C	0x0002E807 ;_TFT_defaultFont+84
0x7690	0x0002F807 ;_TFT_defaultFont+88
0x7694	0x00030807 ;_TFT_defaultFont+92
0x7698	0x00031807 ;_TFT_defaultFont+96
0x769C	0x00032807 ;_TFT_defaultFont+100
0x76A0	0x00033807 ;_TFT_defaultFont+104
0x76A4	0x00034807 ;_TFT_defaultFont+108
0x76A8	0x00035803 ;_TFT_defaultFont+112
0x76AC	0x00036803 ;_TFT_defaultFont+116
0x76B0	0x00037809 ;_TFT_defaultFont+120
0x76B4	0x00039809 ;_TFT_defaultFont+124
0x76B8	0x0003B809 ;_TFT_defaultFont+128
0x76BC	0x0003D806 ;_TFT_defaultFont+132
0x76C0	0x0003E809 ;_TFT_defaultFont+136
0x76C4	0x00040809 ;_TFT_defaultFont+140
0x76C8	0x00042807 ;_TFT_defaultFont+144
0x76CC	0x00043807 ;_TFT_defaultFont+148
0x76D0	0x00044808 ;_TFT_defaultFont+152
0x76D4	0x00045806 ;_TFT_defaultFont+156
0x76D8	0x00046806 ;_TFT_defaultFont+160
0x76DC	0x00047807 ;_TFT_defaultFont+164
0x76E0	0x00048808 ;_TFT_defaultFont+168
0x76E4	0x00049804 ;_TFT_defaultFont+172
0x76E8	0x0004A805 ;_TFT_defaultFont+176
0x76EC	0x0004B807 ;_TFT_defaultFont+180
0x76F0	0x0004C806 ;_TFT_defaultFont+184
0x76F4	0x0004D80A ;_TFT_defaultFont+188
0x76F8	0x0004F807 ;_TFT_defaultFont+192
0x76FC	0x00050808 ;_TFT_defaultFont+196
0x7700	0x00051807 ;_TFT_defaultFont+200
0x7704	0x00052808 ;_TFT_defaultFont+204
0x7708	0x00053808 ;_TFT_defaultFont+208
0x770C	0x00054807 ;_TFT_defaultFont+212
0x7710	0x00055806 ;_TFT_defaultFont+216
0x7714	0x00056807 ;_TFT_defaultFont+220
0x7718	0x00057808 ;_TFT_defaultFont+224
0x771C	0x0005880C ;_TFT_defaultFont+228
0x7720	0x0005A808 ;_TFT_defaultFont+232
0x7724	0x0005B808 ;_TFT_defaultFont+236
0x7728	0x0005C806 ;_TFT_defaultFont+240
0x772C	0x0005D805 ;_TFT_defaultFont+244
0x7730	0x0005E806 ;_TFT_defaultFont+248
0x7734	0x0005F805 ;_TFT_defaultFont+252
0x7738	0x00060809 ;_TFT_defaultFont+256
0x773C	0x00062808 ;_TFT_defaultFont+260
0x7740	0x00063805 ;_TFT_defaultFont+264
0x7744	0x00064807 ;_TFT_defaultFont+268
0x7748	0x00065807 ;_TFT_defaultFont+272
0x774C	0x00066806 ;_TFT_defaultFont+276
0x7750	0x00067807 ;_TFT_defaultFont+280
0x7754	0x00068807 ;_TFT_defaultFont+284
0x7758	0x00069805 ;_TFT_defaultFont+288
0x775C	0x0006A807 ;_TFT_defaultFont+292
0x7760	0x0006B807 ;_TFT_defaultFont+296
0x7764	0x0006C802 ;_TFT_defaultFont+300
0x7768	0x0006D803 ;_TFT_defaultFont+304
0x776C	0x0006E806 ;_TFT_defaultFont+308
0x7770	0x0006F802 ;_TFT_defaultFont+312
0x7774	0x0007080A ;_TFT_defaultFont+316
0x7778	0x00072807 ;_TFT_defaultFont+320
0x777C	0x00073807 ;_TFT_defaultFont+324
0x7780	0x00074807 ;_TFT_defaultFont+328
0x7784	0x00075807 ;_TFT_defaultFont+332
0x7788	0x00076805 ;_TFT_defaultFont+336
0x778C	0x00077806 ;_TFT_defaultFont+340
0x7790	0x00078805 ;_TFT_defaultFont+344
0x7794	0x00079807 ;_TFT_defaultFont+348
0x7798	0x0007A807 ;_TFT_defaultFont+352
0x779C	0x0007B80A ;_TFT_defaultFont+356
0x77A0	0x0007D806 ;_TFT_defaultFont+360
0x77A4	0x0007E807 ;_TFT_defaultFont+364
0x77A8	0x0007F806 ;_TFT_defaultFont+368
0x77AC	0x00080806 ;_TFT_defaultFont+372
0x77B0	0x00081804 ;_TFT_defaultFont+376
0x77B4	0x00082806 ;_TFT_defaultFont+380
0x77B8	0x0008380A ;_TFT_defaultFont+384
0x77BC	0x0008580B ;_TFT_defaultFont+388
0x77C0	0x00000000 ;_TFT_defaultFont+392
0x77C4	0x00000000 ;_TFT_defaultFont+396
0x77C8	0x00000000 ;_TFT_defaultFont+400
0x77CC	0x00000000 ;_TFT_defaultFont+404
0x77D0	0x00000000 ;_TFT_defaultFont+408
0x77D4	0x06060606 ;_TFT_defaultFont+412
0x77D8	0x06000606 ;_TFT_defaultFont+416
0x77DC	0x00000006 ;_TFT_defaultFont+420
0x77E0	0x1B000000 ;_TFT_defaultFont+424
0x77E4	0x001B1B1B ;_TFT_defaultFont+428
0x77E8	0x00000000 ;_TFT_defaultFont+432
0x77EC	0x00000000 ;_TFT_defaultFont+436
0x77F0	0x00000000 ;_TFT_defaultFont+440
0x77F4	0xFEFE4848 ;_TFT_defaultFont+444
0x77F8	0x127F7F24 ;_TFT_defaultFont+448
0x77FC	0x00000012 ;_TFT_defaultFont+452
0x7800	0x08080000 ;_TFT_defaultFont+456
0x7804	0x0B0B4B3E ;_TFT_defaultFont+460
0x7808	0x6968683E ;_TFT_defaultFont+464
0x780C	0x0008083E ;_TFT_defaultFont+468
0x7810	0x00000000 ;_TFT_defaultFont+472
0x7814	0x00000000 ;_TFT_defaultFont+476
0x7818	0x0233001E ;_TFT_defaultFont+480
0x781C	0x00B30133 ;_TFT_defaultFont+484
0x7820	0x19A00F5E ;_TFT_defaultFont+488
0x7824	0x19881990 ;_TFT_defaultFont+492
0x7828	0x00000F00 ;_TFT_defaultFont+496
0x782C	0x00000000 ;_TFT_defaultFont+500
0x7830	0x00000000 ;_TFT_defaultFont+504
0x7834	0x00000000 ;_TFT_defaultFont+508
0x7838	0x0066003C ;_TFT_defaultFont+512
0x783C	0x00660066 ;_TFT_defaultFont+516
0x7840	0x0366033C ;_TFT_defaultFont+520
0x7844	0x00C601C6 ;_TFT_defaultFont+524
0x7848	0x000003BC ;_TFT_defaultFont+528
0x784C	0x00000000 ;_TFT_defaultFont+532
0x7850	0x06000000 ;_TFT_defaultFont+536
0x7854	0x00060606 ;_TFT_defaultFont+540
0x7858	0x00000000 ;_TFT_defaultFont+544
0x785C	0x00000000 ;_TFT_defaultFont+548
0x7860	0x18000000 ;_TFT_defaultFont+552
0x7864	0x06060C0C ;_TFT_defaultFont+556
0x7868	0x06060606 ;_TFT_defaultFont+560
0x786C	0x180C0C06 ;_TFT_defaultFont+564
0x7870	0x06000000 ;_TFT_defaultFont+568
0x7874	0x18180C0C ;_TFT_defaultFont+572
0x7878	0x18181818 ;_TFT_defaultFont+576
0x787C	0x060C0C18 ;_TFT_defaultFont+580
0x7880	0x18000000 ;_TFT_defaultFont+584
0x7884	0x185A3C5A ;_TFT_defaultFont+588
0x7888	0x00000000 ;_TFT_defaultFont+592
0x788C	0x00000000 ;_TFT_defaultFont+596
0x7890	0x00000000 ;_TFT_defaultFont+600
0x7894	0x00000000 ;_TFT_defaultFont+604
0x7898	0x00200000 ;_TFT_defaultFont+608
0x789C	0x00200020 ;_TFT_defaultFont+612
0x78A0	0x002001FC ;_TFT_defaultFont+616
0x78A4	0x00200020 ;_TFT_defaultFont+620
0x78A8	0x00000000 ;_TFT_defaultFont+624
0x78AC	0x00000000 ;_TFT_defaultFont+628
0x78B0	0x00000000 ;_TFT_defaultFont+632
0x78B4	0x00000000 ;_TFT_defaultFont+636
0x78B8	0x06000000 ;_TFT_defaultFont+640
0x78BC	0x00030306 ;_TFT_defaultFont+644
0x78C0	0x00000000 ;_TFT_defaultFont+648
0x78C4	0x00000000 ;_TFT_defaultFont+652
0x78C8	0x0000001F ;_TFT_defaultFont+656
0x78CC	0x00000000 ;_TFT_defaultFont+660
0x78D0	0x00000000 ;_TFT_defaultFont+664
0x78D4	0x00000000 ;_TFT_defaultFont+668
0x78D8	0x06000000 ;_TFT_defaultFont+672
0x78DC	0x00000006 ;_TFT_defaultFont+676
0x78E0	0x20000000 ;_TFT_defaultFont+680
0x78E4	0x08101020 ;_TFT_defaultFont+684
0x78E8	0x02040408 ;_TFT_defaultFont+688
0x78EC	0x00010102 ;_TFT_defaultFont+692
0x78F0	0x00000000 ;_TFT_defaultFont+696
0x78F4	0x6363633E ;_TFT_defaultFont+700
0x78F8	0x63636363 ;_TFT_defaultFont+704
0x78FC	0x0000003E ;_TFT_defaultFont+708
0x7900	0x00000000 ;_TFT_defaultFont+712
0x7904	0x18181E18 ;_TFT_defaultFont+716
0x7908	0x18181818 ;_TFT_defaultFont+720
0x790C	0x0000007E ;_TFT_defaultFont+724
0x7910	0x00000000 ;_TFT_defaultFont+728
0x7914	0x6061613E ;_TFT_defaultFont+732
0x7918	0x060C1830 ;_TFT_defaultFont+736
0x791C	0x0000007F ;_TFT_defaultFont+740
0x7920	0x00000000 ;_TFT_defaultFont+744
0x7924	0x6060613E ;_TFT_defaultFont+748
0x7928	0x6160603C ;_TFT_defaultFont+752
0x792C	0x0000003E ;_TFT_defaultFont+756
0x7930	0x00000000 ;_TFT_defaultFont+760
0x7934	0x32343830 ;_TFT_defaultFont+764
0x7938	0x30307F31 ;_TFT_defaultFont+768
0x793C	0x00000030 ;_TFT_defaultFont+772
0x7940	0x00000000 ;_TFT_defaultFont+776
0x7944	0x3E06067E ;_TFT_defaultFont+780
0x7948	0x61606060 ;_TFT_defaultFont+784
0x794C	0x0000003E ;_TFT_defaultFont+788
0x7950	0x00000000 ;_TFT_defaultFont+792
0x7954	0x3F03063C ;_TFT_defaultFont+796
0x7958	0x63636363 ;_TFT_defaultFont+800
0x795C	0x0000003E ;_TFT_defaultFont+804
0x7960	0x00000000 ;_TFT_defaultFont+808
0x7964	0x3030607F ;_TFT_defaultFont+812
0x7968	0x0C0C1818 ;_TFT_defaultFont+816
0x796C	0x0000000C ;_TFT_defaultFont+820
0x7970	0x00000000 ;_TFT_defaultFont+824
0x7974	0x6363633E ;_TFT_defaultFont+828
0x7978	0x6363633E ;_TFT_defaultFont+832
0x797C	0x0000003E ;_TFT_defaultFont+836
0x7980	0x00000000 ;_TFT_defaultFont+840
0x7984	0x6363633E ;_TFT_defaultFont+844
0x7988	0x30607E63 ;_TFT_defaultFont+848
0x798C	0x0000001E ;_TFT_defaultFont+852
0x7990	0x00000000 ;_TFT_defaultFont+856
0x7994	0x06060000 ;_TFT_defaultFont+860
0x7998	0x06000000 ;_TFT_defaultFont+864
0x799C	0x00000006 ;_TFT_defaultFont+868
0x79A0	0x00000000 ;_TFT_defaultFont+872
0x79A4	0x06060000 ;_TFT_defaultFont+876
0x79A8	0x06000000 ;_TFT_defaultFont+880
0x79AC	0x00030306 ;_TFT_defaultFont+884
0x79B0	0x00000000 ;_TFT_defaultFont+888
0x79B4	0x00000000 ;_TFT_defaultFont+892
0x79B8	0x01800000 ;_TFT_defaultFont+896
0x79BC	0x00180060 ;_TFT_defaultFont+900
0x79C0	0x00060006 ;_TFT_defaultFont+904
0x79C4	0x00600018 ;_TFT_defaultFont+908
0x79C8	0x00000180 ;_TFT_defaultFont+912
0x79CC	0x00000000 ;_TFT_defaultFont+916
0x79D0	0x00000000 ;_TFT_defaultFont+920
0x79D4	0x00000000 ;_TFT_defaultFont+924
0x79D8	0x00000000 ;_TFT_defaultFont+928
0x79DC	0x000001FE ;_TFT_defaultFont+932
0x79E0	0x01FE0000 ;_TFT_defaultFont+936
0x79E4	0x00000000 ;_TFT_defaultFont+940
0x79E8	0x00000000 ;_TFT_defaultFont+944
0x79EC	0x00000000 ;_TFT_defaultFont+948
0x79F0	0x00000000 ;_TFT_defaultFont+952
0x79F4	0x00000000 ;_TFT_defaultFont+956
0x79F8	0x00060000 ;_TFT_defaultFont+960
0x79FC	0x00600018 ;_TFT_defaultFont+964
0x7A00	0x01800180 ;_TFT_defaultFont+968
0x7A04	0x00180060 ;_TFT_defaultFont+972
0x7A08	0x00000006 ;_TFT_defaultFont+976
0x7A0C	0x00000000 ;_TFT_defaultFont+980
0x7A10	0x00000000 ;_TFT_defaultFont+984
0x7A14	0x1830311E ;_TFT_defaultFont+988
0x7A18	0x0C000C0C ;_TFT_defaultFont+992
0x7A1C	0x0000000C ;_TFT_defaultFont+996
0x7A20	0x00000000 ;_TFT_defaultFont+1000
0x7A24	0x00000000 ;_TFT_defaultFont+1004
0x7A28	0x0082007C ;_TFT_defaultFont+1008
0x7A2C	0x016D0179 ;_TFT_defaultFont+1012
0x7A30	0x016D016D ;_TFT_defaultFont+1016
0x7A34	0x00D9016D ;_TFT_defaultFont+1020
0x7A38	0x00FC0002 ;_TFT_defaultFont+1024
0x7A3C	0x00000000 ;_TFT_defaultFont+1028
0x7A40	0x00000000 ;_TFT_defaultFont+1032
0x7A44	0x00000000 ;_TFT_defaultFont+1036
0x7A48	0x00380038 ;_TFT_defaultFont+1040
0x7A4C	0x006C006C ;_TFT_defaultFont+1044
0x7A50	0x00FE00C6 ;_TFT_defaultFont+1048
0x7A54	0x018300C6 ;_TFT_defaultFont+1052
0x7A58	0x00000183 ;_TFT_defaultFont+1056
0x7A5C	0x00000000 ;_TFT_defaultFont+1060
0x7A60	0x00000000 ;_TFT_defaultFont+1064
0x7A64	0x6363633F ;_TFT_defaultFont+1068
0x7A68	0x6363633F ;_TFT_defaultFont+1072
0x7A6C	0x0000003F ;_TFT_defaultFont+1076
0x7A70	0x00000000 ;_TFT_defaultFont+1080
0x7A74	0x0343433E ;_TFT_defaultFont+1084
0x7A78	0x43430303 ;_TFT_defaultFont+1088
0x7A7C	0x0000003E ;_TFT_defaultFont+1092
0x7A80	0x00000000 ;_TFT_defaultFont+1096
0x7A84	0xC3C3633F ;_TFT_defaultFont+1100
0x7A88	0x63C3C3C3 ;_TFT_defaultFont+1104
0x7A8C	0x0000003F ;_TFT_defaultFont+1108
0x7A90	0x00000000 ;_TFT_defaultFont+1112
0x7A94	0x0303033F ;_TFT_defaultFont+1116
0x7A98	0x0303031F ;_TFT_defaultFont+1120
0x7A9C	0x0000003F ;_TFT_defaultFont+1124
0x7AA0	0x00000000 ;_TFT_defaultFont+1128
0x7AA4	0x0303033F ;_TFT_defaultFont+1132
0x7AA8	0x0303031F ;_TFT_defaultFont+1136
0x7AAC	0x00000003 ;_TFT_defaultFont+1140
0x7AB0	0x00000000 ;_TFT_defaultFont+1144
0x7AB4	0x0343433E ;_TFT_defaultFont+1148
0x7AB8	0x63636373 ;_TFT_defaultFont+1152
0x7ABC	0x0000007E ;_TFT_defaultFont+1156
0x7AC0	0x00000000 ;_TFT_defaultFont+1160
0x7AC4	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x7AC8	0xC3C3C3FF ;_TFT_defaultFont+1168
0x7ACC	0x000000C3 ;_TFT_defaultFont+1172
0x7AD0	0x00000000 ;_TFT_defaultFont+1176
0x7AD4	0x0606060F ;_TFT_defaultFont+1180
0x7AD8	0x06060606 ;_TFT_defaultFont+1184
0x7ADC	0x0000000F ;_TFT_defaultFont+1188
0x7AE0	0x00000000 ;_TFT_defaultFont+1192
0x7AE4	0x1818181E ;_TFT_defaultFont+1196
0x7AE8	0x18181818 ;_TFT_defaultFont+1200
0x7AEC	0x0000000F ;_TFT_defaultFont+1204
0x7AF0	0x00000000 ;_TFT_defaultFont+1208
0x7AF4	0x0F1B3363 ;_TFT_defaultFont+1212
0x7AF8	0x331B0F07 ;_TFT_defaultFont+1216
0x7AFC	0x00000063 ;_TFT_defaultFont+1220
0x7B00	0x00000000 ;_TFT_defaultFont+1224
0x7B04	0x03030303 ;_TFT_defaultFont+1228
0x7B08	0x03030303 ;_TFT_defaultFont+1232
0x7B0C	0x0000003F ;_TFT_defaultFont+1236
0x7B10	0x00000000 ;_TFT_defaultFont+1240
0x7B14	0x00000000 ;_TFT_defaultFont+1244
0x7B18	0x03870387 ;_TFT_defaultFont+1248
0x7B1C	0x034D034D ;_TFT_defaultFont+1252
0x7B20	0x03390339 ;_TFT_defaultFont+1256
0x7B24	0x03110311 ;_TFT_defaultFont+1260
0x7B28	0x00000301 ;_TFT_defaultFont+1264
0x7B2C	0x00000000 ;_TFT_defaultFont+1268
0x7B30	0x00000000 ;_TFT_defaultFont+1272
0x7B34	0x4D4D4747 ;_TFT_defaultFont+1276
0x7B38	0x71715959 ;_TFT_defaultFont+1280
0x7B3C	0x00000061 ;_TFT_defaultFont+1284
0x7B40	0x00000000 ;_TFT_defaultFont+1288
0x7B44	0xC3C3C37E ;_TFT_defaultFont+1292
0x7B48	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x7B4C	0x0000007E ;_TFT_defaultFont+1300
0x7B50	0x00000000 ;_TFT_defaultFont+1304
0x7B54	0x6363633F ;_TFT_defaultFont+1308
0x7B58	0x03033F63 ;_TFT_defaultFont+1312
0x7B5C	0x00000003 ;_TFT_defaultFont+1316
0x7B60	0x00000000 ;_TFT_defaultFont+1320
0x7B64	0xC3C3C37E ;_TFT_defaultFont+1324
0x7B68	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x7B6C	0x00C0607E ;_TFT_defaultFont+1332
0x7B70	0x00000000 ;_TFT_defaultFont+1336
0x7B74	0x6363633F ;_TFT_defaultFont+1340
0x7B78	0x63331B3F ;_TFT_defaultFont+1344
0x7B7C	0x000000C3 ;_TFT_defaultFont+1348
0x7B80	0x00000000 ;_TFT_defaultFont+1352
0x7B84	0x0343433E ;_TFT_defaultFont+1356
0x7B88	0x6161603E ;_TFT_defaultFont+1360
0x7B8C	0x0000003E ;_TFT_defaultFont+1364
0x7B90	0x00000000 ;_TFT_defaultFont+1368
0x7B94	0x0C0C0C3F ;_TFT_defaultFont+1372
0x7B98	0x0C0C0C0C ;_TFT_defaultFont+1376
0x7B9C	0x0000000C ;_TFT_defaultFont+1380
0x7BA0	0x00000000 ;_TFT_defaultFont+1384
0x7BA4	0x63636363 ;_TFT_defaultFont+1388
0x7BA8	0x63636363 ;_TFT_defaultFont+1392
0x7BAC	0x0000003E ;_TFT_defaultFont+1396
0x7BB0	0x00000000 ;_TFT_defaultFont+1400
0x7BB4	0x66C3C3C3 ;_TFT_defaultFont+1404
0x7BB8	0x183C3C66 ;_TFT_defaultFont+1408
0x7BBC	0x00000018 ;_TFT_defaultFont+1412
0x7BC0	0x00000000 ;_TFT_defaultFont+1416
0x7BC4	0x00000000 ;_TFT_defaultFont+1420
0x7BC8	0x0C630C63 ;_TFT_defaultFont+1424
0x7BCC	0x0CF30C63 ;_TFT_defaultFont+1428
0x7BD0	0x079E06F6 ;_TFT_defaultFont+1432
0x7BD4	0x030C079E ;_TFT_defaultFont+1436
0x7BD8	0x0000030C ;_TFT_defaultFont+1440
0x7BDC	0x00000000 ;_TFT_defaultFont+1444
0x7BE0	0x00000000 ;_TFT_defaultFont+1448
0x7BE4	0x3C66C3C3 ;_TFT_defaultFont+1452
0x7BE8	0xC3663C18 ;_TFT_defaultFont+1456
0x7BEC	0x000000C3 ;_TFT_defaultFont+1460
0x7BF0	0x00000000 ;_TFT_defaultFont+1464
0x7BF4	0x6666C3C3 ;_TFT_defaultFont+1468
0x7BF8	0x1818183C ;_TFT_defaultFont+1472
0x7BFC	0x00000018 ;_TFT_defaultFont+1476
0x7C00	0x00000000 ;_TFT_defaultFont+1480
0x7C04	0x1830303F ;_TFT_defaultFont+1484
0x7C08	0x0303060C ;_TFT_defaultFont+1488
0x7C0C	0x0000003F ;_TFT_defaultFont+1492
0x7C10	0x1E000000 ;_TFT_defaultFont+1496
0x7C14	0x06060606 ;_TFT_defaultFont+1500
0x7C18	0x06060606 ;_TFT_defaultFont+1504
0x7C1C	0x001E0606 ;_TFT_defaultFont+1508
0x7C20	0x01000000 ;_TFT_defaultFont+1512
0x7C24	0x04020201 ;_TFT_defaultFont+1516
0x7C28	0x10080804 ;_TFT_defaultFont+1520
0x7C2C	0x00202010 ;_TFT_defaultFont+1524
0x7C30	0x1E000000 ;_TFT_defaultFont+1528
0x7C34	0x18181818 ;_TFT_defaultFont+1532
0x7C38	0x18181818 ;_TFT_defaultFont+1536
0x7C3C	0x001E1818 ;_TFT_defaultFont+1540
0x7C40	0x00000000 ;_TFT_defaultFont+1544
0x7C44	0x00000000 ;_TFT_defaultFont+1548
0x7C48	0x00480030 ;_TFT_defaultFont+1552
0x7C4C	0x01020084 ;_TFT_defaultFont+1556
0x7C50	0x00000000 ;_TFT_defaultFont+1560
0x7C54	0x00000000 ;_TFT_defaultFont+1564
0x7C58	0x00000000 ;_TFT_defaultFont+1568
0x7C5C	0x00000000 ;_TFT_defaultFont+1572
0x7C60	0x00000000 ;_TFT_defaultFont+1576
0x7C64	0x00000000 ;_TFT_defaultFont+1580
0x7C68	0x00000000 ;_TFT_defaultFont+1584
0x7C6C	0x00FF0000 ;_TFT_defaultFont+1588
0x7C70	0x0C000000 ;_TFT_defaultFont+1592
0x7C74	0x00000018 ;_TFT_defaultFont+1596
0x7C78	0x00000000 ;_TFT_defaultFont+1600
0x7C7C	0x00000000 ;_TFT_defaultFont+1604
0x7C80	0x00000000 ;_TFT_defaultFont+1608
0x7C84	0x623C0000 ;_TFT_defaultFont+1612
0x7C88	0x63637E60 ;_TFT_defaultFont+1616
0x7C8C	0x0000007E ;_TFT_defaultFont+1620
0x7C90	0x03000000 ;_TFT_defaultFont+1624
0x7C94	0x673B0303 ;_TFT_defaultFont+1628
0x7C98	0x63636363 ;_TFT_defaultFont+1632
0x7C9C	0x0000003F ;_TFT_defaultFont+1636
0x7CA0	0x00000000 ;_TFT_defaultFont+1640
0x7CA4	0x231E0000 ;_TFT_defaultFont+1644
0x7CA8	0x23030303 ;_TFT_defaultFont+1648
0x7CAC	0x0000001E ;_TFT_defaultFont+1652
0x7CB0	0x60000000 ;_TFT_defaultFont+1656
0x7CB4	0x637E6060 ;_TFT_defaultFont+1660
0x7CB8	0x73636363 ;_TFT_defaultFont+1664
0x7CBC	0x0000006E ;_TFT_defaultFont+1668
0x7CC0	0x00000000 ;_TFT_defaultFont+1672
0x7CC4	0x633E0000 ;_TFT_defaultFont+1676
0x7CC8	0x43037F63 ;_TFT_defaultFont+1680
0x7CCC	0x0000003E ;_TFT_defaultFont+1684
0x7CD0	0x1C000000 ;_TFT_defaultFont+1688
0x7CD4	0x060F0606 ;_TFT_defaultFont+1692
0x7CD8	0x06060606 ;_TFT_defaultFont+1696
0x7CDC	0x00000006 ;_TFT_defaultFont+1700
0x7CE0	0x00000000 ;_TFT_defaultFont+1704
0x7CE4	0x637E0000 ;_TFT_defaultFont+1708
0x7CE8	0x73636363 ;_TFT_defaultFont+1712
0x7CEC	0x3E61606E ;_TFT_defaultFont+1716
0x7CF0	0x03000000 ;_TFT_defaultFont+1720
0x7CF4	0x673B0303 ;_TFT_defaultFont+1724
0x7CF8	0x63636363 ;_TFT_defaultFont+1728
0x7CFC	0x00000063 ;_TFT_defaultFont+1732
0x7D00	0x03000000 ;_TFT_defaultFont+1736
0x7D04	0x03030003 ;_TFT_defaultFont+1740
0x7D08	0x03030303 ;_TFT_defaultFont+1744
0x7D0C	0x00000003 ;_TFT_defaultFont+1748
0x7D10	0x06000000 ;_TFT_defaultFont+1752
0x7D14	0x06070006 ;_TFT_defaultFont+1756
0x7D18	0x06060606 ;_TFT_defaultFont+1760
0x7D1C	0x03060606 ;_TFT_defaultFont+1764
0x7D20	0x03000000 ;_TFT_defaultFont+1768
0x7D24	0x1B330303 ;_TFT_defaultFont+1772
0x7D28	0x1B0F070F ;_TFT_defaultFont+1776
0x7D2C	0x00000033 ;_TFT_defaultFont+1780
0x7D30	0x03000000 ;_TFT_defaultFont+1784
0x7D34	0x03030303 ;_TFT_defaultFont+1788
0x7D38	0x03030303 ;_TFT_defaultFont+1792
0x7D3C	0x00000003 ;_TFT_defaultFont+1796
0x7D40	0x00000000 ;_TFT_defaultFont+1800
0x7D44	0x00000000 ;_TFT_defaultFont+1804
0x7D48	0x00000000 ;_TFT_defaultFont+1808
0x7D4C	0x033301DF ;_TFT_defaultFont+1812
0x7D50	0x03330333 ;_TFT_defaultFont+1816
0x7D54	0x03330333 ;_TFT_defaultFont+1820
0x7D58	0x00000333 ;_TFT_defaultFont+1824
0x7D5C	0x00000000 ;_TFT_defaultFont+1828
0x7D60	0x00000000 ;_TFT_defaultFont+1832
0x7D64	0x673B0000 ;_TFT_defaultFont+1836
0x7D68	0x63636363 ;_TFT_defaultFont+1840
0x7D6C	0x00000063 ;_TFT_defaultFont+1844
0x7D70	0x00000000 ;_TFT_defaultFont+1848
0x7D74	0x633E0000 ;_TFT_defaultFont+1852
0x7D78	0x63636363 ;_TFT_defaultFont+1856
0x7D7C	0x0000003E ;_TFT_defaultFont+1860
0x7D80	0x00000000 ;_TFT_defaultFont+1864
0x7D84	0x673B0000 ;_TFT_defaultFont+1868
0x7D88	0x63636363 ;_TFT_defaultFont+1872
0x7D8C	0x0303033F ;_TFT_defaultFont+1876
0x7D90	0x00000000 ;_TFT_defaultFont+1880
0x7D94	0x637E0000 ;_TFT_defaultFont+1884
0x7D98	0x73636363 ;_TFT_defaultFont+1888
0x7D9C	0x6060606E ;_TFT_defaultFont+1892
0x7DA0	0x00000000 ;_TFT_defaultFont+1896
0x7DA4	0x1F1B0000 ;_TFT_defaultFont+1900
0x7DA8	0x03030303 ;_TFT_defaultFont+1904
0x7DAC	0x00000003 ;_TFT_defaultFont+1908
0x7DB0	0x00000000 ;_TFT_defaultFont+1912
0x7DB4	0x231E0000 ;_TFT_defaultFont+1916
0x7DB8	0x31381E07 ;_TFT_defaultFont+1920
0x7DBC	0x0000001E ;_TFT_defaultFont+1924
0x7DC0	0x00000000 ;_TFT_defaultFont+1928
0x7DC4	0x061F0606 ;_TFT_defaultFont+1932
0x7DC8	0x06060606 ;_TFT_defaultFont+1936
0x7DCC	0x0000001C ;_TFT_defaultFont+1940
0x7DD0	0x00000000 ;_TFT_defaultFont+1944
0x7DD4	0x63630000 ;_TFT_defaultFont+1948
0x7DD8	0x73636363 ;_TFT_defaultFont+1952
0x7DDC	0x0000006E ;_TFT_defaultFont+1956
0x7DE0	0x00000000 ;_TFT_defaultFont+1960
0x7DE4	0x63630000 ;_TFT_defaultFont+1964
0x7DE8	0x1C363663 ;_TFT_defaultFont+1968
0x7DEC	0x0000001C ;_TFT_defaultFont+1972
0x7DF0	0x00000000 ;_TFT_defaultFont+1976
0x7DF4	0x00000000 ;_TFT_defaultFont+1980
0x7DF8	0x00000000 ;_TFT_defaultFont+1984
0x7DFC	0x03330333 ;_TFT_defaultFont+1988
0x7E00	0x01B601B6 ;_TFT_defaultFont+1992
0x7E04	0x00CC01CE ;_TFT_defaultFont+1996
0x7E08	0x000000CC ;_TFT_defaultFont+2000
0x7E0C	0x00000000 ;_TFT_defaultFont+2004
0x7E10	0x00000000 ;_TFT_defaultFont+2008
0x7E14	0x33330000 ;_TFT_defaultFont+2012
0x7E18	0x331E0C1E ;_TFT_defaultFont+2016
0x7E1C	0x00000033 ;_TFT_defaultFont+2020
0x7E20	0x00000000 ;_TFT_defaultFont+2024
0x7E24	0x63630000 ;_TFT_defaultFont+2028
0x7E28	0x1C363663 ;_TFT_defaultFont+2032
0x7E2C	0x0C0C181C ;_TFT_defaultFont+2036
0x7E30	0x00000000 ;_TFT_defaultFont+2040
0x7E34	0x303F0000 ;_TFT_defaultFont+2044
0x7E38	0x03060C18 ;_TFT_defaultFont+2048
0x7E3C	0x0000003F ;_TFT_defaultFont+2052
0x7E40	0x38000000 ;_TFT_defaultFont+2056
0x7E44	0x0C0C0C0C ;_TFT_defaultFont+2060
0x7E48	0x0C0C0C07 ;_TFT_defaultFont+2064
0x7E4C	0x00380C0C ;_TFT_defaultFont+2068
0x7E50	0x0C000000 ;_TFT_defaultFont+2072
0x7E54	0x0C0C0C0C ;_TFT_defaultFont+2076
0x7E58	0x0C0C0C0C ;_TFT_defaultFont+2080
0x7E5C	0x000C0C0C ;_TFT_defaultFont+2084
0x7E60	0x07000000 ;_TFT_defaultFont+2088
0x7E64	0x0C0C0C0C ;_TFT_defaultFont+2092
0x7E68	0x0C0C0C38 ;_TFT_defaultFont+2096
0x7E6C	0x00070C0C ;_TFT_defaultFont+2100
0x7E70	0x00000000 ;_TFT_defaultFont+2104
0x7E74	0x00000000 ;_TFT_defaultFont+2108
0x7E78	0x00000000 ;_TFT_defaultFont+2112
0x7E7C	0x021E0000 ;_TFT_defaultFont+2116
0x7E80	0x03F1023F ;_TFT_defaultFont+2120
0x7E84	0x000001E1 ;_TFT_defaultFont+2124
0x7E88	0x00000000 ;_TFT_defaultFont+2128
0x7E8C	0x00000000 ;_TFT_defaultFont+2132
0x7E90	0x00000000 ;_TFT_defaultFont+2136
0x7E94	0x07FE0000 ;_TFT_defaultFont+2140
0x7E98	0x04020402 ;_TFT_defaultFont+2144
0x7E9C	0x04020402 ;_TFT_defaultFont+2148
0x7EA0	0x04020402 ;_TFT_defaultFont+2152
0x7EA4	0x04020402 ;_TFT_defaultFont+2156
0x7EA8	0x000007FE ;_TFT_defaultFont+2160
0x7EAC	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;,0 :: _initBlock_5 [44]
; Containing: ?ICS?lstr1_DSP_Entrega1_SD [21]
;             ?ICS?lstr2_DSP_Entrega1_SD [23]
0x7EB0	0x5F434D4D ;_initBlock_5+0 : ?ICS?lstr1_DSP_Entrega1_SD at 0x7EB0
0x7EB4	0x5F544146 ;_initBlock_5+4
0x7EB8	0x54494E49 ;_initBlock_5+8
0x7EBC	0x203E2D20 ;_initBlock_5+12
0x7EC0	0x444F4F47 ;_initBlock_5+16
0x7EC4	0x636D4D00 ;_initBlock_5+20 : ?ICS?lstr2_DSP_Entrega1_SD at 0x7EC5
0x7EC8	0x7461465F ;_initBlock_5+24
0x7ECC	0x7373415F ;_initBlock_5+28
0x7ED0	0x206E6769 ;_initBlock_5+32
0x7ED4	0x47203E2D ;_initBlock_5+36
0x7ED8	0x00444F4F ;_initBlock_5+40
; end of _initBlock_5
;DSP_Entrega1_SD.c,0 :: ?ICS?lstr3_DSP_Entrega1_SD [32]
0x7EDC	0x424F5250 ;?ICS?lstr3_DSP_Entrega1_SD+0
0x7EE0	0x414D454C ;?ICS?lstr3_DSP_Entrega1_SD+4
0x7EE4	0x4F432053 ;?ICS?lstr3_DSP_Entrega1_SD+8
0x7EE8	0x4C45204E ;?ICS?lstr3_DSP_Entrega1_SD+12
0x7EEC	0x43524120 ;?ICS?lstr3_DSP_Entrega1_SD+16
0x7EF0	0x4F564948 ;?ICS?lstr3_DSP_Entrega1_SD+20
0x7EF4	0x45554620 ;?ICS?lstr3_DSP_Entrega1_SD+24
0x7EF8	0x0045544E ;?ICS?lstr3_DSP_Entrega1_SD+28
; end of ?ICS?lstr3_DSP_Entrega1_SD
;DSP_Entrega1_SD.c,0 :: ?ICS?lstr4_DSP_Entrega1_SD [14]
0x7EFC	0x31544146 ;?ICS?lstr4_DSP_Entrega1_SD+0
0x7F00	0x4F422036 ;?ICS?lstr4_DSP_Entrega1_SD+4
0x7F04	0x4E20544F ;?ICS?lstr4_DSP_Entrega1_SD+8
0x7F08	0x0046 ;?ICS?lstr4_DSP_Entrega1_SD+12
; end of ?ICS?lstr4_DSP_Entrega1_SD
;DSP_Entrega1_SD.c,0 :: ?ICS?lstr5_DSP_Entrega1_SD [16]
0x7F0A	0x4E204453 ;?ICS?lstr5_DSP_Entrega1_SD+0
0x7F0E	0x4420544F ;?ICS?lstr5_DSP_Entrega1_SD+4
0x7F12	0x43455445 ;?ICS?lstr5_DSP_Entrega1_SD+8
0x7F16	0x00444554 ;?ICS?lstr5_DSP_Entrega1_SD+12
; end of ?ICS?lstr5_DSP_Entrega1_SD
;,0 :: _initBlock_9 [30]
; Containing: ?ICS?lstr6_DSP_Entrega1_SD [17]
;             ?ICS?lstr7_DSP_Entrega1_SD [13]
0x7F1A	0x43534544 ;_initBlock_9+0 : ?ICS?lstr6_DSP_Entrega1_SD at 0x7F1A
0x7F1E	0x434F4E4F ;_initBlock_9+4
0x7F22	0x204F4449 ;_initBlock_9+8
0x7F26	0x293F3F28 ;_initBlock_9+12
0x7F2A	0x746E6500 ;_initBlock_9+16 : ?ICS?lstr7_DSP_Entrega1_SD at 0x7F2B
0x7F2E	0x61676572 ;_initBlock_9+20
0x7F32	0x45522E61 ;_initBlock_9+24
0x7F36	0x0053 ;_initBlock_9+28
; end of _initBlock_9
;DSP_Entrega1_SD.c,0 :: ?ICS_currentSector [4]
0x7F38	0xFFFFFFFF ;?ICS_currentSector+0
; end of ?ICS_currentSector
;,0 :: _initBlock_11 [6]
; Containing: ?ICS?lstr1___Lib_MmcFat16 [3]
;             ?ICS?lstr2___Lib_MmcFat16 [2]
;             ?ICS__Lib_Mmc_SDIO_cardType [1]
0x7F3C	0x2E002E2E ;_initBlock_11+0 : ?ICS?lstr1___Lib_MmcFat16 at 0x7F3C : ?ICS?lstr2___Lib_MmcFat16 at 0x7F3F
0x7F40	0x0000 ;_initBlock_11+4 : ?ICS__Lib_Mmc_SDIO_cardType at 0x7F41
; end of _initBlock_11
;,0 :: _initBlock_12 [2]
; Containing: ?ICS__Lib_TFT_FontInitialized [1]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x7F42	0x0000 ;_initBlock_12+0 : ?ICS__Lib_TFT_FontInitialized at 0x7F42 : ?ICS__Lib_TFT___no_acceleration at 0x7F43
; end of _initBlock_12
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr [4]
0x7F44	0x000026D9 ;?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_RCA [4]
0x7F48	0x00000000 ;?ICS__Lib_Mmc_SDIO_RCA+0
; end of ?ICS__Lib_Mmc_SDIO_RCA
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_CardTypeSdio [4]
0x7F4C	0x00000000 ;?ICS__Lib_Mmc_SDIO_CardTypeSdio+0
; end of ?ICS__Lib_Mmc_SDIO_CardTypeSdio
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes [4]
0x7F50	0x00000000 ;?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes+0
; end of ?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr [4]
0x7F54	0x00003F8D ;?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr [4]
0x7F58	0x000023FD ;?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr [4]
0x7F5C	0x00000531 ;?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr [4]
0x7F60	0x00000E21 ;?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr [4]
0x7F64	0x0000413D ;?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x7F68	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_23 [2]
; Containing: ?ICS__Lib_TFT___MM_plus [1]
;             ?ICS__Lib_TFT___SSD1963_controller [1]
0x7F6A	0x0000 ;_initBlock_23+0 : ?ICS__Lib_TFT___MM_plus at 0x7F6A : ?ICS__Lib_TFT___SSD1963_controller at 0x7F6B
; end of _initBlock_23
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x7F6C	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_25 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x7F6E	0x0000 ;_initBlock_25+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x7F6E : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x7F6F
; end of _initBlock_25
;__Lib_GPIO_32F44x_Defs.c,439 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x7F70	0x0000062A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x7F74	0x0000062B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x7F78	0x0000062C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x7F7C	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x7F80	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x7F84	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x7F88	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x7F8C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x7F90	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x7F94	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x7F98	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x7F9C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x7FA0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x7FA4	0x00001018 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x7FA8	0x00001018 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x7FAC	0x00001018 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x7FB0	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x7FB4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x7FB8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x7FBC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x7FC0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x7FC4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x7FC8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x7FCC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x7FD0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x7FD4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x7FD8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_FindSCR_index_L0 [4]
0x7FDC	0x00000000 ;?ICS__Lib_Mmc_SDIO_FindSCR_index_L0+0
; end of ?ICS__Lib_Mmc_SDIO_FindSCR_index_L0
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0 [8]
0x7FE0	0x00000000 ;?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0+0
0x7FE4	0x00000000 ;?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0+4
; end of ?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0 [8]
0x7FE8	0x00000000 ;?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0+0
0x7FEC	0x00000000 ;?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0+4
; end of ?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0
;DSP_Entrega1_SD.c,95 :: _Screen3_Images [4]
0x7FF0	0x20000110 ;_Screen3_Images+0
; end of _Screen3_Images
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x01C4      [16]    _SDIO_ReadData
0x01D4      [84]    _SDIO_DataConfig
0x0228     [564]    __Lib_Mmc_SDIO_FindSCR
0x045C      [28]    __Lib_Mmc_SDIO_SwapMsbToLsb_32
0x0478      [32]    __Lib_Mmc_SDIO_Mmc_Wait_Data_Ready_SPI
0x0498      [16]    _SDIO_SetSDIOReadWaitMode
0x04A8      [16]    _SDIO_ClearFlag
0x04B8      [24]    _SDIO_GetFlagStatus
0x04D0      [16]    _SDIO_GetCommandResponse
0x04E0      [80]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI
0x0530      [60]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI
0x056C      [20]    _SDIO_GetPowerState
0x0580     [392]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO
0x0708     [348]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO
0x0864      [16]    _SDIO_WriteData
0x0874     [364]    __Lib_Mmc_SDIO_SDEnWideBus
0x09E0      [34]    __Lib_SPI_1234_SPIx_Read
0x0A04      [16]    _SDIO_DMACmd
0x0A14      [38]    _strcmp
0x0A3C     [112]    __Lib_Mmc_SDIO_CmdResp2Error
0x0AAC     [180]    __Lib_Mmc_SDIO_CmdResp6Error
0x0B60      [28]    _isspace
0x0B7C      [56]    __Lib_Mmc_SDIO_CmdError
0x0BB4     [312]    __Lib_Mmc_SDIO_CmdResp1Error
0x0CEC      [92]    __Lib_Mmc_SDIO_CmdResp7Error
0x0D48      [88]    __Lib_Mmc_SDIO_CmdResp3Error
0x0DA0      [72]    _SDIO_SendCommand
0x0DE8      [24]    _Mmc_Write_Sector
0x0E00      [16]    _SDIO_SetPowerState
0x0E10      [16]    _SDIO_ClockCmd
0x0E20      [88]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI
0x0E78     [132]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI
0x0EFC     [124]    __Lib_Mmc_SDIO_Mmc_Read_Cid_SPI
0x0F78     [124]    __Lib_Mmc_SDIO_Mmc_Read_Csd_SPI
0x0FF4     [268]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO
0x1100     [412]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO
0x129C      [76]    __Lib_Mmc_SDIO_Mmc_Read_Cid_SDIO
0x12E8      [76]    __Lib_Mmc_SDIO_Mmc_Read_Csd_SDIO
0x1334      [16]    _SDIO_StartSDIOReadWait
0x1344      [16]    _SDIO_StopSDIOReadWait
0x1354     [408]    __Lib_Mmc_SDIO_SD_InitializeCards
0x14EC      [80]    __Lib_Mmc_SDIO_SD_SelectDeselect
0x153C     [112]    __Lib_Mmc_SDIO_SD_EnableWideBusOperation
0x15AC     [228]    __Lib_MmcFat16_getFatFreeCluster
0x1690     [236]    __Lib_MmcFat16_putFatEntry
0x177C     [408]    __Lib_MmcFat16_f16_DirentToDir
0x1914      [52]    _memcmp
0x1948      [24]    _Mmc_Multi_Read_Stop
0x1960      [64]    _Mmc_Get_File_Write_Sector
0x19A0     [588]    __Lib_TFT_TFT_Image8bppE
0x1BEC     [644]    __Lib_TFT_TFT_Image16bppE
0x1E70     [672]    __Lib_TFT_TFT_Image4bppE
0x2110      [64]    _TFT_Set_Reg
0x2150     [660]    __Lib_TFT_TFT_Image1bppE
0x23E4      [24]    _Mmc_Multi_Read_Sector
0x23FC     [196]    __Lib_Mmc_SDIO_Mmc_Write_Sector_SPI
0x24C0     [536]    __Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO
0x26D8     [144]    __Lib_Mmc_SDIO_Mmc_Read_Sector_SPI
0x2768      [16]    _SDIO_SetSDIOOperation
0x2778     [400]    __Lib_Mmc_SDIO_IsCardProgramming
0x2908     [800]    __Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO
0x2C28     [208]    __Lib_MmcFat16_f16_normalize
0x2CF8      [24]    _Mmc_Multi_Read_Start
0x2D10      [30]    _toupper
0x2D30      [20]    __Lib_MmcFat16_f16_toInt
0x2D44      [28]    _strlen
0x2D60      [28]    _SPI3_Read
0x2D7C      [28]    _SPI4_Read
0x2D98      [40]    __Lib_Mmc_SDIO_Mmc_DeSelect_SPI
0x2DC0      [28]    _SPI2_Read
0x2DE0      [26]    _Delay_1us
0x2DFC      [24]    __Lib_TFT_Defs_Write_to_Port
0x2E14      [28]    _SPI1_Read
0x2E30     [288]    __Lib_Mmc_SDIO_Mmc_UnIdle_SPI
0x2F50     [496]    __Lib_Mmc_SDIO_SD_PowerON
0x3140      [20]    __Lib_Mmc_SDIO_Mmc_Select_SPI
0x3154     [148]    __Lib_Mmc_SDIO_Mmc_Send_Command_SPI
0x31E8      [26]    _Delay_100ms
0x3208      [26]    _Delay_10ms
0x3224      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x3250      [52]    __Lib_TFT_Defs_Read_From_Port
0x3284      [12]    _Is_TFT_Rotated_180
0x3290      [34]    _memcpy
0x32B8      [22]    _Delay_5ms
0x32D0      [48]    __Lib_MmcFat16_nameToUpper
0x3300     [164]    __Lib_MmcFat16_checkFileName
0x33A4     [296]    __Lib_MmcFat16_stat
0x34CC     [180]    _TFT_Write_Command_Custom
0x3580      [52]    _TFT_Set_Index
0x35B4     [176]    _TFT_Set_Index_Custom
0x3664     [120]    __Lib_MmcFat16_getFatEntry
0x36DC     [524]    __Lib_MmcFat16_mkNod
0x38E8     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x39AC      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x39DC      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x3A2C      [52]    _TFT_Write_Command
0x3A60      [80]    _TFT_SSD1963_8bit_Set_Index
0x3AB0      [32]    _memset
0x3AD0     [628]    __Lib_TFT_Defs_TFT_Reset_Device
0x3D44     [216]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO
0x3E1C     [236]    __Lib_GPIO_32F44x_GPIO_Config_Pin_Alternate_Function
0x3F08     [108]    _TFT_Set_Font
0x3F74      [24]    _Mmc_Read_Sector
0x3F8C     [148]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI
0x4020      [48]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI
0x4050     [104]    __Lib_Mmc_SDIO_Mmc_Init_SDIO
0x40B8     [132]    _TFT_Ext_Image
0x413C     [264]    __Lib_Mmc_SDIO_Mmc_Init_SPI
0x4244     [136]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SDIO
0x42CC      [34]    __Lib_MmcFat16_f16_toLong
0x42F0     [100]    __Lib_TFT__TFT_getHeader
0x4354     [164]    _TFT_Get_Data
0x43F8     [300]    __Lib_MmcFat16_getBoot
0x4524     [136]    _TFT_Dot
0x45AC     [104]    _TFT_Set_Address_ILI9340
0x4614     [324]    _TFT_Write_Data_Custom
0x4758     [788]    __Lib_TFT__TFT_Write_Char_E
0x4A6C     [104]    _TFT_Set_Address_ILI9342
0x4AD4     [104]    _TFT_Set_Address_ILI9481
0x4B3C      [16]    __Lib_TFT_Is_SSD1963_Set
0x4B4C     [120]    _TFT_Set_Address
0x4BC4     [328]    _TFT_Set_Address_SSD1963II
0x4D0C     [104]    _TFT_Set_Address_R61526
0x4D74     [212]    _TFT_Set_Address_HX8352A
0x4E48     [104]    _TFT_Set_Address_SST7715R
0x4EB0      [44]    _TFT_16bit_Write_Data
0x4EDC      [62]    _DrawImage
0x4F1C     [192]    _TFT_Init
0x4FDC      [92]    _TFT_Write_Data
0x5038     [512]    __Lib_TFT__TFT_Write_Char
0x5238     [152]    _GPIO_Clk_Enable
0x52D0      [28]    _SPI2_Write
0x52EC      [28]    _SPI1_Write
0x5308      [28]    _SPI3_Write
0x5324      [96]    _TFT_SSD1963_8bit_Write_Data
0x5384      [28]    _SPI4_Write
0x53A0      [64]    _TFT_Set_Brush
0x53E0      [24]    _TFT_Move_Cursor
0x53F8      [16]    _Is_TFT_Set
0x5408      [24]    _TFT_Set_Pen
0x5420     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x57F0     [600]    _Mmc_Fat_Open
0x5A48     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x5AEC     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x5E00      [70]    _GPIO_Alternate_Function_Enable
0x5E48     [248]    _Mmc_Init_Vars
0x5F40     [280]    _Mmc_Fat_Seek
0x6058      [24]    _Mmc_Init
0x6070      [66]    __Lib_SPI_1234_SPIx_Init_Advanced
0x60B4     [416]    __Lib_MmcFat16_Mmc_Fat_Get_Info
0x6254      [84]    _SPI3_Init_Advanced
0x62A8      [36]    _TFT_Set_Default_Mode
0x62CC     [252]    _DrawScreen
0x63C8     [560]    _GPIO_Config
0x65F8      [58]    _Mmc_Fat_Init
0x6634     [140]    _Mmc_Fat_Assign
0x66C0      [28]    _GPIO_Digital_Output
0x66DC      [40]    _TFT_Set_Active
0x6704     [144]    _TFT_Fill_Screen
0x6794      [68]    _Mmc_Fat_Reset
0x67D8     [216]    _TFT_Init_ILI9341_8bit_Custom
0x68B0     [136]    _TFT_Write_Text
0x6938      [24]    _GPIO_Analog_Input
0x6950      [76]    __Lib_System_4XXHS_EnableOverdriveMode
0x699C      [20]    ___CC2DW
0x69B0      [58]    ___FillZeros
0x69EC      [76]    __Lib_System_4XXHS_SystemClockSetDefault
0x6A38     [316]    _mensajesEst
0x6B74    [1108]    DSP_Entrega1_SD_InitializeObjects
0x6FC8     [128]    _Init_Ext_Mem
0x7048      [32]    _Init_MCU
0x7068     [132]    _InitPantalla
0x70EC      [16]    _TFT_Set_Ext_Buffer
0x7100     [196]    _Proceso
0x71C4      [42]    ___EnableFPU
0x71F0       [8]    ___GenExcept
0x71F8      [36]    __Lib_System_4XXHS_InitialSetUpFosc
0x721C      [88]    _main
0x7274     [964]    __Lib_System_4XXHS_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000      [21]    ?lstr1_DSP_Entrega1_SD
0x20000015      [23]    ?lstr2_DSP_Entrega1_SD
0x2000002C      [32]    ?lstr3_DSP_Entrega1_SD
0x2000004C      [14]    ?lstr4_DSP_Entrega1_SD
0x2000005A      [16]    ?lstr5_DSP_Entrega1_SD
0x2000006A      [17]    ?lstr6_DSP_Entrega1_SD
0x2000007B      [13]    ?lstr7_DSP_Entrega1_SD
0x20000088       [4]    _currentSector
0x2000008C       [3]    ?lstr1___Lib_MmcFat16
0x2000008F       [2]    ?lstr2___Lib_MmcFat16
0x20000091       [1]    __Lib_Mmc_SDIO_cardType
0x20000092       [1]    __Lib_TFT_FontInitialized
0x20000093       [1]    __Lib_TFT___no_acceleration
0x20000094       [4]    __Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr
0x20000098       [4]    __Lib_Mmc_SDIO_RCA
0x2000009C       [4]    __Lib_Mmc_SDIO_CardTypeSdio
0x200000A0       [4]    __Lib_Mmc_SDIO_TotalNumberOfBytes
0x200000A4       [4]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr
0x200000A8       [4]    __Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr
0x200000AC       [4]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr
0x200000B0       [4]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr
0x200000B4       [4]    __Lib_Mmc_SDIO_Mmc_Init_Ptr
0x200000B8       [2]    __Lib_TFT_Ptr_Set
0x200000BA       [1]    __Lib_TFT___MM_plus
0x200000BB       [1]    __Lib_TFT___SSD1963_controller
0x200000BC       [2]    __Lib_TFT_Defs___controller
0x200000BE       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x200000BF       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x200000C0      [40]    _Image1
0x200000E8      [40]    _Image2
0x20000110      [40]    _Image3
0x20000138      [40]    _Image4
0x20000160      [40]    _Image5
0x20000188       [1]    _estado_SD
0x20000189       [1]    ___f16_errno
0x2000018A       [2]    _estado_File
0x2000018C       [4]    _res_file_size
0x20000190     [512]    _Ext_Data_Buffer
0x20000390      [16]    _Screen1
0x200003A0      [16]    _Screen2
0x200003B0      [16]    _Screen3
0x200003C0      [16]    _Screen4
0x200003D0      [16]    _Screen5
0x200003E0       [2]    _display_width
0x200003E2       [2]    _display_height
0x200003E4       [4]    _CurrentScreen
0x200003E8      [32]    __Lib_MmcFat16_f16_cFD
0x20000408      [24]    __Lib_MmcFat16_f16_boot
0x20000420       [1]    __Lib_MmcFat16_f16_currentHandle
0x20000421       [1]    __Lib_MmcFat16_f16_activePart
0x20000422       [2]    __Lib_MmcFat16_f16_clustPerSect
0x20000424      [64]    _f16_fileDesc
0x20000464      [13]    __Lib_MmcFat16_tmpBuf
0x20000471       [1]    __Lib_TFT_FontOrientation
0x20000472       [2]    __Lib_MmcFat16_f16_dirEntryPerSect
0x20000474     [516]    _f16_sector
0x20000678      [32]    __Lib_MmcFat16_f16_part
0x20000698       [4]    __Lib_MmcFat16_f16_currentDir
0x2000069C       [4]    __Lib_MmcFat16_f16_sectBuffEnd
0x200006A0       [2]    __Lib_MmcFat16_f16_dirEntry
0x200006A2       [2]    __Lib_MmcFat16_f16_time
0x200006A4       [4]    __Lib_MmcFat16_f16_openedDir
0x200006A8       [2]    __Lib_MmcFat16_f16_date
0x200006AA       [2]    _TFT_DISP_WIDTH
0x200006AC      [24]    __Lib_Mmc_SDIO_SDIO_DataInitStructure
0x200006C4      [20]    __Lib_Mmc_SDIO_SDIO_CmdInitStructure
0x200006D8       [4]    __Lib_Mmc_SDIO_numberOfBytesSent
0x200006DC       [4]    _SPI_Rd_Ptr
0x200006E0      [16]    __Lib_Mmc_SDIO_CID_TabSdio
0x200006F0      [16]    __Lib_Mmc_SDIO_CSD_TabSdio
0x20000700       [4]    _SPI_Wr_Ptr
0x20000704       [4]    ___System_CLOCK_IN_KHZ
0x20000708       [4]    __VOLTAGE_RANGE
0x2000070C       [2]    _TFT_DISP_HEIGHT
0x2000070E       [2]    __Lib_TFT__fontFirstChar
0x20000710       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000714       [4]    _TFT_Set_Address_Ptr
0x20000718       [4]    _TFT_Write_Data_Ptr
0x2000071C      [10]    __Lib_TFT_headerBuffer
0x20000726       [2]    __Lib_TFT__fontLastChar
0x20000728       [4]    _TFT_Get_Ext_Data_Ptr
0x2000072C       [4]    __Lib_TFT__font
0x20000730       [2]    __Lib_TFT_y_cord
0x20000732       [2]    __Lib_TFT__fontHeight
0x20000734       [2]    __Lib_TFT_x_cord
0x20000736       [2]    __Lib_TFT_FontColor
0x20000738       [1]    _ExternalFontSet
0x20000739       [1]    __Lib_TFT_PenWidth
0x2000073A       [2]    __Lib_TFT_PenColor
0x2000073C       [4]    __Lib_TFT_activeExtFont
0x20000740       [1]    __Lib_TFT_BrushEnabled
0x20000741       [1]    __Lib_TFT_GradientEnabled
0x20000742       [2]    __Lib_TFT_BrushColor
0x20000744       [1]    __Lib_TFT_GradientOrientation
0x20000746       [2]    __Lib_TFT_GradColorFrom
0x20000748       [2]    __Lib_TFT_GradColorTo
0x2000074C       [4]    _TFT_Set_Index_Ptr
0x20000750       [4]    _TFT_Write_Command_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2DDC       [4]    _Screen5_Images
0x3204       [4]    _Screen2_Images
0x32B4       [4]    _Screen1_Images
0x70FC       [4]    _Screen4_Images
0x7638    [2168]    _TFT_defaultFont
0x7EB0      [21]    ?ICS?lstr1_DSP_Entrega1_SD
0x7EC5      [23]    ?ICS?lstr2_DSP_Entrega1_SD
0x7EDC      [32]    ?ICS?lstr3_DSP_Entrega1_SD
0x7EFC      [14]    ?ICS?lstr4_DSP_Entrega1_SD
0x7F0A      [16]    ?ICS?lstr5_DSP_Entrega1_SD
0x7F1A      [17]    ?ICS?lstr6_DSP_Entrega1_SD
0x7F2B      [13]    ?ICS?lstr7_DSP_Entrega1_SD
0x7F38       [4]    ?ICS_currentSector
0x7F3C       [3]    ?ICS?lstr1___Lib_MmcFat16
0x7F3F       [2]    ?ICS?lstr2___Lib_MmcFat16
0x7F41       [1]    ?ICS__Lib_Mmc_SDIO_cardType
0x7F42       [1]    ?ICS__Lib_TFT_FontInitialized
0x7F43       [1]    ?ICS__Lib_TFT___no_acceleration
0x7F44       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr
0x7F48       [4]    ?ICS__Lib_Mmc_SDIO_RCA
0x7F4C       [4]    ?ICS__Lib_Mmc_SDIO_CardTypeSdio
0x7F50       [4]    ?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes
0x7F54       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr
0x7F58       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr
0x7F5C       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr
0x7F60       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr
0x7F64       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr
0x7F68       [2]    ?ICS__Lib_TFT_Ptr_Set
0x7F6A       [1]    ?ICS__Lib_TFT___MM_plus
0x7F6B       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x7F6C       [2]    ?ICS__Lib_TFT_Defs___controller
0x7F6E       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x7F6F       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x7F70     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0x7FDC       [4]    ?ICS__Lib_Mmc_SDIO_FindSCR_index_L0
0x7FE0       [8]    ?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0
0x7FE8       [8]    ?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0
0x7FF0       [4]    _Screen3_Images
