
stm32f407_lcd_uart_tester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000738c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007514  08007514  00017514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007530  08007530  00017530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007538  08007538  00017538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800753c  0800753c  0001753c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000a4  20000000  08007540  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000200a4  2**0
                  CONTENTS
  8 .bss          00000bcc  200000a4  200000a4  000200a4  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000c70  20000c70  000200a4  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 11 .debug_info   00017ea0  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000033d0  00000000  00000000  00037f74  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001218  00000000  00000000  0003b348  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000010c0  00000000  00000000  0003c560  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00008575  00000000  00000000  0003d620  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005ba1  00000000  00000000  00045b95  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004b736  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004cc8  00000000  00000000  0004b7b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a4 	.word	0x200000a4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080074fc 	.word	0x080074fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a8 	.word	0x200000a8
 80001c4:	080074fc 	.word	0x080074fc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b97a 	b.w	80004d4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	468c      	mov	ip, r1
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	9e08      	ldr	r6, [sp, #32]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d151      	bne.n	80002ac <__udivmoddi4+0xb4>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d96d      	bls.n	80002ea <__udivmoddi4+0xf2>
 800020e:	fab2 fe82 	clz	lr, r2
 8000212:	f1be 0f00 	cmp.w	lr, #0
 8000216:	d00b      	beq.n	8000230 <__udivmoddi4+0x38>
 8000218:	f1ce 0c20 	rsb	ip, lr, #32
 800021c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000220:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000224:	fa02 f70e 	lsl.w	r7, r2, lr
 8000228:	ea4c 0c05 	orr.w	ip, ip, r5
 800022c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000234:	0c25      	lsrs	r5, r4, #16
 8000236:	fbbc f8fa 	udiv	r8, ip, sl
 800023a:	fa1f f987 	uxth.w	r9, r7
 800023e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000246:	fb08 f309 	mul.w	r3, r8, r9
 800024a:	42ab      	cmp	r3, r5
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x6c>
 800024e:	19ed      	adds	r5, r5, r7
 8000250:	f108 32ff 	add.w	r2, r8, #4294967295
 8000254:	f080 8123 	bcs.w	800049e <__udivmoddi4+0x2a6>
 8000258:	42ab      	cmp	r3, r5
 800025a:	f240 8120 	bls.w	800049e <__udivmoddi4+0x2a6>
 800025e:	f1a8 0802 	sub.w	r8, r8, #2
 8000262:	443d      	add	r5, r7
 8000264:	1aed      	subs	r5, r5, r3
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb5 f0fa 	udiv	r0, r5, sl
 800026c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000274:	fb00 f909 	mul.w	r9, r0, r9
 8000278:	45a1      	cmp	r9, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x98>
 800027c:	19e4      	adds	r4, r4, r7
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 810a 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000286:	45a1      	cmp	r9, r4
 8000288:	f240 8107 	bls.w	800049a <__udivmoddi4+0x2a2>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	eba4 0409 	sub.w	r4, r4, r9
 8000294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000298:	2100      	movs	r1, #0
 800029a:	2e00      	cmp	r6, #0
 800029c:	d061      	beq.n	8000362 <__udivmoddi4+0x16a>
 800029e:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a2:	2300      	movs	r3, #0
 80002a4:	6034      	str	r4, [r6, #0]
 80002a6:	6073      	str	r3, [r6, #4]
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0xc8>
 80002b0:	2e00      	cmp	r6, #0
 80002b2:	d054      	beq.n	800035e <__udivmoddi4+0x166>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	f040 808e 	bne.w	80003e6 <__udivmoddi4+0x1ee>
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xdc>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2d0>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb65 0503 	sbc.w	r5, r5, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	46ac      	mov	ip, r5
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d03f      	beq.n	8000362 <__udivmoddi4+0x16a>
 80002e2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	b912      	cbnz	r2, 80002f2 <__udivmoddi4+0xfa>
 80002ec:	2701      	movs	r7, #1
 80002ee:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f2:	fab7 fe87 	clz	lr, r7
 80002f6:	f1be 0f00 	cmp.w	lr, #0
 80002fa:	d134      	bne.n	8000366 <__udivmoddi4+0x16e>
 80002fc:	1beb      	subs	r3, r5, r7
 80002fe:	0c3a      	lsrs	r2, r7, #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb3 f8f2 	udiv	r8, r3, r2
 800030a:	0c25      	lsrs	r5, r4, #16
 800030c:	fb02 3318 	mls	r3, r2, r8, r3
 8000310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000314:	fb0c f308 	mul.w	r3, ip, r8
 8000318:	42ab      	cmp	r3, r5
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x134>
 800031c:	19ed      	adds	r5, r5, r7
 800031e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x132>
 8000324:	42ab      	cmp	r3, r5
 8000326:	f200 80d1 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 800032a:	4680      	mov	r8, r0
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb5 f0f2 	udiv	r0, r5, r2
 8000334:	fb02 5510 	mls	r5, r2, r0, r5
 8000338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800033c:	fb0c fc00 	mul.w	ip, ip, r0
 8000340:	45a4      	cmp	ip, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x15c>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x15a>
 800034c:	45a4      	cmp	ip, r4
 800034e:	f200 80b8 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800035c:	e79d      	b.n	800029a <__udivmoddi4+0xa2>
 800035e:	4631      	mov	r1, r6
 8000360:	4630      	mov	r0, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	f1ce 0420 	rsb	r4, lr, #32
 800036a:	fa05 f30e 	lsl.w	r3, r5, lr
 800036e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000372:	fa20 f804 	lsr.w	r8, r0, r4
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa25 f404 	lsr.w	r4, r5, r4
 800037c:	ea48 0803 	orr.w	r8, r8, r3
 8000380:	fbb4 f1f2 	udiv	r1, r4, r2
 8000384:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000388:	fb02 4411 	mls	r4, r2, r1, r4
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000394:	fb01 f30c 	mul.w	r3, r1, ip
 8000398:	42ab      	cmp	r3, r5
 800039a:	fa00 f40e 	lsl.w	r4, r0, lr
 800039e:	d909      	bls.n	80003b4 <__udivmoddi4+0x1bc>
 80003a0:	19ed      	adds	r5, r5, r7
 80003a2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a6:	f080 808a 	bcs.w	80004be <__udivmoddi4+0x2c6>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	f240 8087 	bls.w	80004be <__udivmoddi4+0x2c6>
 80003b0:	3902      	subs	r1, #2
 80003b2:	443d      	add	r5, r7
 80003b4:	1aeb      	subs	r3, r5, r3
 80003b6:	fa1f f588 	uxth.w	r5, r8
 80003ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80003be:	fb02 3310 	mls	r3, r2, r0, r3
 80003c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003c6:	fb00 f30c 	mul.w	r3, r0, ip
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x1e6>
 80003ce:	19ed      	adds	r5, r5, r7
 80003d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d4:	d26f      	bcs.n	80004b6 <__udivmoddi4+0x2be>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d96d      	bls.n	80004b6 <__udivmoddi4+0x2be>
 80003da:	3802      	subs	r0, #2
 80003dc:	443d      	add	r5, r7
 80003de:	1aeb      	subs	r3, r5, r3
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	e78f      	b.n	8000306 <__udivmoddi4+0x10e>
 80003e6:	f1c1 0720 	rsb	r7, r1, #32
 80003ea:	fa22 f807 	lsr.w	r8, r2, r7
 80003ee:	408b      	lsls	r3, r1
 80003f0:	fa05 f401 	lsl.w	r4, r5, r1
 80003f4:	ea48 0303 	orr.w	r3, r8, r3
 80003f8:	fa20 fe07 	lsr.w	lr, r0, r7
 80003fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000400:	40fd      	lsrs	r5, r7
 8000402:	ea4e 0e04 	orr.w	lr, lr, r4
 8000406:	fbb5 f9fc 	udiv	r9, r5, ip
 800040a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800040e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000412:	fa1f f883 	uxth.w	r8, r3
 8000416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041a:	fb09 f408 	mul.w	r4, r9, r8
 800041e:	42ac      	cmp	r4, r5
 8000420:	fa02 f201 	lsl.w	r2, r2, r1
 8000424:	fa00 fa01 	lsl.w	sl, r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x244>
 800042a:	18ed      	adds	r5, r5, r3
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d243      	bcs.n	80004ba <__udivmoddi4+0x2c2>
 8000432:	42ac      	cmp	r4, r5
 8000434:	d941      	bls.n	80004ba <__udivmoddi4+0x2c2>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	441d      	add	r5, r3
 800043c:	1b2d      	subs	r5, r5, r4
 800043e:	fa1f fe8e 	uxth.w	lr, lr
 8000442:	fbb5 f0fc 	udiv	r0, r5, ip
 8000446:	fb0c 5510 	mls	r5, ip, r0, r5
 800044a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45a0      	cmp	r8, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x26e>
 8000456:	18e4      	adds	r4, r4, r3
 8000458:	f100 35ff 	add.w	r5, r0, #4294967295
 800045c:	d229      	bcs.n	80004b2 <__udivmoddi4+0x2ba>
 800045e:	45a0      	cmp	r8, r4
 8000460:	d927      	bls.n	80004b2 <__udivmoddi4+0x2ba>
 8000462:	3802      	subs	r0, #2
 8000464:	441c      	add	r4, r3
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba4 0408 	sub.w	r4, r4, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454c      	cmp	r4, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	464d      	mov	r5, r9
 8000478:	d315      	bcc.n	80004a6 <__udivmoddi4+0x2ae>
 800047a:	d012      	beq.n	80004a2 <__udivmoddi4+0x2aa>
 800047c:	b156      	cbz	r6, 8000494 <__udivmoddi4+0x29c>
 800047e:	ebba 030e 	subs.w	r3, sl, lr
 8000482:	eb64 0405 	sbc.w	r4, r4, r5
 8000486:	fa04 f707 	lsl.w	r7, r4, r7
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431f      	orrs	r7, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	6037      	str	r7, [r6, #0]
 8000492:	6074      	str	r4, [r6, #4]
 8000494:	2100      	movs	r1, #0
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	4618      	mov	r0, r3
 800049c:	e6f8      	b.n	8000290 <__udivmoddi4+0x98>
 800049e:	4690      	mov	r8, r2
 80004a0:	e6e0      	b.n	8000264 <__udivmoddi4+0x6c>
 80004a2:	45c2      	cmp	sl, r8
 80004a4:	d2ea      	bcs.n	800047c <__udivmoddi4+0x284>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 0503 	sbc.w	r5, r9, r3
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e4      	b.n	800047c <__udivmoddi4+0x284>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d7      	b.n	8000466 <__udivmoddi4+0x26e>
 80004b6:	4640      	mov	r0, r8
 80004b8:	e791      	b.n	80003de <__udivmoddi4+0x1e6>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7be      	b.n	800043c <__udivmoddi4+0x244>
 80004be:	4601      	mov	r1, r0
 80004c0:	e778      	b.n	80003b4 <__udivmoddi4+0x1bc>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	e745      	b.n	8000354 <__udivmoddi4+0x15c>
 80004c8:	4608      	mov	r0, r1
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xe6>
 80004cc:	f1a8 0802 	sub.w	r8, r8, #2
 80004d0:	443d      	add	r5, r7
 80004d2:	e72b      	b.n	800032c <__udivmoddi4+0x134>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004dc:	4a0e      	ldr	r2, [pc, #56]	; (8000518 <HAL_Init+0x40>)
 80004de:	4b0e      	ldr	r3, [pc, #56]	; (8000518 <HAL_Init+0x40>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004e8:	4a0b      	ldr	r2, [pc, #44]	; (8000518 <HAL_Init+0x40>)
 80004ea:	4b0b      	ldr	r3, [pc, #44]	; (8000518 <HAL_Init+0x40>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004f4:	4a08      	ldr	r2, [pc, #32]	; (8000518 <HAL_Init+0x40>)
 80004f6:	4b08      	ldr	r3, [pc, #32]	; (8000518 <HAL_Init+0x40>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000500:	2003      	movs	r0, #3
 8000502:	f000 f94b 	bl	800079c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000506:	2000      	movs	r0, #0
 8000508:	f000 f808 	bl	800051c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800050c:	f006 f820 	bl	8006550 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000510:	2300      	movs	r3, #0
}
 8000512:	4618      	mov	r0, r3
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40023c00 	.word	0x40023c00

0800051c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000524:	4b12      	ldr	r3, [pc, #72]	; (8000570 <HAL_InitTick+0x54>)
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	4b12      	ldr	r3, [pc, #72]	; (8000574 <HAL_InitTick+0x58>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	4619      	mov	r1, r3
 800052e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000532:	fbb3 f3f1 	udiv	r3, r3, r1
 8000536:	fbb2 f3f3 	udiv	r3, r2, r3
 800053a:	4618      	mov	r0, r3
 800053c:	f000 f963 	bl	8000806 <HAL_SYSTICK_Config>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000546:	2301      	movs	r3, #1
 8000548:	e00e      	b.n	8000568 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	2b0f      	cmp	r3, #15
 800054e:	d80a      	bhi.n	8000566 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000550:	2200      	movs	r2, #0
 8000552:	6879      	ldr	r1, [r7, #4]
 8000554:	f04f 30ff 	mov.w	r0, #4294967295
 8000558:	f000 f92b 	bl	80007b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800055c:	4a06      	ldr	r2, [pc, #24]	; (8000578 <HAL_InitTick+0x5c>)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000562:	2300      	movs	r3, #0
 8000564:	e000      	b.n	8000568 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000566:	2301      	movs	r3, #1
}
 8000568:	4618      	mov	r0, r3
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	20000038 	.word	0x20000038
 8000574:	20000004 	.word	0x20000004
 8000578:	20000000 	.word	0x20000000

0800057c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000580:	4b06      	ldr	r3, [pc, #24]	; (800059c <HAL_IncTick+0x20>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	461a      	mov	r2, r3
 8000586:	4b06      	ldr	r3, [pc, #24]	; (80005a0 <HAL_IncTick+0x24>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4413      	add	r3, r2
 800058c:	4a04      	ldr	r2, [pc, #16]	; (80005a0 <HAL_IncTick+0x24>)
 800058e:	6013      	str	r3, [r2, #0]
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	20000004 	.word	0x20000004
 80005a0:	200004e4 	.word	0x200004e4

080005a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  return uwTick;
 80005a8:	4b03      	ldr	r3, [pc, #12]	; (80005b8 <HAL_GetTick+0x14>)
 80005aa:	681b      	ldr	r3, [r3, #0]
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	200004e4 	.word	0x200004e4

080005bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005c4:	f7ff ffee 	bl	80005a4 <HAL_GetTick>
 80005c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005d4:	d005      	beq.n	80005e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005d6:	4b09      	ldr	r3, [pc, #36]	; (80005fc <HAL_Delay+0x40>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	461a      	mov	r2, r3
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4413      	add	r3, r2
 80005e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005e2:	bf00      	nop
 80005e4:	f7ff ffde 	bl	80005a4 <HAL_GetTick>
 80005e8:	4602      	mov	r2, r0
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	1ad2      	subs	r2, r2, r3
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d3f7      	bcc.n	80005e4 <HAL_Delay+0x28>
  {
  }
}
 80005f4:	bf00      	nop
 80005f6:	3710      	adds	r7, #16
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000004 	.word	0x20000004

08000600 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000600:	b480      	push	{r7}
 8000602:	b085      	sub	sp, #20
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	f003 0307 	and.w	r3, r3, #7
 800060e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000610:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <__NVIC_SetPriorityGrouping+0x44>)
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000616:	68ba      	ldr	r2, [r7, #8]
 8000618:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800061c:	4013      	ands	r3, r2
 800061e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000628:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800062c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000632:	4a04      	ldr	r2, [pc, #16]	; (8000644 <__NVIC_SetPriorityGrouping+0x44>)
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	60d3      	str	r3, [r2, #12]
}
 8000638:	bf00      	nop
 800063a:	3714      	adds	r7, #20
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr
 8000644:	e000ed00 	.word	0xe000ed00

08000648 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800064c:	4b04      	ldr	r3, [pc, #16]	; (8000660 <__NVIC_GetPriorityGrouping+0x18>)
 800064e:	68db      	ldr	r3, [r3, #12]
 8000650:	0a1b      	lsrs	r3, r3, #8
 8000652:	f003 0307 	and.w	r3, r3, #7
}
 8000656:	4618      	mov	r0, r3
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	2b00      	cmp	r3, #0
 8000674:	db0b      	blt.n	800068e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000676:	4909      	ldr	r1, [pc, #36]	; (800069c <__NVIC_EnableIRQ+0x38>)
 8000678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067c:	095b      	lsrs	r3, r3, #5
 800067e:	79fa      	ldrb	r2, [r7, #7]
 8000680:	f002 021f 	and.w	r2, r2, #31
 8000684:	2001      	movs	r0, #1
 8000686:	fa00 f202 	lsl.w	r2, r0, r2
 800068a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800068e:	bf00      	nop
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	e000e100 	.word	0xe000e100

080006a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	4603      	mov	r3, r0
 80006a8:	6039      	str	r1, [r7, #0]
 80006aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	db0a      	blt.n	80006ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b4:	490d      	ldr	r1, [pc, #52]	; (80006ec <__NVIC_SetPriority+0x4c>)
 80006b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ba:	683a      	ldr	r2, [r7, #0]
 80006bc:	b2d2      	uxtb	r2, r2
 80006be:	0112      	lsls	r2, r2, #4
 80006c0:	b2d2      	uxtb	r2, r2
 80006c2:	440b      	add	r3, r1
 80006c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006c8:	e00a      	b.n	80006e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ca:	4909      	ldr	r1, [pc, #36]	; (80006f0 <__NVIC_SetPriority+0x50>)
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	f003 030f 	and.w	r3, r3, #15
 80006d2:	3b04      	subs	r3, #4
 80006d4:	683a      	ldr	r2, [r7, #0]
 80006d6:	b2d2      	uxtb	r2, r2
 80006d8:	0112      	lsls	r2, r2, #4
 80006da:	b2d2      	uxtb	r2, r2
 80006dc:	440b      	add	r3, r1
 80006de:	761a      	strb	r2, [r3, #24]
}
 80006e0:	bf00      	nop
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	e000e100 	.word	0xe000e100
 80006f0:	e000ed00 	.word	0xe000ed00

080006f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b089      	sub	sp, #36	; 0x24
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	f003 0307 	and.w	r3, r3, #7
 8000706:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000708:	69fb      	ldr	r3, [r7, #28]
 800070a:	f1c3 0307 	rsb	r3, r3, #7
 800070e:	2b04      	cmp	r3, #4
 8000710:	bf28      	it	cs
 8000712:	2304      	movcs	r3, #4
 8000714:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000716:	69fb      	ldr	r3, [r7, #28]
 8000718:	3304      	adds	r3, #4
 800071a:	2b06      	cmp	r3, #6
 800071c:	d902      	bls.n	8000724 <NVIC_EncodePriority+0x30>
 800071e:	69fb      	ldr	r3, [r7, #28]
 8000720:	3b03      	subs	r3, #3
 8000722:	e000      	b.n	8000726 <NVIC_EncodePriority+0x32>
 8000724:	2300      	movs	r3, #0
 8000726:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000728:	2201      	movs	r2, #1
 800072a:	69bb      	ldr	r3, [r7, #24]
 800072c:	fa02 f303 	lsl.w	r3, r2, r3
 8000730:	1e5a      	subs	r2, r3, #1
 8000732:	68bb      	ldr	r3, [r7, #8]
 8000734:	401a      	ands	r2, r3
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800073a:	2101      	movs	r1, #1
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	fa01 f303 	lsl.w	r3, r1, r3
 8000742:	1e59      	subs	r1, r3, #1
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000748:	4313      	orrs	r3, r2
         );
}
 800074a:	4618      	mov	r0, r3
 800074c:	3724      	adds	r7, #36	; 0x24
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
	...

08000758 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	3b01      	subs	r3, #1
 8000764:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000768:	d301      	bcc.n	800076e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800076a:	2301      	movs	r3, #1
 800076c:	e00f      	b.n	800078e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800076e:	4a0a      	ldr	r2, [pc, #40]	; (8000798 <SysTick_Config+0x40>)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	3b01      	subs	r3, #1
 8000774:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000776:	210f      	movs	r1, #15
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f7ff ff90 	bl	80006a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000780:	4b05      	ldr	r3, [pc, #20]	; (8000798 <SysTick_Config+0x40>)
 8000782:	2200      	movs	r2, #0
 8000784:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000786:	4b04      	ldr	r3, [pc, #16]	; (8000798 <SysTick_Config+0x40>)
 8000788:	2207      	movs	r2, #7
 800078a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800078c:	2300      	movs	r3, #0
}
 800078e:	4618      	mov	r0, r3
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	e000e010 	.word	0xe000e010

0800079c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f7ff ff2b 	bl	8000600 <__NVIC_SetPriorityGrouping>
}
 80007aa:	bf00      	nop
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b086      	sub	sp, #24
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	4603      	mov	r3, r0
 80007ba:	60b9      	str	r1, [r7, #8]
 80007bc:	607a      	str	r2, [r7, #4]
 80007be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007c4:	f7ff ff40 	bl	8000648 <__NVIC_GetPriorityGrouping>
 80007c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	68b9      	ldr	r1, [r7, #8]
 80007ce:	6978      	ldr	r0, [r7, #20]
 80007d0:	f7ff ff90 	bl	80006f4 <NVIC_EncodePriority>
 80007d4:	4602      	mov	r2, r0
 80007d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007da:	4611      	mov	r1, r2
 80007dc:	4618      	mov	r0, r3
 80007de:	f7ff ff5f 	bl	80006a0 <__NVIC_SetPriority>
}
 80007e2:	bf00      	nop
 80007e4:	3718      	adds	r7, #24
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}

080007ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ea:	b580      	push	{r7, lr}
 80007ec:	b082      	sub	sp, #8
 80007ee:	af00      	add	r7, sp, #0
 80007f0:	4603      	mov	r3, r0
 80007f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff ff33 	bl	8000664 <__NVIC_EnableIRQ>
}
 80007fe:	bf00      	nop
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	b082      	sub	sp, #8
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800080e:	6878      	ldr	r0, [r7, #4]
 8000810:	f7ff ffa2 	bl	8000758 <SysTick_Config>
 8000814:	4603      	mov	r3, r0
}
 8000816:	4618      	mov	r0, r3
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
	...

08000820 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000820:	b480      	push	{r7}
 8000822:	b089      	sub	sp, #36	; 0x24
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
 8000828:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800082e:	2300      	movs	r3, #0
 8000830:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000832:	2300      	movs	r3, #0
 8000834:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]
 800083a:	e16b      	b.n	8000b14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800083c:	2201      	movs	r2, #1
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	fa02 f303 	lsl.w	r3, r2, r3
 8000844:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	697b      	ldr	r3, [r7, #20]
 800084c:	4013      	ands	r3, r2
 800084e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000850:	693a      	ldr	r2, [r7, #16]
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	429a      	cmp	r2, r3
 8000856:	f040 815a 	bne.w	8000b0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	2b02      	cmp	r3, #2
 8000860:	d003      	beq.n	800086a <HAL_GPIO_Init+0x4a>
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	2b12      	cmp	r3, #18
 8000868:	d123      	bne.n	80008b2 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800086a:	69fb      	ldr	r3, [r7, #28]
 800086c:	08da      	lsrs	r2, r3, #3
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	3208      	adds	r2, #8
 8000872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000876:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	f003 0307 	and.w	r3, r3, #7
 800087e:	009b      	lsls	r3, r3, #2
 8000880:	220f      	movs	r2, #15
 8000882:	fa02 f303 	lsl.w	r3, r2, r3
 8000886:	43db      	mvns	r3, r3
 8000888:	69ba      	ldr	r2, [r7, #24]
 800088a:	4013      	ands	r3, r2
 800088c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	691a      	ldr	r2, [r3, #16]
 8000892:	69fb      	ldr	r3, [r7, #28]
 8000894:	f003 0307 	and.w	r3, r3, #7
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	fa02 f303 	lsl.w	r3, r2, r3
 800089e:	69ba      	ldr	r2, [r7, #24]
 80008a0:	4313      	orrs	r3, r2
 80008a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80008a4:	69fb      	ldr	r3, [r7, #28]
 80008a6:	08da      	lsrs	r2, r3, #3
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	3208      	adds	r2, #8
 80008ac:	69b9      	ldr	r1, [r7, #24]
 80008ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80008b8:	69fb      	ldr	r3, [r7, #28]
 80008ba:	005b      	lsls	r3, r3, #1
 80008bc:	2203      	movs	r2, #3
 80008be:	fa02 f303 	lsl.w	r3, r2, r3
 80008c2:	43db      	mvns	r3, r3
 80008c4:	69ba      	ldr	r2, [r7, #24]
 80008c6:	4013      	ands	r3, r2
 80008c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	f003 0203 	and.w	r2, r3, #3
 80008d2:	69fb      	ldr	r3, [r7, #28]
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	fa02 f303 	lsl.w	r3, r2, r3
 80008da:	69ba      	ldr	r2, [r7, #24]
 80008dc:	4313      	orrs	r3, r2
 80008de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	69ba      	ldr	r2, [r7, #24]
 80008e4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d00b      	beq.n	8000906 <HAL_GPIO_Init+0xe6>
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	2b02      	cmp	r3, #2
 80008f4:	d007      	beq.n	8000906 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008fa:	2b11      	cmp	r3, #17
 80008fc:	d003      	beq.n	8000906 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	2b12      	cmp	r3, #18
 8000904:	d130      	bne.n	8000968 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	689b      	ldr	r3, [r3, #8]
 800090a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800090c:	69fb      	ldr	r3, [r7, #28]
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	2203      	movs	r2, #3
 8000912:	fa02 f303 	lsl.w	r3, r2, r3
 8000916:	43db      	mvns	r3, r3
 8000918:	69ba      	ldr	r2, [r7, #24]
 800091a:	4013      	ands	r3, r2
 800091c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	68da      	ldr	r2, [r3, #12]
 8000922:	69fb      	ldr	r3, [r7, #28]
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	fa02 f303 	lsl.w	r3, r2, r3
 800092a:	69ba      	ldr	r2, [r7, #24]
 800092c:	4313      	orrs	r3, r2
 800092e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	69ba      	ldr	r2, [r7, #24]
 8000934:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800093c:	2201      	movs	r2, #1
 800093e:	69fb      	ldr	r3, [r7, #28]
 8000940:	fa02 f303 	lsl.w	r3, r2, r3
 8000944:	43db      	mvns	r3, r3
 8000946:	69ba      	ldr	r2, [r7, #24]
 8000948:	4013      	ands	r3, r2
 800094a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	091b      	lsrs	r3, r3, #4
 8000952:	f003 0201 	and.w	r2, r3, #1
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	fa02 f303 	lsl.w	r3, r2, r3
 800095c:	69ba      	ldr	r2, [r7, #24]
 800095e:	4313      	orrs	r3, r2
 8000960:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	69ba      	ldr	r2, [r7, #24]
 8000966:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800096e:	69fb      	ldr	r3, [r7, #28]
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	2203      	movs	r2, #3
 8000974:	fa02 f303 	lsl.w	r3, r2, r3
 8000978:	43db      	mvns	r3, r3
 800097a:	69ba      	ldr	r2, [r7, #24]
 800097c:	4013      	ands	r3, r2
 800097e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	689a      	ldr	r2, [r3, #8]
 8000984:	69fb      	ldr	r3, [r7, #28]
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	fa02 f303 	lsl.w	r3, r2, r3
 800098c:	69ba      	ldr	r2, [r7, #24]
 800098e:	4313      	orrs	r3, r2
 8000990:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	69ba      	ldr	r2, [r7, #24]
 8000996:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	f000 80b4 	beq.w	8000b0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	60fb      	str	r3, [r7, #12]
 80009aa:	4a5f      	ldr	r2, [pc, #380]	; (8000b28 <HAL_GPIO_Init+0x308>)
 80009ac:	4b5e      	ldr	r3, [pc, #376]	; (8000b28 <HAL_GPIO_Init+0x308>)
 80009ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009b4:	6453      	str	r3, [r2, #68]	; 0x44
 80009b6:	4b5c      	ldr	r3, [pc, #368]	; (8000b28 <HAL_GPIO_Init+0x308>)
 80009b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80009c2:	4a5a      	ldr	r2, [pc, #360]	; (8000b2c <HAL_GPIO_Init+0x30c>)
 80009c4:	69fb      	ldr	r3, [r7, #28]
 80009c6:	089b      	lsrs	r3, r3, #2
 80009c8:	3302      	adds	r3, #2
 80009ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80009d0:	69fb      	ldr	r3, [r7, #28]
 80009d2:	f003 0303 	and.w	r3, r3, #3
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	220f      	movs	r2, #15
 80009da:	fa02 f303 	lsl.w	r3, r2, r3
 80009de:	43db      	mvns	r3, r3
 80009e0:	69ba      	ldr	r2, [r7, #24]
 80009e2:	4013      	ands	r3, r2
 80009e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4a51      	ldr	r2, [pc, #324]	; (8000b30 <HAL_GPIO_Init+0x310>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d02b      	beq.n	8000a46 <HAL_GPIO_Init+0x226>
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4a50      	ldr	r2, [pc, #320]	; (8000b34 <HAL_GPIO_Init+0x314>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d025      	beq.n	8000a42 <HAL_GPIO_Init+0x222>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a4f      	ldr	r2, [pc, #316]	; (8000b38 <HAL_GPIO_Init+0x318>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d01f      	beq.n	8000a3e <HAL_GPIO_Init+0x21e>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a4e      	ldr	r2, [pc, #312]	; (8000b3c <HAL_GPIO_Init+0x31c>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d019      	beq.n	8000a3a <HAL_GPIO_Init+0x21a>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a4d      	ldr	r2, [pc, #308]	; (8000b40 <HAL_GPIO_Init+0x320>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d013      	beq.n	8000a36 <HAL_GPIO_Init+0x216>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	4a4c      	ldr	r2, [pc, #304]	; (8000b44 <HAL_GPIO_Init+0x324>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d00d      	beq.n	8000a32 <HAL_GPIO_Init+0x212>
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4a4b      	ldr	r2, [pc, #300]	; (8000b48 <HAL_GPIO_Init+0x328>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d007      	beq.n	8000a2e <HAL_GPIO_Init+0x20e>
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4a4a      	ldr	r2, [pc, #296]	; (8000b4c <HAL_GPIO_Init+0x32c>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d101      	bne.n	8000a2a <HAL_GPIO_Init+0x20a>
 8000a26:	2307      	movs	r3, #7
 8000a28:	e00e      	b.n	8000a48 <HAL_GPIO_Init+0x228>
 8000a2a:	2308      	movs	r3, #8
 8000a2c:	e00c      	b.n	8000a48 <HAL_GPIO_Init+0x228>
 8000a2e:	2306      	movs	r3, #6
 8000a30:	e00a      	b.n	8000a48 <HAL_GPIO_Init+0x228>
 8000a32:	2305      	movs	r3, #5
 8000a34:	e008      	b.n	8000a48 <HAL_GPIO_Init+0x228>
 8000a36:	2304      	movs	r3, #4
 8000a38:	e006      	b.n	8000a48 <HAL_GPIO_Init+0x228>
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	e004      	b.n	8000a48 <HAL_GPIO_Init+0x228>
 8000a3e:	2302      	movs	r3, #2
 8000a40:	e002      	b.n	8000a48 <HAL_GPIO_Init+0x228>
 8000a42:	2301      	movs	r3, #1
 8000a44:	e000      	b.n	8000a48 <HAL_GPIO_Init+0x228>
 8000a46:	2300      	movs	r3, #0
 8000a48:	69fa      	ldr	r2, [r7, #28]
 8000a4a:	f002 0203 	and.w	r2, r2, #3
 8000a4e:	0092      	lsls	r2, r2, #2
 8000a50:	4093      	lsls	r3, r2
 8000a52:	69ba      	ldr	r2, [r7, #24]
 8000a54:	4313      	orrs	r3, r2
 8000a56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a58:	4934      	ldr	r1, [pc, #208]	; (8000b2c <HAL_GPIO_Init+0x30c>)
 8000a5a:	69fb      	ldr	r3, [r7, #28]
 8000a5c:	089b      	lsrs	r3, r3, #2
 8000a5e:	3302      	adds	r3, #2
 8000a60:	69ba      	ldr	r2, [r7, #24]
 8000a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a66:	4b3a      	ldr	r3, [pc, #232]	; (8000b50 <HAL_GPIO_Init+0x330>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a6c:	693b      	ldr	r3, [r7, #16]
 8000a6e:	43db      	mvns	r3, r3
 8000a70:	69ba      	ldr	r2, [r7, #24]
 8000a72:	4013      	ands	r3, r2
 8000a74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d003      	beq.n	8000a8a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000a82:	69ba      	ldr	r2, [r7, #24]
 8000a84:	693b      	ldr	r3, [r7, #16]
 8000a86:	4313      	orrs	r3, r2
 8000a88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000a8a:	4a31      	ldr	r2, [pc, #196]	; (8000b50 <HAL_GPIO_Init+0x330>)
 8000a8c:	69bb      	ldr	r3, [r7, #24]
 8000a8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a90:	4b2f      	ldr	r3, [pc, #188]	; (8000b50 <HAL_GPIO_Init+0x330>)
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	43db      	mvns	r3, r3
 8000a9a:	69ba      	ldr	r2, [r7, #24]
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d003      	beq.n	8000ab4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000aac:	69ba      	ldr	r2, [r7, #24]
 8000aae:	693b      	ldr	r3, [r7, #16]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ab4:	4a26      	ldr	r2, [pc, #152]	; (8000b50 <HAL_GPIO_Init+0x330>)
 8000ab6:	69bb      	ldr	r3, [r7, #24]
 8000ab8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000aba:	4b25      	ldr	r3, [pc, #148]	; (8000b50 <HAL_GPIO_Init+0x330>)
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	43db      	mvns	r3, r3
 8000ac4:	69ba      	ldr	r2, [r7, #24]
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d003      	beq.n	8000ade <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000ad6:	69ba      	ldr	r2, [r7, #24]
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	4313      	orrs	r3, r2
 8000adc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ade:	4a1c      	ldr	r2, [pc, #112]	; (8000b50 <HAL_GPIO_Init+0x330>)
 8000ae0:	69bb      	ldr	r3, [r7, #24]
 8000ae2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	; (8000b50 <HAL_GPIO_Init+0x330>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	43db      	mvns	r3, r3
 8000aee:	69ba      	ldr	r2, [r7, #24]
 8000af0:	4013      	ands	r3, r2
 8000af2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d003      	beq.n	8000b08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000b00:	69ba      	ldr	r2, [r7, #24]
 8000b02:	693b      	ldr	r3, [r7, #16]
 8000b04:	4313      	orrs	r3, r2
 8000b06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b08:	4a11      	ldr	r2, [pc, #68]	; (8000b50 <HAL_GPIO_Init+0x330>)
 8000b0a:	69bb      	ldr	r3, [r7, #24]
 8000b0c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	3301      	adds	r3, #1
 8000b12:	61fb      	str	r3, [r7, #28]
 8000b14:	69fb      	ldr	r3, [r7, #28]
 8000b16:	2b0f      	cmp	r3, #15
 8000b18:	f67f ae90 	bls.w	800083c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b1c:	bf00      	nop
 8000b1e:	3724      	adds	r7, #36	; 0x24
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	40023800 	.word	0x40023800
 8000b2c:	40013800 	.word	0x40013800
 8000b30:	40020000 	.word	0x40020000
 8000b34:	40020400 	.word	0x40020400
 8000b38:	40020800 	.word	0x40020800
 8000b3c:	40020c00 	.word	0x40020c00
 8000b40:	40021000 	.word	0x40021000
 8000b44:	40021400 	.word	0x40021400
 8000b48:	40021800 	.word	0x40021800
 8000b4c:	40021c00 	.word	0x40021c00
 8000b50:	40013c00 	.word	0x40013c00

08000b54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	460b      	mov	r3, r1
 8000b5e:	807b      	strh	r3, [r7, #2]
 8000b60:	4613      	mov	r3, r2
 8000b62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b64:	787b      	ldrb	r3, [r7, #1]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d003      	beq.n	8000b72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b6a:	887a      	ldrh	r2, [r7, #2]
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000b70:	e003      	b.n	8000b7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b72:	887b      	ldrh	r3, [r7, #2]
 8000b74:	041a      	lsls	r2, r3, #16
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	619a      	str	r2, [r3, #24]
}
 8000b7a:	bf00      	nop
 8000b7c:	370c      	adds	r7, #12
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
	...

08000b88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000b92:	4b08      	ldr	r3, [pc, #32]	; (8000bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b94:	695a      	ldr	r2, [r3, #20]
 8000b96:	88fb      	ldrh	r3, [r7, #6]
 8000b98:	4013      	ands	r3, r2
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d006      	beq.n	8000bac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b9e:	4a05      	ldr	r2, [pc, #20]	; (8000bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ba0:	88fb      	ldrh	r3, [r7, #6]
 8000ba2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000ba4:	88fb      	ldrh	r3, [r7, #6]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f005 fc96 	bl	80064d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8000bac:	bf00      	nop
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	40013c00 	.word	0x40013c00

08000bb8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bba:	b08d      	sub	sp, #52	; 0x34
 8000bbc:	af0a      	add	r7, sp, #40	; 0x28
 8000bbe:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d101      	bne.n	8000bca <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e048      	b.n	8000c5c <HAL_HCD_Init+0xa4>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d106      	bne.n	8000be4 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f005 fec2 	bl	8006968 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2203      	movs	r2, #3
 8000be8:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f002 fcd9 	bl	80035a8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	603b      	str	r3, [r7, #0]
 8000bfc:	687e      	ldr	r6, [r7, #4]
 8000bfe:	466d      	mov	r5, sp
 8000c00:	f106 0410 	add.w	r4, r6, #16
 8000c04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c0c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c10:	e885 0003 	stmia.w	r5, {r0, r1}
 8000c14:	1d33      	adds	r3, r6, #4
 8000c16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c18:	6838      	ldr	r0, [r7, #0]
 8000c1a:	f002 fc53 	bl	80034c4 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2101      	movs	r1, #1
 8000c24:	4618      	mov	r0, r3
 8000c26:	f002 fcd0 	bl	80035ca <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	603b      	str	r3, [r7, #0]
 8000c30:	687e      	ldr	r6, [r7, #4]
 8000c32:	466d      	mov	r5, sp
 8000c34:	f106 0410 	add.w	r4, r6, #16
 8000c38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c40:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c44:	e885 0003 	stmia.w	r5, {r0, r1}
 8000c48:	1d33      	adds	r3, r6, #4
 8000c4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c4c:	6838      	ldr	r0, [r7, #0]
 8000c4e:	f002 fde3 	bl	8003818 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2201      	movs	r2, #1
 8000c56:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8000c5a:	2300      	movs	r3, #0
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000c64 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8000c64:	b590      	push	{r4, r7, lr}
 8000c66:	b089      	sub	sp, #36	; 0x24
 8000c68:	af04      	add	r7, sp, #16
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	4608      	mov	r0, r1
 8000c6e:	4611      	mov	r1, r2
 8000c70:	461a      	mov	r2, r3
 8000c72:	4603      	mov	r3, r0
 8000c74:	70fb      	strb	r3, [r7, #3]
 8000c76:	460b      	mov	r3, r1
 8000c78:	70bb      	strb	r3, [r7, #2]
 8000c7a:	4613      	mov	r3, r2
 8000c7c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d101      	bne.n	8000c8c <HAL_HCD_HC_Init+0x28>
 8000c88:	2302      	movs	r3, #2
 8000c8a:	e07f      	b.n	8000d8c <HAL_HCD_HC_Init+0x128>
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2201      	movs	r2, #1
 8000c90:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8000c94:	78fa      	ldrb	r2, [r7, #3]
 8000c96:	6879      	ldr	r1, [r7, #4]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	4413      	add	r3, r2
 8000c9e:	00db      	lsls	r3, r3, #3
 8000ca0:	440b      	add	r3, r1
 8000ca2:	333d      	adds	r3, #61	; 0x3d
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8000ca8:	78fa      	ldrb	r2, [r7, #3]
 8000caa:	6879      	ldr	r1, [r7, #4]
 8000cac:	4613      	mov	r3, r2
 8000cae:	009b      	lsls	r3, r3, #2
 8000cb0:	4413      	add	r3, r2
 8000cb2:	00db      	lsls	r3, r3, #3
 8000cb4:	440b      	add	r3, r1
 8000cb6:	3338      	adds	r3, #56	; 0x38
 8000cb8:	787a      	ldrb	r2, [r7, #1]
 8000cba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8000cbc:	78fa      	ldrb	r2, [r7, #3]
 8000cbe:	6879      	ldr	r1, [r7, #4]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	4413      	add	r3, r2
 8000cc6:	00db      	lsls	r3, r3, #3
 8000cc8:	440b      	add	r3, r1
 8000cca:	3340      	adds	r3, #64	; 0x40
 8000ccc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000cce:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8000cd0:	78fa      	ldrb	r2, [r7, #3]
 8000cd2:	6879      	ldr	r1, [r7, #4]
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	4413      	add	r3, r2
 8000cda:	00db      	lsls	r3, r3, #3
 8000cdc:	440b      	add	r3, r1
 8000cde:	3339      	adds	r3, #57	; 0x39
 8000ce0:	78fa      	ldrb	r2, [r7, #3]
 8000ce2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8000ce4:	78fa      	ldrb	r2, [r7, #3]
 8000ce6:	6879      	ldr	r1, [r7, #4]
 8000ce8:	4613      	mov	r3, r2
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	4413      	add	r3, r2
 8000cee:	00db      	lsls	r3, r3, #3
 8000cf0:	440b      	add	r3, r1
 8000cf2:	333f      	adds	r3, #63	; 0x3f
 8000cf4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000cf8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8000cfa:	78fa      	ldrb	r2, [r7, #3]
 8000cfc:	78bb      	ldrb	r3, [r7, #2]
 8000cfe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d02:	b2d8      	uxtb	r0, r3
 8000d04:	6879      	ldr	r1, [r7, #4]
 8000d06:	4613      	mov	r3, r2
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	4413      	add	r3, r2
 8000d0c:	00db      	lsls	r3, r3, #3
 8000d0e:	440b      	add	r3, r1
 8000d10:	333a      	adds	r3, #58	; 0x3a
 8000d12:	4602      	mov	r2, r0
 8000d14:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8000d16:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	da0a      	bge.n	8000d34 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8000d1e:	78fa      	ldrb	r2, [r7, #3]
 8000d20:	6879      	ldr	r1, [r7, #4]
 8000d22:	4613      	mov	r3, r2
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	4413      	add	r3, r2
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	440b      	add	r3, r1
 8000d2c:	333b      	adds	r3, #59	; 0x3b
 8000d2e:	2201      	movs	r2, #1
 8000d30:	701a      	strb	r2, [r3, #0]
 8000d32:	e009      	b.n	8000d48 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8000d34:	78fa      	ldrb	r2, [r7, #3]
 8000d36:	6879      	ldr	r1, [r7, #4]
 8000d38:	4613      	mov	r3, r2
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	4413      	add	r3, r2
 8000d3e:	00db      	lsls	r3, r3, #3
 8000d40:	440b      	add	r3, r1
 8000d42:	333b      	adds	r3, #59	; 0x3b
 8000d44:	2200      	movs	r2, #0
 8000d46:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8000d48:	78fa      	ldrb	r2, [r7, #3]
 8000d4a:	6879      	ldr	r1, [r7, #4]
 8000d4c:	4613      	mov	r3, r2
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	4413      	add	r3, r2
 8000d52:	00db      	lsls	r3, r3, #3
 8000d54:	440b      	add	r3, r1
 8000d56:	333c      	adds	r3, #60	; 0x3c
 8000d58:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000d5c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6818      	ldr	r0, [r3, #0]
 8000d62:	787c      	ldrb	r4, [r7, #1]
 8000d64:	78ba      	ldrb	r2, [r7, #2]
 8000d66:	78f9      	ldrb	r1, [r7, #3]
 8000d68:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000d6a:	9302      	str	r3, [sp, #8]
 8000d6c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000d70:	9301      	str	r3, [sp, #4]
 8000d72:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d76:	9300      	str	r3, [sp, #0]
 8000d78:	4623      	mov	r3, r4
 8000d7a:	f002 fed7 	bl	8003b2c <USB_HC_Init>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2200      	movs	r2, #0
 8000d86:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3714      	adds	r7, #20
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd90      	pop	{r4, r7, pc}

08000d94 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8000da0:	2300      	movs	r3, #0
 8000da2:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d101      	bne.n	8000db2 <HAL_HCD_HC_Halt+0x1e>
 8000dae:	2302      	movs	r3, #2
 8000db0:	e00f      	b.n	8000dd2 <HAL_HCD_HC_Halt+0x3e>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2201      	movs	r2, #1
 8000db6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	78fa      	ldrb	r2, [r7, #3]
 8000dc0:	4611      	mov	r1, r2
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f003 f91d 	bl	8004002 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
	...

08000ddc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	4608      	mov	r0, r1
 8000de6:	4611      	mov	r1, r2
 8000de8:	461a      	mov	r2, r3
 8000dea:	4603      	mov	r3, r0
 8000dec:	70fb      	strb	r3, [r7, #3]
 8000dee:	460b      	mov	r3, r1
 8000df0:	70bb      	strb	r3, [r7, #2]
 8000df2:	4613      	mov	r3, r2
 8000df4:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8000df6:	78fa      	ldrb	r2, [r7, #3]
 8000df8:	6879      	ldr	r1, [r7, #4]
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	4413      	add	r3, r2
 8000e00:	00db      	lsls	r3, r3, #3
 8000e02:	440b      	add	r3, r1
 8000e04:	333b      	adds	r3, #59	; 0x3b
 8000e06:	78ba      	ldrb	r2, [r7, #2]
 8000e08:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8000e0a:	78fa      	ldrb	r2, [r7, #3]
 8000e0c:	6879      	ldr	r1, [r7, #4]
 8000e0e:	4613      	mov	r3, r2
 8000e10:	009b      	lsls	r3, r3, #2
 8000e12:	4413      	add	r3, r2
 8000e14:	00db      	lsls	r3, r3, #3
 8000e16:	440b      	add	r3, r1
 8000e18:	333f      	adds	r3, #63	; 0x3f
 8000e1a:	787a      	ldrb	r2, [r7, #1]
 8000e1c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8000e1e:	7c3b      	ldrb	r3, [r7, #16]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d10a      	bne.n	8000e3a <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8000e24:	78fa      	ldrb	r2, [r7, #3]
 8000e26:	6879      	ldr	r1, [r7, #4]
 8000e28:	4613      	mov	r3, r2
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	4413      	add	r3, r2
 8000e2e:	00db      	lsls	r3, r3, #3
 8000e30:	440b      	add	r3, r1
 8000e32:	3342      	adds	r3, #66	; 0x42
 8000e34:	2203      	movs	r2, #3
 8000e36:	701a      	strb	r2, [r3, #0]
 8000e38:	e009      	b.n	8000e4e <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000e3a:	78fa      	ldrb	r2, [r7, #3]
 8000e3c:	6879      	ldr	r1, [r7, #4]
 8000e3e:	4613      	mov	r3, r2
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	4413      	add	r3, r2
 8000e44:	00db      	lsls	r3, r3, #3
 8000e46:	440b      	add	r3, r1
 8000e48:	3342      	adds	r3, #66	; 0x42
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8000e4e:	787b      	ldrb	r3, [r7, #1]
 8000e50:	2b03      	cmp	r3, #3
 8000e52:	f200 80d6 	bhi.w	8001002 <HAL_HCD_HC_SubmitRequest+0x226>
 8000e56:	a201      	add	r2, pc, #4	; (adr r2, 8000e5c <HAL_HCD_HC_SubmitRequest+0x80>)
 8000e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e5c:	08000e6d 	.word	0x08000e6d
 8000e60:	08000fed 	.word	0x08000fed
 8000e64:	08000ed9 	.word	0x08000ed9
 8000e68:	08000f63 	.word	0x08000f63
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8000e6c:	7c3b      	ldrb	r3, [r7, #16]
 8000e6e:	2b01      	cmp	r3, #1
 8000e70:	f040 80c9 	bne.w	8001006 <HAL_HCD_HC_SubmitRequest+0x22a>
 8000e74:	78bb      	ldrb	r3, [r7, #2]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f040 80c5 	bne.w	8001006 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8000e7c:	8b3b      	ldrh	r3, [r7, #24]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d109      	bne.n	8000e96 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8000e82:	78fa      	ldrb	r2, [r7, #3]
 8000e84:	6879      	ldr	r1, [r7, #4]
 8000e86:	4613      	mov	r3, r2
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	4413      	add	r3, r2
 8000e8c:	00db      	lsls	r3, r3, #3
 8000e8e:	440b      	add	r3, r1
 8000e90:	3351      	adds	r3, #81	; 0x51
 8000e92:	2201      	movs	r2, #1
 8000e94:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000e96:	78fa      	ldrb	r2, [r7, #3]
 8000e98:	6879      	ldr	r1, [r7, #4]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	4413      	add	r3, r2
 8000ea0:	00db      	lsls	r3, r3, #3
 8000ea2:	440b      	add	r3, r1
 8000ea4:	3351      	adds	r3, #81	; 0x51
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d10a      	bne.n	8000ec2 <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000eac:	78fa      	ldrb	r2, [r7, #3]
 8000eae:	6879      	ldr	r1, [r7, #4]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	4413      	add	r3, r2
 8000eb6:	00db      	lsls	r3, r3, #3
 8000eb8:	440b      	add	r3, r1
 8000eba:	3342      	adds	r3, #66	; 0x42
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000ec0:	e0a1      	b.n	8001006 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000ec2:	78fa      	ldrb	r2, [r7, #3]
 8000ec4:	6879      	ldr	r1, [r7, #4]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	4413      	add	r3, r2
 8000ecc:	00db      	lsls	r3, r3, #3
 8000ece:	440b      	add	r3, r1
 8000ed0:	3342      	adds	r3, #66	; 0x42
 8000ed2:	2202      	movs	r2, #2
 8000ed4:	701a      	strb	r2, [r3, #0]
      break;
 8000ed6:	e096      	b.n	8001006 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8000ed8:	78bb      	ldrb	r3, [r7, #2]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d120      	bne.n	8000f20 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000ede:	78fa      	ldrb	r2, [r7, #3]
 8000ee0:	6879      	ldr	r1, [r7, #4]
 8000ee2:	4613      	mov	r3, r2
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	4413      	add	r3, r2
 8000ee8:	00db      	lsls	r3, r3, #3
 8000eea:	440b      	add	r3, r1
 8000eec:	3351      	adds	r3, #81	; 0x51
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d10a      	bne.n	8000f0a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000ef4:	78fa      	ldrb	r2, [r7, #3]
 8000ef6:	6879      	ldr	r1, [r7, #4]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	4413      	add	r3, r2
 8000efe:	00db      	lsls	r3, r3, #3
 8000f00:	440b      	add	r3, r1
 8000f02:	3342      	adds	r3, #66	; 0x42
 8000f04:	2200      	movs	r2, #0
 8000f06:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8000f08:	e07e      	b.n	8001008 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f0a:	78fa      	ldrb	r2, [r7, #3]
 8000f0c:	6879      	ldr	r1, [r7, #4]
 8000f0e:	4613      	mov	r3, r2
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	4413      	add	r3, r2
 8000f14:	00db      	lsls	r3, r3, #3
 8000f16:	440b      	add	r3, r1
 8000f18:	3342      	adds	r3, #66	; 0x42
 8000f1a:	2202      	movs	r2, #2
 8000f1c:	701a      	strb	r2, [r3, #0]
      break;
 8000f1e:	e073      	b.n	8001008 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000f20:	78fa      	ldrb	r2, [r7, #3]
 8000f22:	6879      	ldr	r1, [r7, #4]
 8000f24:	4613      	mov	r3, r2
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	4413      	add	r3, r2
 8000f2a:	00db      	lsls	r3, r3, #3
 8000f2c:	440b      	add	r3, r1
 8000f2e:	3350      	adds	r3, #80	; 0x50
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d10a      	bne.n	8000f4c <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f36:	78fa      	ldrb	r2, [r7, #3]
 8000f38:	6879      	ldr	r1, [r7, #4]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	4413      	add	r3, r2
 8000f40:	00db      	lsls	r3, r3, #3
 8000f42:	440b      	add	r3, r1
 8000f44:	3342      	adds	r3, #66	; 0x42
 8000f46:	2200      	movs	r2, #0
 8000f48:	701a      	strb	r2, [r3, #0]
      break;
 8000f4a:	e05d      	b.n	8001008 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f4c:	78fa      	ldrb	r2, [r7, #3]
 8000f4e:	6879      	ldr	r1, [r7, #4]
 8000f50:	4613      	mov	r3, r2
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	4413      	add	r3, r2
 8000f56:	00db      	lsls	r3, r3, #3
 8000f58:	440b      	add	r3, r1
 8000f5a:	3342      	adds	r3, #66	; 0x42
 8000f5c:	2202      	movs	r2, #2
 8000f5e:	701a      	strb	r2, [r3, #0]
      break;
 8000f60:	e052      	b.n	8001008 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8000f62:	78bb      	ldrb	r3, [r7, #2]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d120      	bne.n	8000faa <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000f68:	78fa      	ldrb	r2, [r7, #3]
 8000f6a:	6879      	ldr	r1, [r7, #4]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	4413      	add	r3, r2
 8000f72:	00db      	lsls	r3, r3, #3
 8000f74:	440b      	add	r3, r1
 8000f76:	3351      	adds	r3, #81	; 0x51
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d10a      	bne.n	8000f94 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f7e:	78fa      	ldrb	r2, [r7, #3]
 8000f80:	6879      	ldr	r1, [r7, #4]
 8000f82:	4613      	mov	r3, r2
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	4413      	add	r3, r2
 8000f88:	00db      	lsls	r3, r3, #3
 8000f8a:	440b      	add	r3, r1
 8000f8c:	3342      	adds	r3, #66	; 0x42
 8000f8e:	2200      	movs	r2, #0
 8000f90:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000f92:	e039      	b.n	8001008 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f94:	78fa      	ldrb	r2, [r7, #3]
 8000f96:	6879      	ldr	r1, [r7, #4]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	4413      	add	r3, r2
 8000f9e:	00db      	lsls	r3, r3, #3
 8000fa0:	440b      	add	r3, r1
 8000fa2:	3342      	adds	r3, #66	; 0x42
 8000fa4:	2202      	movs	r2, #2
 8000fa6:	701a      	strb	r2, [r3, #0]
      break;
 8000fa8:	e02e      	b.n	8001008 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000faa:	78fa      	ldrb	r2, [r7, #3]
 8000fac:	6879      	ldr	r1, [r7, #4]
 8000fae:	4613      	mov	r3, r2
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	4413      	add	r3, r2
 8000fb4:	00db      	lsls	r3, r3, #3
 8000fb6:	440b      	add	r3, r1
 8000fb8:	3350      	adds	r3, #80	; 0x50
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d10a      	bne.n	8000fd6 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000fc0:	78fa      	ldrb	r2, [r7, #3]
 8000fc2:	6879      	ldr	r1, [r7, #4]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	4413      	add	r3, r2
 8000fca:	00db      	lsls	r3, r3, #3
 8000fcc:	440b      	add	r3, r1
 8000fce:	3342      	adds	r3, #66	; 0x42
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
      break;
 8000fd4:	e018      	b.n	8001008 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000fd6:	78fa      	ldrb	r2, [r7, #3]
 8000fd8:	6879      	ldr	r1, [r7, #4]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	4413      	add	r3, r2
 8000fe0:	00db      	lsls	r3, r3, #3
 8000fe2:	440b      	add	r3, r1
 8000fe4:	3342      	adds	r3, #66	; 0x42
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	701a      	strb	r2, [r3, #0]
      break;
 8000fea:	e00d      	b.n	8001008 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000fec:	78fa      	ldrb	r2, [r7, #3]
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	4413      	add	r3, r2
 8000ff6:	00db      	lsls	r3, r3, #3
 8000ff8:	440b      	add	r3, r1
 8000ffa:	3342      	adds	r3, #66	; 0x42
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	701a      	strb	r2, [r3, #0]
      break;
 8001000:	e002      	b.n	8001008 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8001002:	bf00      	nop
 8001004:	e000      	b.n	8001008 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8001006:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001008:	78fa      	ldrb	r2, [r7, #3]
 800100a:	6879      	ldr	r1, [r7, #4]
 800100c:	4613      	mov	r3, r2
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	4413      	add	r3, r2
 8001012:	00db      	lsls	r3, r3, #3
 8001014:	440b      	add	r3, r1
 8001016:	3344      	adds	r3, #68	; 0x44
 8001018:	697a      	ldr	r2, [r7, #20]
 800101a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800101c:	78fa      	ldrb	r2, [r7, #3]
 800101e:	8b39      	ldrh	r1, [r7, #24]
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	4613      	mov	r3, r2
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	4413      	add	r3, r2
 8001028:	00db      	lsls	r3, r3, #3
 800102a:	4403      	add	r3, r0
 800102c:	3348      	adds	r3, #72	; 0x48
 800102e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001030:	78fa      	ldrb	r2, [r7, #3]
 8001032:	6879      	ldr	r1, [r7, #4]
 8001034:	4613      	mov	r3, r2
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	4413      	add	r3, r2
 800103a:	00db      	lsls	r3, r3, #3
 800103c:	440b      	add	r3, r1
 800103e:	335c      	adds	r3, #92	; 0x5c
 8001040:	2200      	movs	r2, #0
 8001042:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001044:	78fa      	ldrb	r2, [r7, #3]
 8001046:	6879      	ldr	r1, [r7, #4]
 8001048:	4613      	mov	r3, r2
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	4413      	add	r3, r2
 800104e:	00db      	lsls	r3, r3, #3
 8001050:	440b      	add	r3, r1
 8001052:	334c      	adds	r3, #76	; 0x4c
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001058:	78fa      	ldrb	r2, [r7, #3]
 800105a:	6879      	ldr	r1, [r7, #4]
 800105c:	4613      	mov	r3, r2
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	4413      	add	r3, r2
 8001062:	00db      	lsls	r3, r3, #3
 8001064:	440b      	add	r3, r1
 8001066:	3339      	adds	r3, #57	; 0x39
 8001068:	78fa      	ldrb	r2, [r7, #3]
 800106a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800106c:	78fa      	ldrb	r2, [r7, #3]
 800106e:	6879      	ldr	r1, [r7, #4]
 8001070:	4613      	mov	r3, r2
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	4413      	add	r3, r2
 8001076:	00db      	lsls	r3, r3, #3
 8001078:	440b      	add	r3, r1
 800107a:	335d      	adds	r3, #93	; 0x5d
 800107c:	2200      	movs	r2, #0
 800107e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6818      	ldr	r0, [r3, #0]
 8001084:	78fa      	ldrb	r2, [r7, #3]
 8001086:	4613      	mov	r3, r2
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	4413      	add	r3, r2
 800108c:	00db      	lsls	r3, r3, #3
 800108e:	3338      	adds	r3, #56	; 0x38
 8001090:	687a      	ldr	r2, [r7, #4]
 8001092:	18d1      	adds	r1, r2, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	691b      	ldr	r3, [r3, #16]
 8001098:	b2db      	uxtb	r3, r3
 800109a:	461a      	mov	r2, r3
 800109c:	f002 fe58 	bl	8003d50 <USB_HC_StartXfer>
 80010a0:	4603      	mov	r3, r0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop

080010ac <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f002 fb65 	bl	8003792 <USB_GetMode>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	f040 80f2 	bne.w	80012b4 <HAL_HCD_IRQHandler+0x208>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f002 fb49 	bl	800376c <USB_ReadInterrupts>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	f000 80e8 	beq.w	80012b2 <HAL_HCD_IRQHandler+0x206>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f002 fb40 	bl	800376c <USB_ReadInterrupts>
 80010ec:	4603      	mov	r3, r0
 80010ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80010f6:	d104      	bne.n	8001102 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001100:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4618      	mov	r0, r3
 8001108:	f002 fb30 	bl	800376c <USB_ReadInterrupts>
 800110c:	4603      	mov	r3, r0
 800110e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001112:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001116:	d104      	bne.n	8001122 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001120:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4618      	mov	r0, r3
 8001128:	f002 fb20 	bl	800376c <USB_ReadInterrupts>
 800112c:	4603      	mov	r3, r0
 800112e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001132:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001136:	d104      	bne.n	8001142 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001140:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f002 fb10 	bl	800376c <USB_ReadInterrupts>
 800114c:	4603      	mov	r3, r0
 800114e:	f003 0302 	and.w	r3, r3, #2
 8001152:	2b02      	cmp	r3, #2
 8001154:	d103      	bne.n	800115e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2202      	movs	r2, #2
 800115c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4618      	mov	r0, r3
 8001164:	f002 fb02 	bl	800376c <USB_ReadInterrupts>
 8001168:	4603      	mov	r3, r0
 800116a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800116e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001172:	d118      	bne.n	80011a6 <HAL_HCD_IRQHandler+0xfa>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800117a:	461a      	mov	r2, r3
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8001188:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f005 fc62 	bl	8006a54 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2101      	movs	r1, #1
 8001196:	4618      	mov	r0, r3
 8001198:	f002 fbfc 	bl	8003994 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80011a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f002 fade 	bl	800376c <USB_ReadInterrupts>
 80011b0:	4603      	mov	r3, r0
 80011b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80011b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011ba:	d102      	bne.n	80011c2 <HAL_HCD_IRQHandler+0x116>
    {
      HCD_Port_IRQHandler(hhcd);
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f001 f8dd 	bl	800237c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f002 fad0 	bl	800376c <USB_ReadInterrupts>
 80011cc:	4603      	mov	r3, r0
 80011ce:	f003 0308 	and.w	r3, r3, #8
 80011d2:	2b08      	cmp	r3, #8
 80011d4:	d106      	bne.n	80011e4 <HAL_HCD_IRQHandler+0x138>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f005 fc20 	bl	8006a1c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2208      	movs	r2, #8
 80011e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f002 fabf 	bl	800376c <USB_ReadInterrupts>
 80011ee:	4603      	mov	r3, r0
 80011f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80011f8:	d138      	bne.n	800126c <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4618      	mov	r0, r3
 8001200:	f002 feee 	bl	8003fe0 <USB_HC_ReadInterrupt>
 8001204:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001206:	2300      	movs	r3, #0
 8001208:	617b      	str	r3, [r7, #20]
 800120a:	e025      	b.n	8001258 <HAL_HCD_IRQHandler+0x1ac>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	f003 030f 	and.w	r3, r3, #15
 8001212:	68ba      	ldr	r2, [r7, #8]
 8001214:	fa22 f303 	lsr.w	r3, r2, r3
 8001218:	f003 0301 	and.w	r3, r3, #1
 800121c:	2b00      	cmp	r3, #0
 800121e:	d018      	beq.n	8001252 <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	015a      	lsls	r2, r3, #5
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	4413      	add	r3, r2
 8001228:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001232:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001236:	d106      	bne.n	8001246 <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4619      	mov	r1, r3
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f000 f8cf 	bl	80013e2 <HCD_HC_IN_IRQHandler>
 8001244:	e005      	b.n	8001252 <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	b2db      	uxtb	r3, r3
 800124a:	4619      	mov	r1, r3
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f000 fc69 	bl	8001b24 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	3301      	adds	r3, #1
 8001256:	617b      	str	r3, [r7, #20]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	689a      	ldr	r2, [r3, #8]
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	429a      	cmp	r2, r3
 8001260:	d8d4      	bhi.n	800120c <HAL_HCD_IRQHandler+0x160>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800126a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4618      	mov	r0, r3
 8001272:	f002 fa7b 	bl	800376c <USB_ReadInterrupts>
 8001276:	4603      	mov	r3, r0
 8001278:	f003 0310 	and.w	r3, r3, #16
 800127c:	2b10      	cmp	r3, #16
 800127e:	d101      	bne.n	8001284 <HAL_HCD_IRQHandler+0x1d8>
 8001280:	2301      	movs	r3, #1
 8001282:	e000      	b.n	8001286 <HAL_HCD_IRQHandler+0x1da>
 8001284:	2300      	movs	r3, #0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d014      	beq.n	80012b4 <HAL_HCD_IRQHandler+0x208>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	6812      	ldr	r2, [r2, #0]
 8001292:	6992      	ldr	r2, [r2, #24]
 8001294:	f022 0210 	bic.w	r2, r2, #16
 8001298:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f000 ffc2 	bl	8002224 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	6812      	ldr	r2, [r2, #0]
 80012a8:	6992      	ldr	r2, [r2, #24]
 80012aa:	f042 0210 	orr.w	r2, r2, #16
 80012ae:	619a      	str	r2, [r3, #24]
 80012b0:	e000      	b.n	80012b4 <HAL_HCD_IRQHandler+0x208>
      return;
 80012b2:	bf00      	nop
    }
  }
}
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b082      	sub	sp, #8
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d101      	bne.n	80012d0 <HAL_HCD_Start+0x16>
 80012cc:	2302      	movs	r3, #2
 80012ce:	e013      	b.n	80012f8 <HAL_HCD_Start+0x3e>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2201      	movs	r2, #1
 80012d4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4618      	mov	r0, r3
 80012de:	f002 f952 	bl	8003586 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2101      	movs	r1, #1
 80012e8:	4618      	mov	r0, r3
 80012ea:	f002 fbbb 	bl	8003a64 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2200      	movs	r2, #0
 80012f2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800130e:	2b01      	cmp	r3, #1
 8001310:	d101      	bne.n	8001316 <HAL_HCD_Stop+0x16>
 8001312:	2302      	movs	r3, #2
 8001314:	e00d      	b.n	8001332 <HAL_HCD_Stop+0x32>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2201      	movs	r2, #1
 800131a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	f002 ffb2 	bl	800428c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4618      	mov	r0, r3
 8001348:	f002 fb60 	bl	8003a0c <USB_ResetPort>
 800134c:	4603      	mov	r3, r0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	460b      	mov	r3, r1
 8001360:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001362:	78fa      	ldrb	r2, [r7, #3]
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	4613      	mov	r3, r2
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	4413      	add	r3, r2
 800136c:	00db      	lsls	r3, r3, #3
 800136e:	440b      	add	r3, r1
 8001370:	335c      	adds	r3, #92	; 0x5c
 8001372:	781b      	ldrb	r3, [r3, #0]
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	460b      	mov	r3, r1
 800138a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800138c:	78fa      	ldrb	r2, [r7, #3]
 800138e:	6879      	ldr	r1, [r7, #4]
 8001390:	4613      	mov	r3, r2
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	4413      	add	r3, r2
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	440b      	add	r3, r1
 800139a:	334c      	adds	r3, #76	; 0x4c
 800139c:	681b      	ldr	r3, [r3, #0]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr

080013aa <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b082      	sub	sp, #8
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f002 fba6 	bl	8003b08 <USB_GetCurrentFrame>
 80013bc:	4603      	mov	r3, r0
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b082      	sub	sp, #8
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f002 fb81 	bl	8003ada <USB_GetHostSpeed>
 80013d8:	4603      	mov	r3, r0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b086      	sub	sp, #24
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
 80013ea:	460b      	mov	r3, r1
 80013ec:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80013f8:	78fb      	ldrb	r3, [r7, #3]
 80013fa:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	015a      	lsls	r2, r3, #5
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	4413      	add	r3, r2
 8001404:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	2b04      	cmp	r3, #4
 8001410:	d11a      	bne.n	8001448 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	015a      	lsls	r2, r3, #5
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	4413      	add	r3, r2
 800141a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800141e:	461a      	mov	r2, r3
 8001420:	2304      	movs	r3, #4
 8001422:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	015a      	lsls	r2, r3, #5
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	4413      	add	r3, r2
 800142c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001430:	4619      	mov	r1, r3
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	015a      	lsls	r2, r3, #5
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	4413      	add	r3, r2
 800143a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	f043 0302 	orr.w	r3, r3, #2
 8001444:	60cb      	str	r3, [r1, #12]
 8001446:	e097      	b.n	8001578 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	015a      	lsls	r2, r3, #5
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	4413      	add	r3, r2
 8001450:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	f003 0320 	and.w	r3, r3, #32
 800145a:	2b20      	cmp	r3, #32
 800145c:	d109      	bne.n	8001472 <HCD_HC_IN_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	015a      	lsls	r2, r3, #5
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	4413      	add	r3, r2
 8001466:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800146a:	461a      	mov	r2, r3
 800146c:	2320      	movs	r3, #32
 800146e:	6093      	str	r3, [r2, #8]
 8001470:	e082      	b.n	8001578 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	015a      	lsls	r2, r3, #5
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	4413      	add	r3, r2
 800147a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 0308 	and.w	r3, r3, #8
 8001484:	2b08      	cmp	r3, #8
 8001486:	d135      	bne.n	80014f4 <HCD_HC_IN_IRQHandler+0x112>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	015a      	lsls	r2, r3, #5
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	4413      	add	r3, r2
 8001490:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001494:	4619      	mov	r1, r3
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	015a      	lsls	r2, r3, #5
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	4413      	add	r3, r2
 800149e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	f043 0302 	orr.w	r3, r3, #2
 80014a8:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80014aa:	6879      	ldr	r1, [r7, #4]
 80014ac:	68fa      	ldr	r2, [r7, #12]
 80014ae:	4613      	mov	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	4413      	add	r3, r2
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	440b      	add	r3, r1
 80014b8:	335d      	adds	r3, #93	; 0x5d
 80014ba:	2205      	movs	r2, #5
 80014bc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	015a      	lsls	r2, r3, #5
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	4413      	add	r3, r2
 80014c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014ca:	461a      	mov	r2, r3
 80014cc:	2310      	movs	r3, #16
 80014ce:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	015a      	lsls	r2, r3, #5
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	4413      	add	r3, r2
 80014d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014dc:	461a      	mov	r2, r3
 80014de:	2308      	movs	r3, #8
 80014e0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	68fa      	ldr	r2, [r7, #12]
 80014e8:	b2d2      	uxtb	r2, r2
 80014ea:	4611      	mov	r1, r2
 80014ec:	4618      	mov	r0, r3
 80014ee:	f002 fd88 	bl	8004002 <USB_HC_Halt>
 80014f2:	e041      	b.n	8001578 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	015a      	lsls	r2, r3, #5
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	4413      	add	r3, r2
 80014fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001506:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800150a:	d135      	bne.n	8001578 <HCD_HC_IN_IRQHandler+0x196>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	015a      	lsls	r2, r3, #5
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	4413      	add	r3, r2
 8001514:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001518:	4619      	mov	r1, r3
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	015a      	lsls	r2, r3, #5
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	4413      	add	r3, r2
 8001522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	f043 0302 	orr.w	r3, r3, #2
 800152c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	b2d2      	uxtb	r2, r2
 8001536:	4611      	mov	r1, r2
 8001538:	4618      	mov	r0, r3
 800153a:	f002 fd62 	bl	8004002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	015a      	lsls	r2, r3, #5
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	4413      	add	r3, r2
 8001546:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800154a:	461a      	mov	r2, r3
 800154c:	2310      	movs	r3, #16
 800154e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	4613      	mov	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	440b      	add	r3, r1
 800155e:	335d      	adds	r3, #93	; 0x5d
 8001560:	2208      	movs	r2, #8
 8001562:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	015a      	lsls	r2, r3, #5
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	4413      	add	r3, r2
 800156c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001570:	461a      	mov	r2, r3
 8001572:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001576:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	015a      	lsls	r2, r3, #5
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	4413      	add	r3, r2
 8001580:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800158a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800158e:	d123      	bne.n	80015d8 <HCD_HC_IN_IRQHandler+0x1f6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	015a      	lsls	r2, r3, #5
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	4413      	add	r3, r2
 8001598:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800159c:	4619      	mov	r1, r3
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	015a      	lsls	r2, r3, #5
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	4413      	add	r3, r2
 80015a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	f043 0302 	orr.w	r3, r3, #2
 80015b0:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	b2d2      	uxtb	r2, r2
 80015ba:	4611      	mov	r1, r2
 80015bc:	4618      	mov	r0, r3
 80015be:	f002 fd20 	bl	8004002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	015a      	lsls	r2, r3, #5
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	4413      	add	r3, r2
 80015ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015ce:	461a      	mov	r2, r3
 80015d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015d4:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80015d6:	e2a1      	b.n	8001b1c <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	015a      	lsls	r2, r3, #5
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	4413      	add	r3, r2
 80015e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	f040 80c3 	bne.w	8001776 <HCD_HC_IN_IRQHandler+0x394>
    if (hhcd->Init.dma_enable != 0U)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	691b      	ldr	r3, [r3, #16]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d01b      	beq.n	8001630 <HCD_HC_IN_IRQHandler+0x24e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	4613      	mov	r3, r2
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	4413      	add	r3, r2
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	440b      	add	r3, r1
 8001606:	3348      	adds	r3, #72	; 0x48
 8001608:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	0159      	lsls	r1, r3, #5
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	440b      	add	r3, r1
 8001612:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001616:	691b      	ldr	r3, [r3, #16]
 8001618:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800161c:	1ad1      	subs	r1, r2, r3
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	4613      	mov	r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	4413      	add	r3, r2
 8001628:	00db      	lsls	r3, r3, #3
 800162a:	4403      	add	r3, r0
 800162c:	334c      	adds	r3, #76	; 0x4c
 800162e:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	4613      	mov	r3, r2
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	4413      	add	r3, r2
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	440b      	add	r3, r1
 800163e:	335d      	adds	r3, #93	; 0x5d
 8001640:	2201      	movs	r2, #1
 8001642:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001644:	6879      	ldr	r1, [r7, #4]
 8001646:	68fa      	ldr	r2, [r7, #12]
 8001648:	4613      	mov	r3, r2
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	00db      	lsls	r3, r3, #3
 8001650:	440b      	add	r3, r1
 8001652:	3358      	adds	r3, #88	; 0x58
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	015a      	lsls	r2, r3, #5
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	4413      	add	r3, r2
 8001660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001664:	461a      	mov	r2, r3
 8001666:	2301      	movs	r3, #1
 8001668:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800166a:	6879      	ldr	r1, [r7, #4]
 800166c:	68fa      	ldr	r2, [r7, #12]
 800166e:	4613      	mov	r3, r2
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	4413      	add	r3, r2
 8001674:	00db      	lsls	r3, r3, #3
 8001676:	440b      	add	r3, r1
 8001678:	333f      	adds	r3, #63	; 0x3f
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d00a      	beq.n	8001696 <HCD_HC_IN_IRQHandler+0x2b4>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001680:	6879      	ldr	r1, [r7, #4]
 8001682:	68fa      	ldr	r2, [r7, #12]
 8001684:	4613      	mov	r3, r2
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	4413      	add	r3, r2
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	440b      	add	r3, r1
 800168e:	333f      	adds	r3, #63	; 0x3f
 8001690:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001692:	2b02      	cmp	r3, #2
 8001694:	d122      	bne.n	80016dc <HCD_HC_IN_IRQHandler+0x2fa>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	015a      	lsls	r2, r3, #5
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	4413      	add	r3, r2
 800169e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016a2:	4619      	mov	r1, r3
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	015a      	lsls	r2, r3, #5
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	4413      	add	r3, r2
 80016ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	f043 0302 	orr.w	r3, r3, #2
 80016b6:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	68fa      	ldr	r2, [r7, #12]
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	4611      	mov	r1, r2
 80016c2:	4618      	mov	r0, r3
 80016c4:	f002 fc9d 	bl	8004002 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	015a      	lsls	r2, r3, #5
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	4413      	add	r3, r2
 80016d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016d4:	461a      	mov	r2, r3
 80016d6:	2310      	movs	r3, #16
 80016d8:	6093      	str	r3, [r2, #8]
 80016da:	e035      	b.n	8001748 <HCD_HC_IN_IRQHandler+0x366>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80016dc:	6879      	ldr	r1, [r7, #4]
 80016de:	68fa      	ldr	r2, [r7, #12]
 80016e0:	4613      	mov	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	4413      	add	r3, r2
 80016e6:	00db      	lsls	r3, r3, #3
 80016e8:	440b      	add	r3, r1
 80016ea:	333f      	adds	r3, #63	; 0x3f
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	2b03      	cmp	r3, #3
 80016f0:	d12a      	bne.n	8001748 <HCD_HC_IN_IRQHandler+0x366>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	015a      	lsls	r2, r3, #5
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	4413      	add	r3, r2
 80016fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016fe:	4619      	mov	r1, r3
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	015a      	lsls	r2, r3, #5
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	4413      	add	r3, r2
 8001708:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001712:	600b      	str	r3, [r1, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001714:	6879      	ldr	r1, [r7, #4]
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	4613      	mov	r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	440b      	add	r3, r1
 8001722:	335c      	adds	r3, #92	; 0x5c
 8001724:	2201      	movs	r2, #1
 8001726:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	b2d8      	uxtb	r0, r3
 800172c:	6879      	ldr	r1, [r7, #4]
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	4613      	mov	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4413      	add	r3, r2
 8001736:	00db      	lsls	r3, r3, #3
 8001738:	440b      	add	r3, r1
 800173a:	335c      	adds	r3, #92	; 0x5c
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	461a      	mov	r2, r3
 8001740:	4601      	mov	r1, r0
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f005 f994 	bl	8006a70 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8001748:	6879      	ldr	r1, [r7, #4]
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	4613      	mov	r3, r2
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4413      	add	r3, r2
 8001752:	00db      	lsls	r3, r3, #3
 8001754:	440b      	add	r3, r1
 8001756:	3350      	adds	r3, #80	; 0x50
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	f083 0301 	eor.w	r3, r3, #1
 800175e:	b2d8      	uxtb	r0, r3
 8001760:	6879      	ldr	r1, [r7, #4]
 8001762:	68fa      	ldr	r2, [r7, #12]
 8001764:	4613      	mov	r3, r2
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	4413      	add	r3, r2
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	440b      	add	r3, r1
 800176e:	3350      	adds	r3, #80	; 0x50
 8001770:	4602      	mov	r2, r0
 8001772:	701a      	strb	r2, [r3, #0]
}
 8001774:	e1d2      	b.n	8001b1c <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	015a      	lsls	r2, r3, #5
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	4413      	add	r3, r2
 800177e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f003 0302 	and.w	r3, r3, #2
 8001788:	2b02      	cmp	r3, #2
 800178a:	f040 80f2 	bne.w	8001972 <HCD_HC_IN_IRQHandler+0x590>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	015a      	lsls	r2, r3, #5
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	4413      	add	r3, r2
 8001796:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800179a:	4619      	mov	r1, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	015a      	lsls	r2, r3, #5
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	4413      	add	r3, r2
 80017a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	f023 0302 	bic.w	r3, r3, #2
 80017ae:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80017b0:	6879      	ldr	r1, [r7, #4]
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	4613      	mov	r3, r2
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	4413      	add	r3, r2
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	440b      	add	r3, r1
 80017be:	335d      	adds	r3, #93	; 0x5d
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d10a      	bne.n	80017dc <HCD_HC_IN_IRQHandler+0x3fa>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80017c6:	6879      	ldr	r1, [r7, #4]
 80017c8:	68fa      	ldr	r2, [r7, #12]
 80017ca:	4613      	mov	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4413      	add	r3, r2
 80017d0:	00db      	lsls	r3, r3, #3
 80017d2:	440b      	add	r3, r1
 80017d4:	335c      	adds	r3, #92	; 0x5c
 80017d6:	2201      	movs	r2, #1
 80017d8:	701a      	strb	r2, [r3, #0]
 80017da:	e0b0      	b.n	800193e <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80017dc:	6879      	ldr	r1, [r7, #4]
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	4613      	mov	r3, r2
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	4413      	add	r3, r2
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	440b      	add	r3, r1
 80017ea:	335d      	adds	r3, #93	; 0x5d
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b05      	cmp	r3, #5
 80017f0:	d10a      	bne.n	8001808 <HCD_HC_IN_IRQHandler+0x426>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80017f2:	6879      	ldr	r1, [r7, #4]
 80017f4:	68fa      	ldr	r2, [r7, #12]
 80017f6:	4613      	mov	r3, r2
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	4413      	add	r3, r2
 80017fc:	00db      	lsls	r3, r3, #3
 80017fe:	440b      	add	r3, r1
 8001800:	335c      	adds	r3, #92	; 0x5c
 8001802:	2205      	movs	r2, #5
 8001804:	701a      	strb	r2, [r3, #0]
 8001806:	e09a      	b.n	800193e <HCD_HC_IN_IRQHandler+0x55c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001808:	6879      	ldr	r1, [r7, #4]
 800180a:	68fa      	ldr	r2, [r7, #12]
 800180c:	4613      	mov	r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	4413      	add	r3, r2
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	440b      	add	r3, r1
 8001816:	335d      	adds	r3, #93	; 0x5d
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b06      	cmp	r3, #6
 800181c:	d00a      	beq.n	8001834 <HCD_HC_IN_IRQHandler+0x452>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	68fa      	ldr	r2, [r7, #12]
 8001822:	4613      	mov	r3, r2
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	4413      	add	r3, r2
 8001828:	00db      	lsls	r3, r3, #3
 800182a:	440b      	add	r3, r1
 800182c:	335d      	adds	r3, #93	; 0x5d
 800182e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001830:	2b08      	cmp	r3, #8
 8001832:	d156      	bne.n	80018e2 <HCD_HC_IN_IRQHandler+0x500>
      hhcd->hc[ch_num].ErrCnt++;
 8001834:	6879      	ldr	r1, [r7, #4]
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	440b      	add	r3, r1
 8001842:	3358      	adds	r3, #88	; 0x58
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	1c59      	adds	r1, r3, #1
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	68fa      	ldr	r2, [r7, #12]
 800184c:	4613      	mov	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4413      	add	r3, r2
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	4403      	add	r3, r0
 8001856:	3358      	adds	r3, #88	; 0x58
 8001858:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800185a:	6879      	ldr	r1, [r7, #4]
 800185c:	68fa      	ldr	r2, [r7, #12]
 800185e:	4613      	mov	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	4413      	add	r3, r2
 8001864:	00db      	lsls	r3, r3, #3
 8001866:	440b      	add	r3, r1
 8001868:	3358      	adds	r3, #88	; 0x58
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b03      	cmp	r3, #3
 800186e:	d914      	bls.n	800189a <HCD_HC_IN_IRQHandler+0x4b8>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8001870:	6879      	ldr	r1, [r7, #4]
 8001872:	68fa      	ldr	r2, [r7, #12]
 8001874:	4613      	mov	r3, r2
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	4413      	add	r3, r2
 800187a:	00db      	lsls	r3, r3, #3
 800187c:	440b      	add	r3, r1
 800187e:	3358      	adds	r3, #88	; 0x58
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001884:	6879      	ldr	r1, [r7, #4]
 8001886:	68fa      	ldr	r2, [r7, #12]
 8001888:	4613      	mov	r3, r2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	4413      	add	r3, r2
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	440b      	add	r3, r1
 8001892:	335c      	adds	r3, #92	; 0x5c
 8001894:	2204      	movs	r2, #4
 8001896:	701a      	strb	r2, [r3, #0]
 8001898:	e009      	b.n	80018ae <HCD_HC_IN_IRQHandler+0x4cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800189a:	6879      	ldr	r1, [r7, #4]
 800189c:	68fa      	ldr	r2, [r7, #12]
 800189e:	4613      	mov	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	4413      	add	r3, r2
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	440b      	add	r3, r1
 80018a8:	335c      	adds	r3, #92	; 0x5c
 80018aa:	2202      	movs	r2, #2
 80018ac:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	015a      	lsls	r2, r3, #5
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	4413      	add	r3, r2
 80018b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80018c4:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80018cc:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	015a      	lsls	r2, r3, #5
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	4413      	add	r3, r2
 80018d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018da:	461a      	mov	r2, r3
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	e02d      	b.n	800193e <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80018e2:	6879      	ldr	r1, [r7, #4]
 80018e4:	68fa      	ldr	r2, [r7, #12]
 80018e6:	4613      	mov	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4413      	add	r3, r2
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	440b      	add	r3, r1
 80018f0:	335d      	adds	r3, #93	; 0x5d
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b03      	cmp	r3, #3
 80018f6:	d122      	bne.n	800193e <HCD_HC_IN_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80018f8:	6879      	ldr	r1, [r7, #4]
 80018fa:	68fa      	ldr	r2, [r7, #12]
 80018fc:	4613      	mov	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	00db      	lsls	r3, r3, #3
 8001904:	440b      	add	r3, r1
 8001906:	335c      	adds	r3, #92	; 0x5c
 8001908:	2202      	movs	r2, #2
 800190a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	015a      	lsls	r2, r3, #5
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	4413      	add	r3, r2
 8001914:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001922:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800192a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	015a      	lsls	r2, r3, #5
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	4413      	add	r3, r2
 8001934:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001938:	461a      	mov	r2, r3
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	015a      	lsls	r2, r3, #5
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	4413      	add	r3, r2
 8001946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800194a:	461a      	mov	r2, r3
 800194c:	2302      	movs	r3, #2
 800194e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	b2d8      	uxtb	r0, r3
 8001954:	6879      	ldr	r1, [r7, #4]
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	4613      	mov	r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4413      	add	r3, r2
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	440b      	add	r3, r1
 8001962:	335c      	adds	r3, #92	; 0x5c
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	461a      	mov	r2, r3
 8001968:	4601      	mov	r1, r0
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f005 f880 	bl	8006a70 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8001970:	e0d4      	b.n	8001b1c <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	015a      	lsls	r2, r3, #5
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	4413      	add	r3, r2
 800197a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001984:	2b80      	cmp	r3, #128	; 0x80
 8001986:	d13f      	bne.n	8001a08 <HCD_HC_IN_IRQHandler+0x626>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	015a      	lsls	r2, r3, #5
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	4413      	add	r3, r2
 8001990:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001994:	4619      	mov	r1, r3
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	015a      	lsls	r2, r3, #5
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	4413      	add	r3, r2
 800199e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	f043 0302 	orr.w	r3, r3, #2
 80019a8:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80019aa:	6879      	ldr	r1, [r7, #4]
 80019ac:	68fa      	ldr	r2, [r7, #12]
 80019ae:	4613      	mov	r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	4413      	add	r3, r2
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	440b      	add	r3, r1
 80019b8:	3358      	adds	r3, #88	; 0x58
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	1c59      	adds	r1, r3, #1
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	68fa      	ldr	r2, [r7, #12]
 80019c2:	4613      	mov	r3, r2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	4413      	add	r3, r2
 80019c8:	00db      	lsls	r3, r3, #3
 80019ca:	4403      	add	r3, r0
 80019cc:	3358      	adds	r3, #88	; 0x58
 80019ce:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80019d0:	6879      	ldr	r1, [r7, #4]
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	4613      	mov	r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4413      	add	r3, r2
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	440b      	add	r3, r1
 80019de:	335d      	adds	r3, #93	; 0x5d
 80019e0:	2206      	movs	r2, #6
 80019e2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	68fa      	ldr	r2, [r7, #12]
 80019ea:	b2d2      	uxtb	r2, r2
 80019ec:	4611      	mov	r1, r2
 80019ee:	4618      	mov	r0, r3
 80019f0:	f002 fb07 	bl	8004002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	015a      	lsls	r2, r3, #5
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	4413      	add	r3, r2
 80019fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a00:	461a      	mov	r2, r3
 8001a02:	2380      	movs	r3, #128	; 0x80
 8001a04:	6093      	str	r3, [r2, #8]
}
 8001a06:	e089      	b.n	8001b1c <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	015a      	lsls	r2, r3, #5
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	4413      	add	r3, r2
 8001a10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f003 0310 	and.w	r3, r3, #16
 8001a1a:	2b10      	cmp	r3, #16
 8001a1c:	d17e      	bne.n	8001b1c <HCD_HC_IN_IRQHandler+0x73a>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	68fa      	ldr	r2, [r7, #12]
 8001a22:	4613      	mov	r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	4413      	add	r3, r2
 8001a28:	00db      	lsls	r3, r3, #3
 8001a2a:	440b      	add	r3, r1
 8001a2c:	333f      	adds	r3, #63	; 0x3f
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b03      	cmp	r3, #3
 8001a32:	d123      	bne.n	8001a7c <HCD_HC_IN_IRQHandler+0x69a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	68fa      	ldr	r2, [r7, #12]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	4413      	add	r3, r2
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	440b      	add	r3, r1
 8001a42:	3358      	adds	r3, #88	; 0x58
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	015a      	lsls	r2, r3, #5
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	4413      	add	r3, r2
 8001a50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a54:	4619      	mov	r1, r3
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	015a      	lsls	r2, r3, #5
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	f043 0302 	orr.w	r3, r3, #2
 8001a68:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	b2d2      	uxtb	r2, r2
 8001a72:	4611      	mov	r1, r2
 8001a74:	4618      	mov	r0, r3
 8001a76:	f002 fac4 	bl	8004002 <USB_HC_Halt>
 8001a7a:	e046      	b.n	8001b0a <HCD_HC_IN_IRQHandler+0x728>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001a7c:	6879      	ldr	r1, [r7, #4]
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	4613      	mov	r3, r2
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4413      	add	r3, r2
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	440b      	add	r3, r1
 8001a8a:	333f      	adds	r3, #63	; 0x3f
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d00a      	beq.n	8001aa8 <HCD_HC_IN_IRQHandler+0x6c6>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001a92:	6879      	ldr	r1, [r7, #4]
 8001a94:	68fa      	ldr	r2, [r7, #12]
 8001a96:	4613      	mov	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	4413      	add	r3, r2
 8001a9c:	00db      	lsls	r3, r3, #3
 8001a9e:	440b      	add	r3, r1
 8001aa0:	333f      	adds	r3, #63	; 0x3f
 8001aa2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d130      	bne.n	8001b0a <HCD_HC_IN_IRQHandler+0x728>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001aa8:	6879      	ldr	r1, [r7, #4]
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	4613      	mov	r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	4413      	add	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	440b      	add	r3, r1
 8001ab6:	3358      	adds	r3, #88	; 0x58
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	691b      	ldr	r3, [r3, #16]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d122      	bne.n	8001b0a <HCD_HC_IN_IRQHandler+0x728>
        hhcd->hc[ch_num].state = HC_NAK;
 8001ac4:	6879      	ldr	r1, [r7, #4]
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	4413      	add	r3, r2
 8001ace:	00db      	lsls	r3, r3, #3
 8001ad0:	440b      	add	r3, r1
 8001ad2:	335d      	adds	r3, #93	; 0x5d
 8001ad4:	2203      	movs	r2, #3
 8001ad6:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	015a      	lsls	r2, r3, #5
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	4413      	add	r3, r2
 8001ae0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	015a      	lsls	r2, r3, #5
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	4413      	add	r3, r2
 8001aee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	f043 0302 	orr.w	r3, r3, #2
 8001af8:	60cb      	str	r3, [r1, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	b2d2      	uxtb	r2, r2
 8001b02:	4611      	mov	r1, r2
 8001b04:	4618      	mov	r0, r3
 8001b06:	f002 fa7c 	bl	8004002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	015a      	lsls	r2, r3, #5
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	4413      	add	r3, r2
 8001b12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b16:	461a      	mov	r2, r3
 8001b18:	2310      	movs	r3, #16
 8001b1a:	6093      	str	r3, [r2, #8]
}
 8001b1c:	bf00      	nop
 8001b1e:	3718      	adds	r7, #24
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001b3a:	78fb      	ldrb	r3, [r7, #3]
 8001b3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	015a      	lsls	r2, r3, #5
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	4413      	add	r3, r2
 8001b46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	2b04      	cmp	r3, #4
 8001b52:	d11a      	bne.n	8001b8a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	015a      	lsls	r2, r3, #5
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b60:	461a      	mov	r2, r3
 8001b62:	2304      	movs	r3, #4
 8001b64:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	015a      	lsls	r2, r3, #5
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b72:	4619      	mov	r1, r3
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	015a      	lsls	r2, r3, #5
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	f043 0302 	orr.w	r3, r3, #2
 8001b86:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    /* ... */
  }
}
 8001b88:	e347      	b.n	800221a <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	015a      	lsls	r2, r3, #5
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	4413      	add	r3, r2
 8001b92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f003 0320 	and.w	r3, r3, #32
 8001b9c:	2b20      	cmp	r3, #32
 8001b9e:	d142      	bne.n	8001c26 <HCD_HC_OUT_IRQHandler+0x102>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	015a      	lsls	r2, r3, #5
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bac:	461a      	mov	r2, r3
 8001bae:	2320      	movs	r3, #32
 8001bb0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8001bb2:	6879      	ldr	r1, [r7, #4]
 8001bb4:	68fa      	ldr	r2, [r7, #12]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	4413      	add	r3, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	440b      	add	r3, r1
 8001bc0:	333d      	adds	r3, #61	; 0x3d
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	f040 8328 	bne.w	800221a <HCD_HC_OUT_IRQHandler+0x6f6>
      hhcd->hc[ch_num].do_ping = 0U;
 8001bca:	6879      	ldr	r1, [r7, #4]
 8001bcc:	68fa      	ldr	r2, [r7, #12]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	440b      	add	r3, r1
 8001bd8:	333d      	adds	r3, #61	; 0x3d
 8001bda:	2200      	movs	r2, #0
 8001bdc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	68fa      	ldr	r2, [r7, #12]
 8001be2:	4613      	mov	r3, r2
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	440b      	add	r3, r1
 8001bec:	335c      	adds	r3, #92	; 0x5c
 8001bee:	2202      	movs	r2, #2
 8001bf0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	015a      	lsls	r2, r3, #5
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bfe:	4619      	mov	r1, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	015a      	lsls	r2, r3, #5
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	4413      	add	r3, r2
 8001c08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	f043 0302 	orr.w	r3, r3, #2
 8001c12:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	68fa      	ldr	r2, [r7, #12]
 8001c1a:	b2d2      	uxtb	r2, r2
 8001c1c:	4611      	mov	r1, r2
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f002 f9ef 	bl	8004002 <USB_HC_Halt>
}
 8001c24:	e2f9      	b.n	800221a <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	015a      	lsls	r2, r3, #5
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c38:	2b40      	cmp	r3, #64	; 0x40
 8001c3a:	d140      	bne.n	8001cbe <HCD_HC_OUT_IRQHandler+0x19a>
    hhcd->hc[ch_num].state = HC_NYET;
 8001c3c:	6879      	ldr	r1, [r7, #4]
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	4613      	mov	r3, r2
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	4413      	add	r3, r2
 8001c46:	00db      	lsls	r3, r3, #3
 8001c48:	440b      	add	r3, r1
 8001c4a:	335d      	adds	r3, #93	; 0x5d
 8001c4c:	2204      	movs	r2, #4
 8001c4e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	4613      	mov	r3, r2
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	4413      	add	r3, r2
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	440b      	add	r3, r1
 8001c5e:	333d      	adds	r3, #61	; 0x3d
 8001c60:	2201      	movs	r2, #1
 8001c62:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001c64:	6879      	ldr	r1, [r7, #4]
 8001c66:	68fa      	ldr	r2, [r7, #12]
 8001c68:	4613      	mov	r3, r2
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	4413      	add	r3, r2
 8001c6e:	00db      	lsls	r3, r3, #3
 8001c70:	440b      	add	r3, r1
 8001c72:	3358      	adds	r3, #88	; 0x58
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	015a      	lsls	r2, r3, #5
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	4413      	add	r3, r2
 8001c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c84:	4619      	mov	r1, r3
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	015a      	lsls	r2, r3, #5
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	f043 0302 	orr.w	r3, r3, #2
 8001c98:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	b2d2      	uxtb	r2, r2
 8001ca2:	4611      	mov	r1, r2
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f002 f9ac 	bl	8004002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	015a      	lsls	r2, r3, #5
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	2340      	movs	r3, #64	; 0x40
 8001cba:	6093      	str	r3, [r2, #8]
}
 8001cbc:	e2ad      	b.n	800221a <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	015a      	lsls	r2, r3, #5
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001cd4:	d123      	bne.n	8001d1e <HCD_HC_OUT_IRQHandler+0x1fa>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	015a      	lsls	r2, r3, #5
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	4413      	add	r3, r2
 8001cde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	015a      	lsls	r2, r3, #5
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	4413      	add	r3, r2
 8001cec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	f043 0302 	orr.w	r3, r3, #2
 8001cf6:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	68fa      	ldr	r2, [r7, #12]
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	4611      	mov	r1, r2
 8001d02:	4618      	mov	r0, r3
 8001d04:	f002 f97d 	bl	8004002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	015a      	lsls	r2, r3, #5
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	4413      	add	r3, r2
 8001d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d14:	461a      	mov	r2, r3
 8001d16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d1a:	6093      	str	r3, [r2, #8]
}
 8001d1c:	e27d      	b.n	800221a <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	015a      	lsls	r2, r3, #5
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	4413      	add	r3, r2
 8001d26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d136      	bne.n	8001da2 <HCD_HC_OUT_IRQHandler+0x27e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001d34:	6879      	ldr	r1, [r7, #4]
 8001d36:	68fa      	ldr	r2, [r7, #12]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	4413      	add	r3, r2
 8001d3e:	00db      	lsls	r3, r3, #3
 8001d40:	440b      	add	r3, r1
 8001d42:	3358      	adds	r3, #88	; 0x58
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	015a      	lsls	r2, r3, #5
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	4413      	add	r3, r2
 8001d50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d54:	4619      	mov	r1, r3
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	015a      	lsls	r2, r3, #5
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	f043 0302 	orr.w	r3, r3, #2
 8001d68:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	b2d2      	uxtb	r2, r2
 8001d72:	4611      	mov	r1, r2
 8001d74:	4618      	mov	r0, r3
 8001d76:	f002 f944 	bl	8004002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	015a      	lsls	r2, r3, #5
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	4413      	add	r3, r2
 8001d82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d86:	461a      	mov	r2, r3
 8001d88:	2301      	movs	r3, #1
 8001d8a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001d8c:	6879      	ldr	r1, [r7, #4]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	4613      	mov	r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	4413      	add	r3, r2
 8001d96:	00db      	lsls	r3, r3, #3
 8001d98:	440b      	add	r3, r1
 8001d9a:	335d      	adds	r3, #93	; 0x5d
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	701a      	strb	r2, [r3, #0]
}
 8001da0:	e23b      	b.n	800221a <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	015a      	lsls	r2, r3, #5
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	4413      	add	r3, r2
 8001daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f003 0308 	and.w	r3, r3, #8
 8001db4:	2b08      	cmp	r3, #8
 8001db6:	d12c      	bne.n	8001e12 <HCD_HC_OUT_IRQHandler+0x2ee>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	015a      	lsls	r2, r3, #5
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	2308      	movs	r3, #8
 8001dc8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	015a      	lsls	r2, r3, #5
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	015a      	lsls	r2, r3, #5
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	4413      	add	r3, r2
 8001de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	f043 0302 	orr.w	r3, r3, #2
 8001dea:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	68fa      	ldr	r2, [r7, #12]
 8001df2:	b2d2      	uxtb	r2, r2
 8001df4:	4611      	mov	r1, r2
 8001df6:	4618      	mov	r0, r3
 8001df8:	f002 f903 	bl	8004002 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8001dfc:	6879      	ldr	r1, [r7, #4]
 8001dfe:	68fa      	ldr	r2, [r7, #12]
 8001e00:	4613      	mov	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	4413      	add	r3, r2
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	440b      	add	r3, r1
 8001e0a:	335d      	adds	r3, #93	; 0x5d
 8001e0c:	2205      	movs	r2, #5
 8001e0e:	701a      	strb	r2, [r3, #0]
}
 8001e10:	e203      	b.n	800221a <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	015a      	lsls	r2, r3, #5
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4413      	add	r3, r2
 8001e1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	f003 0310 	and.w	r3, r3, #16
 8001e24:	2b10      	cmp	r3, #16
 8001e26:	d156      	bne.n	8001ed6 <HCD_HC_OUT_IRQHandler+0x3b2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001e28:	6879      	ldr	r1, [r7, #4]
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	4413      	add	r3, r2
 8001e32:	00db      	lsls	r3, r3, #3
 8001e34:	440b      	add	r3, r1
 8001e36:	3358      	adds	r3, #88	; 0x58
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8001e3c:	6879      	ldr	r1, [r7, #4]
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	4613      	mov	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	4413      	add	r3, r2
 8001e46:	00db      	lsls	r3, r3, #3
 8001e48:	440b      	add	r3, r1
 8001e4a:	335d      	adds	r3, #93	; 0x5d
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001e50:	6879      	ldr	r1, [r7, #4]
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	4613      	mov	r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	4413      	add	r3, r2
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	440b      	add	r3, r1
 8001e5e:	333d      	adds	r3, #61	; 0x3d
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d114      	bne.n	8001e90 <HCD_HC_OUT_IRQHandler+0x36c>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8001e66:	6879      	ldr	r1, [r7, #4]
 8001e68:	68fa      	ldr	r2, [r7, #12]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	4413      	add	r3, r2
 8001e70:	00db      	lsls	r3, r3, #3
 8001e72:	440b      	add	r3, r1
 8001e74:	333c      	adds	r3, #60	; 0x3c
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d109      	bne.n	8001e90 <HCD_HC_OUT_IRQHandler+0x36c>
        hhcd->hc[ch_num].do_ping = 1U;
 8001e7c:	6879      	ldr	r1, [r7, #4]
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	4613      	mov	r3, r2
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	4413      	add	r3, r2
 8001e86:	00db      	lsls	r3, r3, #3
 8001e88:	440b      	add	r3, r1
 8001e8a:	333d      	adds	r3, #61	; 0x3d
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	015a      	lsls	r2, r3, #5
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	4413      	add	r3, r2
 8001e98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	015a      	lsls	r2, r3, #5
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	f043 0302 	orr.w	r3, r3, #2
 8001eb0:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	b2d2      	uxtb	r2, r2
 8001eba:	4611      	mov	r1, r2
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f002 f8a0 	bl	8004002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	015a      	lsls	r2, r3, #5
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	4413      	add	r3, r2
 8001eca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ece:	461a      	mov	r2, r3
 8001ed0:	2310      	movs	r3, #16
 8001ed2:	6093      	str	r3, [r2, #8]
}
 8001ed4:	e1a1      	b.n	800221a <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	015a      	lsls	r2, r3, #5
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	4413      	add	r3, r2
 8001ede:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ee8:	2b80      	cmp	r3, #128	; 0x80
 8001eea:	d12c      	bne.n	8001f46 <HCD_HC_OUT_IRQHandler+0x422>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	015a      	lsls	r2, r3, #5
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef8:	4619      	mov	r1, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	015a      	lsls	r2, r3, #5
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	4413      	add	r3, r2
 8001f02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	f043 0302 	orr.w	r3, r3, #2
 8001f0c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	b2d2      	uxtb	r2, r2
 8001f16:	4611      	mov	r1, r2
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f002 f872 	bl	8004002 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001f1e:	6879      	ldr	r1, [r7, #4]
 8001f20:	68fa      	ldr	r2, [r7, #12]
 8001f22:	4613      	mov	r3, r2
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	4413      	add	r3, r2
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	440b      	add	r3, r1
 8001f2c:	335d      	adds	r3, #93	; 0x5d
 8001f2e:	2206      	movs	r2, #6
 8001f30:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	015a      	lsls	r2, r3, #5
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	4413      	add	r3, r2
 8001f3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f3e:	461a      	mov	r2, r3
 8001f40:	2380      	movs	r3, #128	; 0x80
 8001f42:	6093      	str	r3, [r2, #8]
}
 8001f44:	e169      	b.n	800221a <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	015a      	lsls	r2, r3, #5
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f5c:	d136      	bne.n	8001fcc <HCD_HC_OUT_IRQHandler+0x4a8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	015a      	lsls	r2, r3, #5
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	4413      	add	r3, r2
 8001f66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	015a      	lsls	r2, r3, #5
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	4413      	add	r3, r2
 8001f74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	f043 0302 	orr.w	r3, r3, #2
 8001f7e:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	68fa      	ldr	r2, [r7, #12]
 8001f86:	b2d2      	uxtb	r2, r2
 8001f88:	4611      	mov	r1, r2
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f002 f839 	bl	8004002 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	015a      	lsls	r2, r3, #5
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	4413      	add	r3, r2
 8001f98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	2310      	movs	r3, #16
 8001fa0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	015a      	lsls	r2, r3, #5
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	4413      	add	r3, r2
 8001faa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fae:	461a      	mov	r2, r3
 8001fb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fb4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	4413      	add	r3, r2
 8001fc0:	00db      	lsls	r3, r3, #3
 8001fc2:	440b      	add	r3, r1
 8001fc4:	335d      	adds	r3, #93	; 0x5d
 8001fc6:	2208      	movs	r2, #8
 8001fc8:	701a      	strb	r2, [r3, #0]
}
 8001fca:	e126      	b.n	800221a <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	015a      	lsls	r2, r3, #5
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	f040 811b 	bne.w	800221a <HCD_HC_OUT_IRQHandler+0x6f6>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	015a      	lsls	r2, r3, #5
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	4413      	add	r3, r2
 8001fec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	015a      	lsls	r2, r3, #5
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	f023 0302 	bic.w	r3, r3, #2
 8002004:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	4613      	mov	r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4413      	add	r3, r2
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	440b      	add	r3, r1
 8002014:	335d      	adds	r3, #93	; 0x5d
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d137      	bne.n	800208c <HCD_HC_OUT_IRQHandler+0x568>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800201c:	6879      	ldr	r1, [r7, #4]
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	4613      	mov	r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	00db      	lsls	r3, r3, #3
 8002028:	440b      	add	r3, r1
 800202a:	335c      	adds	r3, #92	; 0x5c
 800202c:	2201      	movs	r2, #1
 800202e:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002030:	6879      	ldr	r1, [r7, #4]
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	4613      	mov	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	440b      	add	r3, r1
 800203e:	333f      	adds	r3, #63	; 0x3f
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d00b      	beq.n	800205e <HCD_HC_OUT_IRQHandler+0x53a>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002046:	6879      	ldr	r1, [r7, #4]
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	4613      	mov	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	4413      	add	r3, r2
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	440b      	add	r3, r1
 8002054:	333f      	adds	r3, #63	; 0x3f
 8002056:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002058:	2b03      	cmp	r3, #3
 800205a:	f040 80c5 	bne.w	80021e8 <HCD_HC_OUT_IRQHandler+0x6c4>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 800205e:	6879      	ldr	r1, [r7, #4]
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	4613      	mov	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	4413      	add	r3, r2
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	440b      	add	r3, r1
 800206c:	3351      	adds	r3, #81	; 0x51
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	f083 0301 	eor.w	r3, r3, #1
 8002074:	b2d8      	uxtb	r0, r3
 8002076:	6879      	ldr	r1, [r7, #4]
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	440b      	add	r3, r1
 8002084:	3351      	adds	r3, #81	; 0x51
 8002086:	4602      	mov	r2, r0
 8002088:	701a      	strb	r2, [r3, #0]
 800208a:	e0ad      	b.n	80021e8 <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800208c:	6879      	ldr	r1, [r7, #4]
 800208e:	68fa      	ldr	r2, [r7, #12]
 8002090:	4613      	mov	r3, r2
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	4413      	add	r3, r2
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	440b      	add	r3, r1
 800209a:	335d      	adds	r3, #93	; 0x5d
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	2b03      	cmp	r3, #3
 80020a0:	d10a      	bne.n	80020b8 <HCD_HC_OUT_IRQHandler+0x594>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80020a2:	6879      	ldr	r1, [r7, #4]
 80020a4:	68fa      	ldr	r2, [r7, #12]
 80020a6:	4613      	mov	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	440b      	add	r3, r1
 80020b0:	335c      	adds	r3, #92	; 0x5c
 80020b2:	2202      	movs	r2, #2
 80020b4:	701a      	strb	r2, [r3, #0]
 80020b6:	e097      	b.n	80021e8 <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80020b8:	6879      	ldr	r1, [r7, #4]
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	4613      	mov	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4413      	add	r3, r2
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	440b      	add	r3, r1
 80020c6:	335d      	adds	r3, #93	; 0x5d
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	2b04      	cmp	r3, #4
 80020cc:	d10a      	bne.n	80020e4 <HCD_HC_OUT_IRQHandler+0x5c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80020ce:	6879      	ldr	r1, [r7, #4]
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	4613      	mov	r3, r2
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	4413      	add	r3, r2
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	440b      	add	r3, r1
 80020dc:	335c      	adds	r3, #92	; 0x5c
 80020de:	2202      	movs	r2, #2
 80020e0:	701a      	strb	r2, [r3, #0]
 80020e2:	e081      	b.n	80021e8 <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80020e4:	6879      	ldr	r1, [r7, #4]
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	4613      	mov	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	440b      	add	r3, r1
 80020f2:	335d      	adds	r3, #93	; 0x5d
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	2b05      	cmp	r3, #5
 80020f8:	d10a      	bne.n	8002110 <HCD_HC_OUT_IRQHandler+0x5ec>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80020fa:	6879      	ldr	r1, [r7, #4]
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	4613      	mov	r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4413      	add	r3, r2
 8002104:	00db      	lsls	r3, r3, #3
 8002106:	440b      	add	r3, r1
 8002108:	335c      	adds	r3, #92	; 0x5c
 800210a:	2205      	movs	r2, #5
 800210c:	701a      	strb	r2, [r3, #0]
 800210e:	e06b      	b.n	80021e8 <HCD_HC_OUT_IRQHandler+0x6c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002110:	6879      	ldr	r1, [r7, #4]
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	4613      	mov	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4413      	add	r3, r2
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	440b      	add	r3, r1
 800211e:	335d      	adds	r3, #93	; 0x5d
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2b06      	cmp	r3, #6
 8002124:	d00a      	beq.n	800213c <HCD_HC_OUT_IRQHandler+0x618>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002126:	6879      	ldr	r1, [r7, #4]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	00db      	lsls	r3, r3, #3
 8002132:	440b      	add	r3, r1
 8002134:	335d      	adds	r3, #93	; 0x5d
 8002136:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002138:	2b08      	cmp	r3, #8
 800213a:	d155      	bne.n	80021e8 <HCD_HC_OUT_IRQHandler+0x6c4>
      hhcd->hc[ch_num].ErrCnt++;
 800213c:	6879      	ldr	r1, [r7, #4]
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	4613      	mov	r3, r2
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	00db      	lsls	r3, r3, #3
 8002148:	440b      	add	r3, r1
 800214a:	3358      	adds	r3, #88	; 0x58
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	1c59      	adds	r1, r3, #1
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	4613      	mov	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	4413      	add	r3, r2
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	4403      	add	r3, r0
 800215e:	3358      	adds	r3, #88	; 0x58
 8002160:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002162:	6879      	ldr	r1, [r7, #4]
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	4613      	mov	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4413      	add	r3, r2
 800216c:	00db      	lsls	r3, r3, #3
 800216e:	440b      	add	r3, r1
 8002170:	3358      	adds	r3, #88	; 0x58
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2b03      	cmp	r3, #3
 8002176:	d914      	bls.n	80021a2 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002178:	6879      	ldr	r1, [r7, #4]
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	4613      	mov	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	440b      	add	r3, r1
 8002186:	3358      	adds	r3, #88	; 0x58
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800218c:	6879      	ldr	r1, [r7, #4]
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	440b      	add	r3, r1
 800219a:	335c      	adds	r3, #92	; 0x5c
 800219c:	2204      	movs	r2, #4
 800219e:	701a      	strb	r2, [r3, #0]
 80021a0:	e009      	b.n	80021b6 <HCD_HC_OUT_IRQHandler+0x692>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	4613      	mov	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	4413      	add	r3, r2
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	440b      	add	r3, r1
 80021b0:	335c      	adds	r3, #92	; 0x5c
 80021b2:	2202      	movs	r2, #2
 80021b4:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	015a      	lsls	r2, r3, #5
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	4413      	add	r3, r2
 80021be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80021cc:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021d4:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	015a      	lsls	r2, r3, #5
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	4413      	add	r3, r2
 80021de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021e2:	461a      	mov	r2, r3
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	015a      	lsls	r2, r3, #5
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	4413      	add	r3, r2
 80021f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021f4:	461a      	mov	r2, r3
 80021f6:	2302      	movs	r3, #2
 80021f8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	b2d8      	uxtb	r0, r3
 80021fe:	6879      	ldr	r1, [r7, #4]
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	4613      	mov	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	4413      	add	r3, r2
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	440b      	add	r3, r1
 800220c:	335c      	adds	r3, #92	; 0x5c
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	461a      	mov	r2, r3
 8002212:	4601      	mov	r1, r0
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f004 fc2b 	bl	8006a70 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800221a:	bf00      	nop
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
	...

08002224 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b08a      	sub	sp, #40	; 0x28
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002234:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	6a1b      	ldr	r3, [r3, #32]
 800223c:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	f003 030f 	and.w	r3, r3, #15
 8002244:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	0c5b      	lsrs	r3, r3, #17
 800224a:	f003 030f 	and.w	r3, r3, #15
 800224e:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	091b      	lsrs	r3, r3, #4
 8002254:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002258:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	2b02      	cmp	r3, #2
 800225e:	d003      	beq.n	8002268 <HCD_RXQLVL_IRQHandler+0x44>
 8002260:	2b05      	cmp	r3, #5
 8002262:	f000 8082 	beq.w	800236a <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002266:	e083      	b.n	8002370 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d07f      	beq.n	800236e <HCD_RXQLVL_IRQHandler+0x14a>
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4613      	mov	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	4413      	add	r3, r2
 8002278:	00db      	lsls	r3, r3, #3
 800227a:	440b      	add	r3, r1
 800227c:	3344      	adds	r3, #68	; 0x44
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d074      	beq.n	800236e <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6818      	ldr	r0, [r3, #0]
 8002288:	6879      	ldr	r1, [r7, #4]
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	4613      	mov	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4413      	add	r3, r2
 8002292:	00db      	lsls	r3, r3, #3
 8002294:	440b      	add	r3, r1
 8002296:	3344      	adds	r3, #68	; 0x44
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	b292      	uxth	r2, r2
 800229e:	4619      	mov	r1, r3
 80022a0:	f001 fa3b 	bl	800371a <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4613      	mov	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4413      	add	r3, r2
 80022ae:	00db      	lsls	r3, r3, #3
 80022b0:	440b      	add	r3, r1
 80022b2:	3344      	adds	r3, #68	; 0x44
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	18d1      	adds	r1, r2, r3
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4613      	mov	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4413      	add	r3, r2
 80022c4:	00db      	lsls	r3, r3, #3
 80022c6:	4403      	add	r3, r0
 80022c8:	3344      	adds	r3, #68	; 0x44
 80022ca:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 80022cc:	6879      	ldr	r1, [r7, #4]
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	4613      	mov	r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	4413      	add	r3, r2
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	440b      	add	r3, r1
 80022da:	334c      	adds	r3, #76	; 0x4c
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	18d1      	adds	r1, r2, r3
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	4613      	mov	r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4413      	add	r3, r2
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	4403      	add	r3, r0
 80022f0:	334c      	adds	r3, #76	; 0x4c
 80022f2:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	015a      	lsls	r2, r3, #5
 80022f8:	6a3b      	ldr	r3, [r7, #32]
 80022fa:	4413      	add	r3, r2
 80022fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002300:	691a      	ldr	r2, [r3, #16]
 8002302:	4b1d      	ldr	r3, [pc, #116]	; (8002378 <HCD_RXQLVL_IRQHandler+0x154>)
 8002304:	4013      	ands	r3, r2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d031      	beq.n	800236e <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	015a      	lsls	r2, r3, #5
 800230e:	6a3b      	ldr	r3, [r7, #32]
 8002310:	4413      	add	r3, r2
 8002312:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002320:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002328:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	015a      	lsls	r2, r3, #5
 800232e:	6a3b      	ldr	r3, [r7, #32]
 8002330:	4413      	add	r3, r2
 8002332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002336:	461a      	mov	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	4613      	mov	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	00db      	lsls	r3, r3, #3
 8002348:	440b      	add	r3, r1
 800234a:	3350      	adds	r3, #80	; 0x50
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	f083 0301 	eor.w	r3, r3, #1
 8002352:	b2d8      	uxtb	r0, r3
 8002354:	6879      	ldr	r1, [r7, #4]
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	4613      	mov	r3, r2
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	4413      	add	r3, r2
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	440b      	add	r3, r1
 8002362:	3350      	adds	r3, #80	; 0x50
 8002364:	4602      	mov	r2, r0
 8002366:	701a      	strb	r2, [r3, #0]
      break;
 8002368:	e001      	b.n	800236e <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800236a:	bf00      	nop
 800236c:	e000      	b.n	8002370 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 800236e:	bf00      	nop
  }
}
 8002370:	bf00      	nop
 8002372:	3728      	adds	r7, #40	; 0x28
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	1ff80000 	.word	0x1ff80000

0800237c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80023a8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d113      	bne.n	80023dc <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d10a      	bne.n	80023d4 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	6812      	ldr	r2, [r2, #0]
 80023c6:	6992      	ldr	r2, [r2, #24]
 80023c8:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80023cc:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f004 fb32 	bl	8006a38 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	f043 0302 	orr.w	r3, r3, #2
 80023da:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f003 0308 	and.w	r3, r3, #8
 80023e2:	2b08      	cmp	r3, #8
 80023e4:	d148      	bne.n	8002478 <HCD_Port_IRQHandler+0xfc>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	f043 0308 	orr.w	r3, r3, #8
 80023ec:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	f003 0304 	and.w	r3, r3, #4
 80023f4:	2b04      	cmp	r3, #4
 80023f6:	d129      	bne.n	800244c <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d113      	bne.n	8002428 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002406:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800240a:	d106      	bne.n	800241a <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2102      	movs	r1, #2
 8002412:	4618      	mov	r0, r3
 8002414:	f001 fabe 	bl	8003994 <USB_InitFSLSPClkSel>
 8002418:	e011      	b.n	800243e <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2101      	movs	r1, #1
 8002420:	4618      	mov	r0, r3
 8002422:	f001 fab7 	bl	8003994 <USB_InitFSLSPClkSel>
 8002426:	e00a      	b.n	800243e <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	2b03      	cmp	r3, #3
 800242e:	d106      	bne.n	800243e <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002436:	461a      	mov	r2, r3
 8002438:	f64e 2360 	movw	r3, #60000	; 0xea60
 800243c:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f004 fb24 	bl	8006a8c <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f004 faf7 	bl	8006a38 <HAL_HCD_Connect_Callback>
 800244a:	e015      	b.n	8002478 <HCD_Port_IRQHandler+0xfc>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f004 fb2b 	bl	8006aa8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002458:	461a      	mov	r2, r3
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002466:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	6812      	ldr	r2, [r2, #0]
 8002470:	6992      	ldr	r2, [r2, #24]
 8002472:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002476:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f003 0320 	and.w	r3, r3, #32
 800247e:	2b20      	cmp	r3, #32
 8002480:	d103      	bne.n	800248a <HCD_Port_IRQHandler+0x10e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	f043 0320 	orr.w	r3, r3, #32
 8002488:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002490:	461a      	mov	r2, r3
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	6013      	str	r3, [r2, #0]
}
 8002496:	bf00      	nop
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024a0:	b590      	push	{r4, r7, lr}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e10f      	b.n	80026d2 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d106      	bne.n	80024cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f004 f86a 	bl	80065a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2224      	movs	r2, #36	; 0x24
 80024d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	6812      	ldr	r2, [r2, #0]
 80024dc:	6812      	ldr	r2, [r2, #0]
 80024de:	f022 0201 	bic.w	r2, r2, #1
 80024e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024e4:	f000 fd0c 	bl	8002f00 <HAL_RCC_GetPCLK1Freq>
 80024e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	4a7b      	ldr	r2, [pc, #492]	; (80026dc <HAL_I2C_Init+0x23c>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d807      	bhi.n	8002504 <HAL_I2C_Init+0x64>
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	4a7a      	ldr	r2, [pc, #488]	; (80026e0 <HAL_I2C_Init+0x240>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	bf94      	ite	ls
 80024fc:	2301      	movls	r3, #1
 80024fe:	2300      	movhi	r3, #0
 8002500:	b2db      	uxtb	r3, r3
 8002502:	e006      	b.n	8002512 <HAL_I2C_Init+0x72>
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4a77      	ldr	r2, [pc, #476]	; (80026e4 <HAL_I2C_Init+0x244>)
 8002508:	4293      	cmp	r3, r2
 800250a:	bf94      	ite	ls
 800250c:	2301      	movls	r3, #1
 800250e:	2300      	movhi	r3, #0
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e0db      	b.n	80026d2 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	4a72      	ldr	r2, [pc, #456]	; (80026e8 <HAL_I2C_Init+0x248>)
 800251e:	fba2 2303 	umull	r2, r3, r2, r3
 8002522:	0c9b      	lsrs	r3, r3, #18
 8002524:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6812      	ldr	r2, [r2, #0]
 800252e:	6852      	ldr	r2, [r2, #4]
 8002530:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8002534:	68ba      	ldr	r2, [r7, #8]
 8002536:	430a      	orrs	r2, r1
 8002538:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6a1b      	ldr	r3, [r3, #32]
 8002544:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	4863      	ldr	r0, [pc, #396]	; (80026dc <HAL_I2C_Init+0x23c>)
 800254e:	4283      	cmp	r3, r0
 8002550:	d802      	bhi.n	8002558 <HAL_I2C_Init+0xb8>
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	3301      	adds	r3, #1
 8002556:	e009      	b.n	800256c <HAL_I2C_Init+0xcc>
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800255e:	fb00 f303 	mul.w	r3, r0, r3
 8002562:	4862      	ldr	r0, [pc, #392]	; (80026ec <HAL_I2C_Init+0x24c>)
 8002564:	fba0 0303 	umull	r0, r3, r0, r3
 8002568:	099b      	lsrs	r3, r3, #6
 800256a:	3301      	adds	r3, #1
 800256c:	430b      	orrs	r3, r1
 800256e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6818      	ldr	r0, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800257e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	4955      	ldr	r1, [pc, #340]	; (80026dc <HAL_I2C_Init+0x23c>)
 8002588:	428b      	cmp	r3, r1
 800258a:	d80d      	bhi.n	80025a8 <HAL_I2C_Init+0x108>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	1e59      	subs	r1, r3, #1
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	fbb1 f3f3 	udiv	r3, r1, r3
 800259a:	3301      	adds	r3, #1
 800259c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025a0:	2b04      	cmp	r3, #4
 80025a2:	bf38      	it	cc
 80025a4:	2304      	movcc	r3, #4
 80025a6:	e04f      	b.n	8002648 <HAL_I2C_Init+0x1a8>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d111      	bne.n	80025d4 <HAL_I2C_Init+0x134>
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	1e5c      	subs	r4, r3, #1
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6859      	ldr	r1, [r3, #4]
 80025b8:	460b      	mov	r3, r1
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	440b      	add	r3, r1
 80025be:	fbb4 f3f3 	udiv	r3, r4, r3
 80025c2:	3301      	adds	r3, #1
 80025c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	bf0c      	ite	eq
 80025cc:	2301      	moveq	r3, #1
 80025ce:	2300      	movne	r3, #0
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	e012      	b.n	80025fa <HAL_I2C_Init+0x15a>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	1e5c      	subs	r4, r3, #1
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6859      	ldr	r1, [r3, #4]
 80025dc:	460b      	mov	r3, r1
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	440b      	add	r3, r1
 80025e2:	0099      	lsls	r1, r3, #2
 80025e4:	440b      	add	r3, r1
 80025e6:	fbb4 f3f3 	udiv	r3, r4, r3
 80025ea:	3301      	adds	r3, #1
 80025ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	bf0c      	ite	eq
 80025f4:	2301      	moveq	r3, #1
 80025f6:	2300      	movne	r3, #0
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <HAL_I2C_Init+0x162>
 80025fe:	2301      	movs	r3, #1
 8002600:	e022      	b.n	8002648 <HAL_I2C_Init+0x1a8>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10e      	bne.n	8002628 <HAL_I2C_Init+0x188>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	1e5c      	subs	r4, r3, #1
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6859      	ldr	r1, [r3, #4]
 8002612:	460b      	mov	r3, r1
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	440b      	add	r3, r1
 8002618:	fbb4 f3f3 	udiv	r3, r4, r3
 800261c:	3301      	adds	r3, #1
 800261e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002622:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002626:	e00f      	b.n	8002648 <HAL_I2C_Init+0x1a8>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	1e5c      	subs	r4, r3, #1
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6859      	ldr	r1, [r3, #4]
 8002630:	460b      	mov	r3, r1
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	440b      	add	r3, r1
 8002636:	0099      	lsls	r1, r3, #2
 8002638:	440b      	add	r3, r1
 800263a:	fbb4 f3f3 	udiv	r3, r4, r3
 800263e:	3301      	adds	r3, #1
 8002640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002644:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002648:	4313      	orrs	r3, r2
 800264a:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6812      	ldr	r2, [r2, #0]
 8002654:	6812      	ldr	r2, [r2, #0]
 8002656:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	69d0      	ldr	r0, [r2, #28]
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	6a12      	ldr	r2, [r2, #32]
 8002662:	4302      	orrs	r2, r0
 8002664:	430a      	orrs	r2, r1
 8002666:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002676:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	6908      	ldr	r0, [r1, #16]
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	68c9      	ldr	r1, [r1, #12]
 8002682:	4301      	orrs	r1, r0
 8002684:	430b      	orrs	r3, r1
 8002686:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	6812      	ldr	r2, [r2, #0]
 8002690:	68d2      	ldr	r2, [r2, #12]
 8002692:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	6950      	ldr	r0, [r2, #20]
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	6992      	ldr	r2, [r2, #24]
 800269e:	4302      	orrs	r2, r0
 80026a0:	430a      	orrs	r2, r1
 80026a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6812      	ldr	r2, [r2, #0]
 80026ac:	6812      	ldr	r2, [r2, #0]
 80026ae:	f042 0201 	orr.w	r2, r2, #1
 80026b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2220      	movs	r2, #32
 80026be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd90      	pop	{r4, r7, pc}
 80026da:	bf00      	nop
 80026dc:	000186a0 	.word	0x000186a0
 80026e0:	001e847f 	.word	0x001e847f
 80026e4:	003d08ff 	.word	0x003d08ff
 80026e8:	431bde83 	.word	0x431bde83
 80026ec:	10624dd3 	.word	0x10624dd3

080026f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e22d      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	2b00      	cmp	r3, #0
 800270c:	d075      	beq.n	80027fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800270e:	4ba3      	ldr	r3, [pc, #652]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 030c 	and.w	r3, r3, #12
 8002716:	2b04      	cmp	r3, #4
 8002718:	d00c      	beq.n	8002734 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800271a:	4ba0      	ldr	r3, [pc, #640]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002722:	2b08      	cmp	r3, #8
 8002724:	d112      	bne.n	800274c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002726:	4b9d      	ldr	r3, [pc, #628]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800272e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002732:	d10b      	bne.n	800274c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002734:	4b99      	ldr	r3, [pc, #612]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d05b      	beq.n	80027f8 <HAL_RCC_OscConfig+0x108>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d157      	bne.n	80027f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e208      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002754:	d106      	bne.n	8002764 <HAL_RCC_OscConfig+0x74>
 8002756:	4a91      	ldr	r2, [pc, #580]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002758:	4b90      	ldr	r3, [pc, #576]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002760:	6013      	str	r3, [r2, #0]
 8002762:	e01d      	b.n	80027a0 <HAL_RCC_OscConfig+0xb0>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800276c:	d10c      	bne.n	8002788 <HAL_RCC_OscConfig+0x98>
 800276e:	4a8b      	ldr	r2, [pc, #556]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002770:	4b8a      	ldr	r3, [pc, #552]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002778:	6013      	str	r3, [r2, #0]
 800277a:	4a88      	ldr	r2, [pc, #544]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 800277c:	4b87      	ldr	r3, [pc, #540]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002784:	6013      	str	r3, [r2, #0]
 8002786:	e00b      	b.n	80027a0 <HAL_RCC_OscConfig+0xb0>
 8002788:	4a84      	ldr	r2, [pc, #528]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 800278a:	4b84      	ldr	r3, [pc, #528]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002792:	6013      	str	r3, [r2, #0]
 8002794:	4a81      	ldr	r2, [pc, #516]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002796:	4b81      	ldr	r3, [pc, #516]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800279e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d013      	beq.n	80027d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a8:	f7fd fefc 	bl	80005a4 <HAL_GetTick>
 80027ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ae:	e008      	b.n	80027c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027b0:	f7fd fef8 	bl	80005a4 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b64      	cmp	r3, #100	; 0x64
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e1cd      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027c2:	4b76      	ldr	r3, [pc, #472]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0f0      	beq.n	80027b0 <HAL_RCC_OscConfig+0xc0>
 80027ce:	e014      	b.n	80027fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d0:	f7fd fee8 	bl	80005a4 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027d8:	f7fd fee4 	bl	80005a4 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b64      	cmp	r3, #100	; 0x64
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e1b9      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ea:	4b6c      	ldr	r3, [pc, #432]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1f0      	bne.n	80027d8 <HAL_RCC_OscConfig+0xe8>
 80027f6:	e000      	b.n	80027fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d063      	beq.n	80028ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002806:	4b65      	ldr	r3, [pc, #404]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f003 030c 	and.w	r3, r3, #12
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00b      	beq.n	800282a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002812:	4b62      	ldr	r3, [pc, #392]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800281a:	2b08      	cmp	r3, #8
 800281c:	d11c      	bne.n	8002858 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800281e:	4b5f      	ldr	r3, [pc, #380]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d116      	bne.n	8002858 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800282a:	4b5c      	ldr	r3, [pc, #368]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d005      	beq.n	8002842 <HAL_RCC_OscConfig+0x152>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d001      	beq.n	8002842 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e18d      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002842:	4956      	ldr	r1, [pc, #344]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002844:	4b55      	ldr	r3, [pc, #340]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	00db      	lsls	r3, r3, #3
 8002852:	4313      	orrs	r3, r2
 8002854:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002856:	e03a      	b.n	80028ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d020      	beq.n	80028a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002860:	4b4f      	ldr	r3, [pc, #316]	; (80029a0 <HAL_RCC_OscConfig+0x2b0>)
 8002862:	2201      	movs	r2, #1
 8002864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002866:	f7fd fe9d 	bl	80005a4 <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800286c:	e008      	b.n	8002880 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800286e:	f7fd fe99 	bl	80005a4 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e16e      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002880:	4b46      	ldr	r3, [pc, #280]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0302 	and.w	r3, r3, #2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d0f0      	beq.n	800286e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800288c:	4943      	ldr	r1, [pc, #268]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 800288e:	4b43      	ldr	r3, [pc, #268]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	00db      	lsls	r3, r3, #3
 800289c:	4313      	orrs	r3, r2
 800289e:	600b      	str	r3, [r1, #0]
 80028a0:	e015      	b.n	80028ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028a2:	4b3f      	ldr	r3, [pc, #252]	; (80029a0 <HAL_RCC_OscConfig+0x2b0>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a8:	f7fd fe7c 	bl	80005a4 <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028b0:	f7fd fe78 	bl	80005a4 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e14d      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028c2:	4b36      	ldr	r3, [pc, #216]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1f0      	bne.n	80028b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0308 	and.w	r3, r3, #8
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d030      	beq.n	800293c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d016      	beq.n	8002910 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028e2:	4b30      	ldr	r3, [pc, #192]	; (80029a4 <HAL_RCC_OscConfig+0x2b4>)
 80028e4:	2201      	movs	r2, #1
 80028e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e8:	f7fd fe5c 	bl	80005a4 <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028f0:	f7fd fe58 	bl	80005a4 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e12d      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002902:	4b26      	ldr	r3, [pc, #152]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002904:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d0f0      	beq.n	80028f0 <HAL_RCC_OscConfig+0x200>
 800290e:	e015      	b.n	800293c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002910:	4b24      	ldr	r3, [pc, #144]	; (80029a4 <HAL_RCC_OscConfig+0x2b4>)
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002916:	f7fd fe45 	bl	80005a4 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800291e:	f7fd fe41 	bl	80005a4 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e116      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002930:	4b1a      	ldr	r3, [pc, #104]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002932:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1f0      	bne.n	800291e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0304 	and.w	r3, r3, #4
 8002944:	2b00      	cmp	r3, #0
 8002946:	f000 80a0 	beq.w	8002a8a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800294a:	2300      	movs	r3, #0
 800294c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800294e:	4b13      	ldr	r3, [pc, #76]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10f      	bne.n	800297a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	4a0f      	ldr	r2, [pc, #60]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002960:	4b0e      	ldr	r3, [pc, #56]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 8002962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002964:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002968:	6413      	str	r3, [r2, #64]	; 0x40
 800296a:	4b0c      	ldr	r3, [pc, #48]	; (800299c <HAL_RCC_OscConfig+0x2ac>)
 800296c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002972:	60fb      	str	r3, [r7, #12]
 8002974:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002976:	2301      	movs	r3, #1
 8002978:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800297a:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <HAL_RCC_OscConfig+0x2b8>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002982:	2b00      	cmp	r3, #0
 8002984:	d121      	bne.n	80029ca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002986:	4a08      	ldr	r2, [pc, #32]	; (80029a8 <HAL_RCC_OscConfig+0x2b8>)
 8002988:	4b07      	ldr	r3, [pc, #28]	; (80029a8 <HAL_RCC_OscConfig+0x2b8>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002990:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002992:	f7fd fe07 	bl	80005a4 <HAL_GetTick>
 8002996:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002998:	e011      	b.n	80029be <HAL_RCC_OscConfig+0x2ce>
 800299a:	bf00      	nop
 800299c:	40023800 	.word	0x40023800
 80029a0:	42470000 	.word	0x42470000
 80029a4:	42470e80 	.word	0x42470e80
 80029a8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ac:	f7fd fdfa 	bl	80005a4 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e0cf      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029be:	4b6a      	ldr	r3, [pc, #424]	; (8002b68 <HAL_RCC_OscConfig+0x478>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d0f0      	beq.n	80029ac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d106      	bne.n	80029e0 <HAL_RCC_OscConfig+0x2f0>
 80029d2:	4a66      	ldr	r2, [pc, #408]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 80029d4:	4b65      	ldr	r3, [pc, #404]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 80029d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	6713      	str	r3, [r2, #112]	; 0x70
 80029de:	e01c      	b.n	8002a1a <HAL_RCC_OscConfig+0x32a>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	2b05      	cmp	r3, #5
 80029e6:	d10c      	bne.n	8002a02 <HAL_RCC_OscConfig+0x312>
 80029e8:	4a60      	ldr	r2, [pc, #384]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 80029ea:	4b60      	ldr	r3, [pc, #384]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 80029ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ee:	f043 0304 	orr.w	r3, r3, #4
 80029f2:	6713      	str	r3, [r2, #112]	; 0x70
 80029f4:	4a5d      	ldr	r2, [pc, #372]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 80029f6:	4b5d      	ldr	r3, [pc, #372]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 80029f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029fa:	f043 0301 	orr.w	r3, r3, #1
 80029fe:	6713      	str	r3, [r2, #112]	; 0x70
 8002a00:	e00b      	b.n	8002a1a <HAL_RCC_OscConfig+0x32a>
 8002a02:	4a5a      	ldr	r2, [pc, #360]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002a04:	4b59      	ldr	r3, [pc, #356]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002a06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a08:	f023 0301 	bic.w	r3, r3, #1
 8002a0c:	6713      	str	r3, [r2, #112]	; 0x70
 8002a0e:	4a57      	ldr	r2, [pc, #348]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002a10:	4b56      	ldr	r3, [pc, #344]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a14:	f023 0304 	bic.w	r3, r3, #4
 8002a18:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d015      	beq.n	8002a4e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a22:	f7fd fdbf 	bl	80005a4 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a28:	e00a      	b.n	8002a40 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a2a:	f7fd fdbb 	bl	80005a4 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d901      	bls.n	8002a40 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e08e      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a40:	4b4a      	ldr	r3, [pc, #296]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d0ee      	beq.n	8002a2a <HAL_RCC_OscConfig+0x33a>
 8002a4c:	e014      	b.n	8002a78 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a4e:	f7fd fda9 	bl	80005a4 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a54:	e00a      	b.n	8002a6c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a56:	f7fd fda5 	bl	80005a4 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d901      	bls.n	8002a6c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e078      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a6c:	4b3f      	ldr	r3, [pc, #252]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1ee      	bne.n	8002a56 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a78:	7dfb      	ldrb	r3, [r7, #23]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d105      	bne.n	8002a8a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a7e:	4a3b      	ldr	r2, [pc, #236]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002a80:	4b3a      	ldr	r3, [pc, #232]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a88:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d064      	beq.n	8002b5c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a92:	4b36      	ldr	r3, [pc, #216]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f003 030c 	and.w	r3, r3, #12
 8002a9a:	2b08      	cmp	r3, #8
 8002a9c:	d05c      	beq.n	8002b58 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d141      	bne.n	8002b2a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aa6:	4b32      	ldr	r3, [pc, #200]	; (8002b70 <HAL_RCC_OscConfig+0x480>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aac:	f7fd fd7a 	bl	80005a4 <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ab4:	f7fd fd76 	bl	80005a4 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e04b      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ac6:	4b29      	ldr	r3, [pc, #164]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1f0      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ad2:	4926      	ldr	r1, [pc, #152]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	69da      	ldr	r2, [r3, #28]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	431a      	orrs	r2, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae2:	019b      	lsls	r3, r3, #6
 8002ae4:	431a      	orrs	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aea:	085b      	lsrs	r3, r3, #1
 8002aec:	3b01      	subs	r3, #1
 8002aee:	041b      	lsls	r3, r3, #16
 8002af0:	431a      	orrs	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af6:	061b      	lsls	r3, r3, #24
 8002af8:	4313      	orrs	r3, r2
 8002afa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002afc:	4b1c      	ldr	r3, [pc, #112]	; (8002b70 <HAL_RCC_OscConfig+0x480>)
 8002afe:	2201      	movs	r2, #1
 8002b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b02:	f7fd fd4f 	bl	80005a4 <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b0a:	f7fd fd4b 	bl	80005a4 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e020      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b1c:	4b13      	ldr	r3, [pc, #76]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0f0      	beq.n	8002b0a <HAL_RCC_OscConfig+0x41a>
 8002b28:	e018      	b.n	8002b5c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b2a:	4b11      	ldr	r3, [pc, #68]	; (8002b70 <HAL_RCC_OscConfig+0x480>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b30:	f7fd fd38 	bl	80005a4 <HAL_GetTick>
 8002b34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b36:	e008      	b.n	8002b4a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b38:	f7fd fd34 	bl	80005a4 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e009      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b4a:	4b08      	ldr	r3, [pc, #32]	; (8002b6c <HAL_RCC_OscConfig+0x47c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1f0      	bne.n	8002b38 <HAL_RCC_OscConfig+0x448>
 8002b56:	e001      	b.n	8002b5c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e000      	b.n	8002b5e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3718      	adds	r7, #24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	40007000 	.word	0x40007000
 8002b6c:	40023800 	.word	0x40023800
 8002b70:	42470060 	.word	0x42470060

08002b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e0ca      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b88:	4b67      	ldr	r3, [pc, #412]	; (8002d28 <HAL_RCC_ClockConfig+0x1b4>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 020f 	and.w	r2, r3, #15
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d20c      	bcs.n	8002bb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b96:	4b64      	ldr	r3, [pc, #400]	; (8002d28 <HAL_RCC_ClockConfig+0x1b4>)
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	b2d2      	uxtb	r2, r2
 8002b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b9e:	4b62      	ldr	r3, [pc, #392]	; (8002d28 <HAL_RCC_ClockConfig+0x1b4>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 020f 	and.w	r2, r3, #15
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d001      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e0b6      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d020      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d005      	beq.n	8002bd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bc8:	4a58      	ldr	r2, [pc, #352]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002bca:	4b58      	ldr	r3, [pc, #352]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002bd2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0308 	and.w	r3, r3, #8
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d005      	beq.n	8002bec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002be0:	4a52      	ldr	r2, [pc, #328]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002be2:	4b52      	ldr	r3, [pc, #328]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002bea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bec:	494f      	ldr	r1, [pc, #316]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002bee:	4b4f      	ldr	r3, [pc, #316]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d044      	beq.n	8002c94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d107      	bne.n	8002c22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c12:	4b46      	ldr	r3, [pc, #280]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d119      	bne.n	8002c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e07d      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d003      	beq.n	8002c32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c2e:	2b03      	cmp	r3, #3
 8002c30:	d107      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c32:	4b3e      	ldr	r3, [pc, #248]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d109      	bne.n	8002c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e06d      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c42:	4b3a      	ldr	r3, [pc, #232]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e065      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c52:	4936      	ldr	r1, [pc, #216]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002c54:	4b35      	ldr	r3, [pc, #212]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f023 0203 	bic.w	r2, r3, #3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c64:	f7fd fc9e 	bl	80005a4 <HAL_GetTick>
 8002c68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c6a:	e00a      	b.n	8002c82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c6c:	f7fd fc9a 	bl	80005a4 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e04d      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c82:	4b2a      	ldr	r3, [pc, #168]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f003 020c 	and.w	r2, r3, #12
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d1eb      	bne.n	8002c6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c94:	4b24      	ldr	r3, [pc, #144]	; (8002d28 <HAL_RCC_ClockConfig+0x1b4>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 020f 	and.w	r2, r3, #15
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d90c      	bls.n	8002cbc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ca2:	4b21      	ldr	r3, [pc, #132]	; (8002d28 <HAL_RCC_ClockConfig+0x1b4>)
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002caa:	4b1f      	ldr	r3, [pc, #124]	; (8002d28 <HAL_RCC_ClockConfig+0x1b4>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 020f 	and.w	r2, r3, #15
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d001      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e030      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d008      	beq.n	8002cda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc8:	4918      	ldr	r1, [pc, #96]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002cca:	4b18      	ldr	r3, [pc, #96]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0308 	and.w	r3, r3, #8
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d009      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ce6:	4911      	ldr	r1, [pc, #68]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002ce8:	4b10      	ldr	r3, [pc, #64]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	00db      	lsls	r3, r3, #3
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002cfa:	f000 f81d 	bl	8002d38 <HAL_RCC_GetSysClockFreq>
 8002cfe:	4601      	mov	r1, r0
 8002d00:	4b0a      	ldr	r3, [pc, #40]	; (8002d2c <HAL_RCC_ClockConfig+0x1b8>)
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	091b      	lsrs	r3, r3, #4
 8002d06:	f003 030f 	and.w	r3, r3, #15
 8002d0a:	4a09      	ldr	r2, [pc, #36]	; (8002d30 <HAL_RCC_ClockConfig+0x1bc>)
 8002d0c:	5cd3      	ldrb	r3, [r2, r3]
 8002d0e:	fa21 f303 	lsr.w	r3, r1, r3
 8002d12:	4a08      	ldr	r2, [pc, #32]	; (8002d34 <HAL_RCC_ClockConfig+0x1c0>)
 8002d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d16:	2000      	movs	r0, #0
 8002d18:	f7fd fc00 	bl	800051c <HAL_InitTick>

  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	40023c00 	.word	0x40023c00
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	08007518 	.word	0x08007518
 8002d34:	20000038 	.word	0x20000038

08002d38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d3c:	b08f      	sub	sp, #60	; 0x3c
 8002d3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d44:	2300      	movs	r3, #0
 8002d46:	637b      	str	r3, [r7, #52]	; 0x34
 8002d48:	2300      	movs	r3, #0
 8002d4a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d50:	4b62      	ldr	r3, [pc, #392]	; (8002edc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 030c 	and.w	r3, r3, #12
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	d007      	beq.n	8002d6c <HAL_RCC_GetSysClockFreq+0x34>
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	d008      	beq.n	8002d72 <HAL_RCC_GetSysClockFreq+0x3a>
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f040 80b2 	bne.w	8002eca <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d66:	4b5e      	ldr	r3, [pc, #376]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002d68:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8002d6a:	e0b1      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d6c:	4b5d      	ldr	r3, [pc, #372]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002d6e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d70:	e0ae      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d72:	4b5a      	ldr	r3, [pc, #360]	; (8002edc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d7c:	4b57      	ldr	r3, [pc, #348]	; (8002edc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d04e      	beq.n	8002e26 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d88:	4b54      	ldr	r3, [pc, #336]	; (8002edc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	099b      	lsrs	r3, r3, #6
 8002d8e:	f04f 0400 	mov.w	r4, #0
 8002d92:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002d96:	f04f 0200 	mov.w	r2, #0
 8002d9a:	ea01 0103 	and.w	r1, r1, r3
 8002d9e:	ea02 0204 	and.w	r2, r2, r4
 8002da2:	460b      	mov	r3, r1
 8002da4:	4614      	mov	r4, r2
 8002da6:	0160      	lsls	r0, r4, #5
 8002da8:	6278      	str	r0, [r7, #36]	; 0x24
 8002daa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002dac:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002db0:	6278      	str	r0, [r7, #36]	; 0x24
 8002db2:	015b      	lsls	r3, r3, #5
 8002db4:	623b      	str	r3, [r7, #32]
 8002db6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002dba:	1a5b      	subs	r3, r3, r1
 8002dbc:	eb64 0402 	sbc.w	r4, r4, r2
 8002dc0:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8002dc4:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8002dc8:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8002dcc:	ebb8 0803 	subs.w	r8, r8, r3
 8002dd0:	eb69 0904 	sbc.w	r9, r9, r4
 8002dd4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dd8:	61fb      	str	r3, [r7, #28]
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002de0:	61fb      	str	r3, [r7, #28]
 8002de2:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002de6:	61bb      	str	r3, [r7, #24]
 8002de8:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002dec:	eb18 0801 	adds.w	r8, r8, r1
 8002df0:	eb49 0902 	adc.w	r9, r9, r2
 8002df4:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002df8:	617b      	str	r3, [r7, #20]
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002e00:	617b      	str	r3, [r7, #20]
 8002e02:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8002e06:	613b      	str	r3, [r7, #16]
 8002e08:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002e0c:	4640      	mov	r0, r8
 8002e0e:	4649      	mov	r1, r9
 8002e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e12:	f04f 0400 	mov.w	r4, #0
 8002e16:	461a      	mov	r2, r3
 8002e18:	4623      	mov	r3, r4
 8002e1a:	f7fd f9d5 	bl	80001c8 <__aeabi_uldivmod>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	460c      	mov	r4, r1
 8002e22:	637b      	str	r3, [r7, #52]	; 0x34
 8002e24:	e043      	b.n	8002eae <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e26:	4b2d      	ldr	r3, [pc, #180]	; (8002edc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	099b      	lsrs	r3, r3, #6
 8002e2c:	f04f 0400 	mov.w	r4, #0
 8002e30:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	ea01 0103 	and.w	r1, r1, r3
 8002e3c:	ea02 0204 	and.w	r2, r2, r4
 8002e40:	460b      	mov	r3, r1
 8002e42:	4614      	mov	r4, r2
 8002e44:	0160      	lsls	r0, r4, #5
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	015b      	lsls	r3, r3, #5
 8002e52:	60bb      	str	r3, [r7, #8]
 8002e54:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002e58:	1a5b      	subs	r3, r3, r1
 8002e5a:	eb64 0402 	sbc.w	r4, r4, r2
 8002e5e:	01a6      	lsls	r6, r4, #6
 8002e60:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8002e64:	019d      	lsls	r5, r3, #6
 8002e66:	1aed      	subs	r5, r5, r3
 8002e68:	eb66 0604 	sbc.w	r6, r6, r4
 8002e6c:	00f3      	lsls	r3, r6, #3
 8002e6e:	607b      	str	r3, [r7, #4]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002e76:	607b      	str	r3, [r7, #4]
 8002e78:	00eb      	lsls	r3, r5, #3
 8002e7a:	603b      	str	r3, [r7, #0]
 8002e7c:	e897 0060 	ldmia.w	r7, {r5, r6}
 8002e80:	186d      	adds	r5, r5, r1
 8002e82:	eb46 0602 	adc.w	r6, r6, r2
 8002e86:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8002e8a:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8002e8e:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8002e92:	4655      	mov	r5, sl
 8002e94:	465e      	mov	r6, fp
 8002e96:	4628      	mov	r0, r5
 8002e98:	4631      	mov	r1, r6
 8002e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e9c:	f04f 0400 	mov.w	r4, #0
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4623      	mov	r3, r4
 8002ea4:	f7fd f990 	bl	80001c8 <__aeabi_uldivmod>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	460c      	mov	r4, r1
 8002eac:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002eae:	4b0b      	ldr	r3, [pc, #44]	; (8002edc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	0c1b      	lsrs	r3, r3, #16
 8002eb4:	f003 0303 	and.w	r3, r3, #3
 8002eb8:	3301      	adds	r3, #1
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8002ebe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002ec8:	e002      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002eca:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002ecc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002ece:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	373c      	adds	r7, #60	; 0x3c
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	00f42400 	.word	0x00f42400
 8002ee4:	007a1200 	.word	0x007a1200

08002ee8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002eec:	4b03      	ldr	r3, [pc, #12]	; (8002efc <HAL_RCC_GetHCLKFreq+0x14>)
 8002eee:	681b      	ldr	r3, [r3, #0]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	20000038 	.word	0x20000038

08002f00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002f04:	f7ff fff0 	bl	8002ee8 <HAL_RCC_GetHCLKFreq>
 8002f08:	4601      	mov	r1, r0
 8002f0a:	4b05      	ldr	r3, [pc, #20]	; (8002f20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	0a9b      	lsrs	r3, r3, #10
 8002f10:	f003 0307 	and.w	r3, r3, #7
 8002f14:	4a03      	ldr	r2, [pc, #12]	; (8002f24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f16:	5cd3      	ldrb	r3, [r2, r3]
 8002f18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40023800 	.word	0x40023800
 8002f24:	08007528 	.word	0x08007528

08002f28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002f2c:	f7ff ffdc 	bl	8002ee8 <HAL_RCC_GetHCLKFreq>
 8002f30:	4601      	mov	r1, r0
 8002f32:	4b05      	ldr	r3, [pc, #20]	; (8002f48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	0b5b      	lsrs	r3, r3, #13
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	4a03      	ldr	r2, [pc, #12]	; (8002f4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f3e:	5cd3      	ldrb	r3, [r2, r3]
 8002f40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	08007528 	.word	0x08007528

08002f50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d101      	bne.n	8002f62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e055      	b.n	800300e <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d106      	bne.n	8002f82 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f003 fb57 	bl	8006630 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2202      	movs	r2, #2
 8002f86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6812      	ldr	r2, [r2, #0]
 8002f92:	6812      	ldr	r2, [r2, #0]
 8002f94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f98:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6851      	ldr	r1, [r2, #4]
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6892      	ldr	r2, [r2, #8]
 8002fa6:	4311      	orrs	r1, r2
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	68d2      	ldr	r2, [r2, #12]
 8002fac:	4311      	orrs	r1, r2
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6912      	ldr	r2, [r2, #16]
 8002fb2:	4311      	orrs	r1, r2
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6952      	ldr	r2, [r2, #20]
 8002fb8:	4311      	orrs	r1, r2
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	6992      	ldr	r2, [r2, #24]
 8002fbe:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002fc2:	4311      	orrs	r1, r2
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	69d2      	ldr	r2, [r2, #28]
 8002fc8:	4311      	orrs	r1, r2
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	6a12      	ldr	r2, [r2, #32]
 8002fce:	4311      	orrs	r1, r2
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6992      	ldr	r2, [r2, #24]
 8002fe0:	0c12      	lsrs	r2, r2, #16
 8002fe2:	f002 0104 	and.w	r1, r2, #4
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002fea:	430a      	orrs	r2, r1
 8002fec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	6812      	ldr	r2, [r2, #0]
 8002ff6:	69d2      	ldr	r2, [r2, #28]
 8002ff8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ffc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b082      	sub	sp, #8
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d101      	bne.n	8003028 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e03f      	b.n	80030a8 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b00      	cmp	r3, #0
 8003032:	d106      	bne.n	8003042 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f003 fb3f 	bl	80066c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2224      	movs	r2, #36	; 0x24
 8003046:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	6812      	ldr	r2, [r2, #0]
 8003052:	68d2      	ldr	r2, [r2, #12]
 8003054:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003058:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 f828 	bl	80030b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	6812      	ldr	r2, [r2, #0]
 8003068:	6912      	ldr	r2, [r2, #16]
 800306a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800306e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	6812      	ldr	r2, [r2, #0]
 8003078:	6952      	ldr	r2, [r2, #20]
 800307a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800307e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	6812      	ldr	r2, [r2, #0]
 8003088:	68d2      	ldr	r2, [r2, #12]
 800308a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800308e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2220      	movs	r2, #32
 800309a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3708      	adds	r7, #8
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	6812      	ldr	r2, [r2, #0]
 80030c0:	6912      	ldr	r2, [r2, #16]
 80030c2:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	68d2      	ldr	r2, [r2, #12]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	689a      	ldr	r2, [r3, #8]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	431a      	orrs	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	695b      	ldr	r3, [r3, #20]
 80030dc:	431a      	orrs	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	69db      	ldr	r3, [r3, #28]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80030f4:	f023 030c 	bic.w	r3, r3, #12
 80030f8:	68f9      	ldr	r1, [r7, #12]
 80030fa:	430b      	orrs	r3, r1
 80030fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6812      	ldr	r2, [r2, #0]
 8003106:	6952      	ldr	r2, [r2, #20]
 8003108:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	6992      	ldr	r2, [r2, #24]
 8003110:	430a      	orrs	r2, r1
 8003112:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	69db      	ldr	r3, [r3, #28]
 8003118:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800311c:	f040 80e4 	bne.w	80032e8 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4aab      	ldr	r2, [pc, #684]	; (80033d4 <UART_SetConfig+0x324>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d004      	beq.n	8003134 <UART_SetConfig+0x84>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4aaa      	ldr	r2, [pc, #680]	; (80033d8 <UART_SetConfig+0x328>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d16c      	bne.n	800320e <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681c      	ldr	r4, [r3, #0]
 8003138:	f7ff fef6 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 800313c:	4602      	mov	r2, r0
 800313e:	4613      	mov	r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	4413      	add	r3, r2
 8003144:	009a      	lsls	r2, r3, #2
 8003146:	441a      	add	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003152:	4aa2      	ldr	r2, [pc, #648]	; (80033dc <UART_SetConfig+0x32c>)
 8003154:	fba2 2303 	umull	r2, r3, r2, r3
 8003158:	095b      	lsrs	r3, r3, #5
 800315a:	011d      	lsls	r5, r3, #4
 800315c:	f7ff fee4 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 8003160:	4602      	mov	r2, r0
 8003162:	4613      	mov	r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	009a      	lsls	r2, r3, #2
 800316a:	441a      	add	r2, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	fbb2 f6f3 	udiv	r6, r2, r3
 8003176:	f7ff fed7 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 800317a:	4602      	mov	r2, r0
 800317c:	4613      	mov	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4413      	add	r3, r2
 8003182:	009a      	lsls	r2, r3, #2
 8003184:	441a      	add	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003190:	4a92      	ldr	r2, [pc, #584]	; (80033dc <UART_SetConfig+0x32c>)
 8003192:	fba2 2303 	umull	r2, r3, r2, r3
 8003196:	095b      	lsrs	r3, r3, #5
 8003198:	2264      	movs	r2, #100	; 0x64
 800319a:	fb02 f303 	mul.w	r3, r2, r3
 800319e:	1af3      	subs	r3, r6, r3
 80031a0:	00db      	lsls	r3, r3, #3
 80031a2:	3332      	adds	r3, #50	; 0x32
 80031a4:	4a8d      	ldr	r2, [pc, #564]	; (80033dc <UART_SetConfig+0x32c>)
 80031a6:	fba2 2303 	umull	r2, r3, r2, r3
 80031aa:	095b      	lsrs	r3, r3, #5
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80031b2:	441d      	add	r5, r3
 80031b4:	f7ff feb8 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 80031b8:	4602      	mov	r2, r0
 80031ba:	4613      	mov	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	4413      	add	r3, r2
 80031c0:	009a      	lsls	r2, r3, #2
 80031c2:	441a      	add	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	fbb2 f6f3 	udiv	r6, r2, r3
 80031ce:	f7ff feab 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 80031d2:	4602      	mov	r2, r0
 80031d4:	4613      	mov	r3, r2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	4413      	add	r3, r2
 80031da:	009a      	lsls	r2, r3, #2
 80031dc:	441a      	add	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e8:	4a7c      	ldr	r2, [pc, #496]	; (80033dc <UART_SetConfig+0x32c>)
 80031ea:	fba2 2303 	umull	r2, r3, r2, r3
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	2264      	movs	r2, #100	; 0x64
 80031f2:	fb02 f303 	mul.w	r3, r2, r3
 80031f6:	1af3      	subs	r3, r6, r3
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	3332      	adds	r3, #50	; 0x32
 80031fc:	4a77      	ldr	r2, [pc, #476]	; (80033dc <UART_SetConfig+0x32c>)
 80031fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003202:	095b      	lsrs	r3, r3, #5
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	442b      	add	r3, r5
 800320a:	60a3      	str	r3, [r4, #8]
 800320c:	e154      	b.n	80034b8 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681c      	ldr	r4, [r3, #0]
 8003212:	f7ff fe75 	bl	8002f00 <HAL_RCC_GetPCLK1Freq>
 8003216:	4602      	mov	r2, r0
 8003218:	4613      	mov	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4413      	add	r3, r2
 800321e:	009a      	lsls	r2, r3, #2
 8003220:	441a      	add	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	fbb2 f3f3 	udiv	r3, r2, r3
 800322c:	4a6b      	ldr	r2, [pc, #428]	; (80033dc <UART_SetConfig+0x32c>)
 800322e:	fba2 2303 	umull	r2, r3, r2, r3
 8003232:	095b      	lsrs	r3, r3, #5
 8003234:	011d      	lsls	r5, r3, #4
 8003236:	f7ff fe63 	bl	8002f00 <HAL_RCC_GetPCLK1Freq>
 800323a:	4602      	mov	r2, r0
 800323c:	4613      	mov	r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	4413      	add	r3, r2
 8003242:	009a      	lsls	r2, r3, #2
 8003244:	441a      	add	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003250:	f7ff fe56 	bl	8002f00 <HAL_RCC_GetPCLK1Freq>
 8003254:	4602      	mov	r2, r0
 8003256:	4613      	mov	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4413      	add	r3, r2
 800325c:	009a      	lsls	r2, r3, #2
 800325e:	441a      	add	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	fbb2 f3f3 	udiv	r3, r2, r3
 800326a:	4a5c      	ldr	r2, [pc, #368]	; (80033dc <UART_SetConfig+0x32c>)
 800326c:	fba2 2303 	umull	r2, r3, r2, r3
 8003270:	095b      	lsrs	r3, r3, #5
 8003272:	2264      	movs	r2, #100	; 0x64
 8003274:	fb02 f303 	mul.w	r3, r2, r3
 8003278:	1af3      	subs	r3, r6, r3
 800327a:	00db      	lsls	r3, r3, #3
 800327c:	3332      	adds	r3, #50	; 0x32
 800327e:	4a57      	ldr	r2, [pc, #348]	; (80033dc <UART_SetConfig+0x32c>)
 8003280:	fba2 2303 	umull	r2, r3, r2, r3
 8003284:	095b      	lsrs	r3, r3, #5
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800328c:	441d      	add	r5, r3
 800328e:	f7ff fe37 	bl	8002f00 <HAL_RCC_GetPCLK1Freq>
 8003292:	4602      	mov	r2, r0
 8003294:	4613      	mov	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	009a      	lsls	r2, r3, #2
 800329c:	441a      	add	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80032a8:	f7ff fe2a 	bl	8002f00 <HAL_RCC_GetPCLK1Freq>
 80032ac:	4602      	mov	r2, r0
 80032ae:	4613      	mov	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4413      	add	r3, r2
 80032b4:	009a      	lsls	r2, r3, #2
 80032b6:	441a      	add	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c2:	4a46      	ldr	r2, [pc, #280]	; (80033dc <UART_SetConfig+0x32c>)
 80032c4:	fba2 2303 	umull	r2, r3, r2, r3
 80032c8:	095b      	lsrs	r3, r3, #5
 80032ca:	2264      	movs	r2, #100	; 0x64
 80032cc:	fb02 f303 	mul.w	r3, r2, r3
 80032d0:	1af3      	subs	r3, r6, r3
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	3332      	adds	r3, #50	; 0x32
 80032d6:	4a41      	ldr	r2, [pc, #260]	; (80033dc <UART_SetConfig+0x32c>)
 80032d8:	fba2 2303 	umull	r2, r3, r2, r3
 80032dc:	095b      	lsrs	r3, r3, #5
 80032de:	f003 0307 	and.w	r3, r3, #7
 80032e2:	442b      	add	r3, r5
 80032e4:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80032e6:	e0e7      	b.n	80034b8 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a39      	ldr	r2, [pc, #228]	; (80033d4 <UART_SetConfig+0x324>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d004      	beq.n	80032fc <UART_SetConfig+0x24c>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a38      	ldr	r2, [pc, #224]	; (80033d8 <UART_SetConfig+0x328>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d171      	bne.n	80033e0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681c      	ldr	r4, [r3, #0]
 8003300:	f7ff fe12 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 8003304:	4602      	mov	r2, r0
 8003306:	4613      	mov	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	4413      	add	r3, r2
 800330c:	009a      	lsls	r2, r3, #2
 800330e:	441a      	add	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	fbb2 f3f3 	udiv	r3, r2, r3
 800331a:	4a30      	ldr	r2, [pc, #192]	; (80033dc <UART_SetConfig+0x32c>)
 800331c:	fba2 2303 	umull	r2, r3, r2, r3
 8003320:	095b      	lsrs	r3, r3, #5
 8003322:	011d      	lsls	r5, r3, #4
 8003324:	f7ff fe00 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 8003328:	4602      	mov	r2, r0
 800332a:	4613      	mov	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4413      	add	r3, r2
 8003330:	009a      	lsls	r2, r3, #2
 8003332:	441a      	add	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	fbb2 f6f3 	udiv	r6, r2, r3
 800333e:	f7ff fdf3 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 8003342:	4602      	mov	r2, r0
 8003344:	4613      	mov	r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	4413      	add	r3, r2
 800334a:	009a      	lsls	r2, r3, #2
 800334c:	441a      	add	r2, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	fbb2 f3f3 	udiv	r3, r2, r3
 8003358:	4a20      	ldr	r2, [pc, #128]	; (80033dc <UART_SetConfig+0x32c>)
 800335a:	fba2 2303 	umull	r2, r3, r2, r3
 800335e:	095b      	lsrs	r3, r3, #5
 8003360:	2264      	movs	r2, #100	; 0x64
 8003362:	fb02 f303 	mul.w	r3, r2, r3
 8003366:	1af3      	subs	r3, r6, r3
 8003368:	011b      	lsls	r3, r3, #4
 800336a:	3332      	adds	r3, #50	; 0x32
 800336c:	4a1b      	ldr	r2, [pc, #108]	; (80033dc <UART_SetConfig+0x32c>)
 800336e:	fba2 2303 	umull	r2, r3, r2, r3
 8003372:	095b      	lsrs	r3, r3, #5
 8003374:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003378:	441d      	add	r5, r3
 800337a:	f7ff fdd5 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 800337e:	4602      	mov	r2, r0
 8003380:	4613      	mov	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4413      	add	r3, r2
 8003386:	009a      	lsls	r2, r3, #2
 8003388:	441a      	add	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	fbb2 f6f3 	udiv	r6, r2, r3
 8003394:	f7ff fdc8 	bl	8002f28 <HAL_RCC_GetPCLK2Freq>
 8003398:	4602      	mov	r2, r0
 800339a:	4613      	mov	r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	4413      	add	r3, r2
 80033a0:	009a      	lsls	r2, r3, #2
 80033a2:	441a      	add	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ae:	4a0b      	ldr	r2, [pc, #44]	; (80033dc <UART_SetConfig+0x32c>)
 80033b0:	fba2 2303 	umull	r2, r3, r2, r3
 80033b4:	095b      	lsrs	r3, r3, #5
 80033b6:	2264      	movs	r2, #100	; 0x64
 80033b8:	fb02 f303 	mul.w	r3, r2, r3
 80033bc:	1af3      	subs	r3, r6, r3
 80033be:	011b      	lsls	r3, r3, #4
 80033c0:	3332      	adds	r3, #50	; 0x32
 80033c2:	4a06      	ldr	r2, [pc, #24]	; (80033dc <UART_SetConfig+0x32c>)
 80033c4:	fba2 2303 	umull	r2, r3, r2, r3
 80033c8:	095b      	lsrs	r3, r3, #5
 80033ca:	f003 030f 	and.w	r3, r3, #15
 80033ce:	442b      	add	r3, r5
 80033d0:	60a3      	str	r3, [r4, #8]
 80033d2:	e071      	b.n	80034b8 <UART_SetConfig+0x408>
 80033d4:	40011000 	.word	0x40011000
 80033d8:	40011400 	.word	0x40011400
 80033dc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681c      	ldr	r4, [r3, #0]
 80033e4:	f7ff fd8c 	bl	8002f00 <HAL_RCC_GetPCLK1Freq>
 80033e8:	4602      	mov	r2, r0
 80033ea:	4613      	mov	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	4413      	add	r3, r2
 80033f0:	009a      	lsls	r2, r3, #2
 80033f2:	441a      	add	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80033fe:	4a30      	ldr	r2, [pc, #192]	; (80034c0 <UART_SetConfig+0x410>)
 8003400:	fba2 2303 	umull	r2, r3, r2, r3
 8003404:	095b      	lsrs	r3, r3, #5
 8003406:	011d      	lsls	r5, r3, #4
 8003408:	f7ff fd7a 	bl	8002f00 <HAL_RCC_GetPCLK1Freq>
 800340c:	4602      	mov	r2, r0
 800340e:	4613      	mov	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	009a      	lsls	r2, r3, #2
 8003416:	441a      	add	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	fbb2 f6f3 	udiv	r6, r2, r3
 8003422:	f7ff fd6d 	bl	8002f00 <HAL_RCC_GetPCLK1Freq>
 8003426:	4602      	mov	r2, r0
 8003428:	4613      	mov	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4413      	add	r3, r2
 800342e:	009a      	lsls	r2, r3, #2
 8003430:	441a      	add	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	fbb2 f3f3 	udiv	r3, r2, r3
 800343c:	4a20      	ldr	r2, [pc, #128]	; (80034c0 <UART_SetConfig+0x410>)
 800343e:	fba2 2303 	umull	r2, r3, r2, r3
 8003442:	095b      	lsrs	r3, r3, #5
 8003444:	2264      	movs	r2, #100	; 0x64
 8003446:	fb02 f303 	mul.w	r3, r2, r3
 800344a:	1af3      	subs	r3, r6, r3
 800344c:	011b      	lsls	r3, r3, #4
 800344e:	3332      	adds	r3, #50	; 0x32
 8003450:	4a1b      	ldr	r2, [pc, #108]	; (80034c0 <UART_SetConfig+0x410>)
 8003452:	fba2 2303 	umull	r2, r3, r2, r3
 8003456:	095b      	lsrs	r3, r3, #5
 8003458:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800345c:	441d      	add	r5, r3
 800345e:	f7ff fd4f 	bl	8002f00 <HAL_RCC_GetPCLK1Freq>
 8003462:	4602      	mov	r2, r0
 8003464:	4613      	mov	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	4413      	add	r3, r2
 800346a:	009a      	lsls	r2, r3, #2
 800346c:	441a      	add	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	fbb2 f6f3 	udiv	r6, r2, r3
 8003478:	f7ff fd42 	bl	8002f00 <HAL_RCC_GetPCLK1Freq>
 800347c:	4602      	mov	r2, r0
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	009a      	lsls	r2, r3, #2
 8003486:	441a      	add	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003492:	4a0b      	ldr	r2, [pc, #44]	; (80034c0 <UART_SetConfig+0x410>)
 8003494:	fba2 2303 	umull	r2, r3, r2, r3
 8003498:	095b      	lsrs	r3, r3, #5
 800349a:	2264      	movs	r2, #100	; 0x64
 800349c:	fb02 f303 	mul.w	r3, r2, r3
 80034a0:	1af3      	subs	r3, r6, r3
 80034a2:	011b      	lsls	r3, r3, #4
 80034a4:	3332      	adds	r3, #50	; 0x32
 80034a6:	4a06      	ldr	r2, [pc, #24]	; (80034c0 <UART_SetConfig+0x410>)
 80034a8:	fba2 2303 	umull	r2, r3, r2, r3
 80034ac:	095b      	lsrs	r3, r3, #5
 80034ae:	f003 030f 	and.w	r3, r3, #15
 80034b2:	442b      	add	r3, r5
 80034b4:	60a3      	str	r3, [r4, #8]
}
 80034b6:	e7ff      	b.n	80034b8 <UART_SetConfig+0x408>
 80034b8:	bf00      	nop
 80034ba:	3714      	adds	r7, #20
 80034bc:	46bd      	mov	sp, r7
 80034be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034c0:	51eb851f 	.word	0x51eb851f

080034c4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80034c4:	b084      	sub	sp, #16
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b084      	sub	sp, #16
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
 80034ce:	f107 001c 	add.w	r0, r7, #28
 80034d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80034d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d122      	bne.n	8003522 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80034f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003504:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003506:	2b01      	cmp	r3, #1
 8003508:	d105      	bne.n	8003516 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f000 f94a 	bl	80037b0 <USB_CoreReset>
 800351c:	4603      	mov	r3, r0
 800351e:	73fb      	strb	r3, [r7, #15]
 8003520:	e01a      	b.n	8003558 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f93e 	bl	80037b0 <USB_CoreReset>
 8003534:	4603      	mov	r3, r0
 8003536:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003538:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800353a:	2b00      	cmp	r3, #0
 800353c:	d106      	bne.n	800354c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003542:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	639a      	str	r2, [r3, #56]	; 0x38
 800354a:	e005      	b.n	8003558 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003550:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800355a:	2b01      	cmp	r3, #1
 800355c:	d10b      	bne.n	8003576 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f043 0206 	orr.w	r2, r3, #6
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f043 0220 	orr.w	r2, r3, #32
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003576:	7bfb      	ldrb	r3, [r7, #15]
}
 8003578:	4618      	mov	r0, r3
 800357a:	3710      	adds	r7, #16
 800357c:	46bd      	mov	sp, r7
 800357e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003582:	b004      	add	sp, #16
 8003584:	4770      	bx	lr

08003586 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003586:	b480      	push	{r7}
 8003588:	b083      	sub	sp, #12
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f043 0201 	orr.w	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800359a:	2300      	movs	r3, #0
}
 800359c:	4618      	mov	r0, r3
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f023 0201 	bic.w	r2, r3, #1
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b082      	sub	sp, #8
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
 80035d2:	460b      	mov	r3, r1
 80035d4:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80035e2:	78fb      	ldrb	r3, [r7, #3]
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d106      	bne.n	80035f6 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	60da      	str	r2, [r3, #12]
 80035f4:	e00b      	b.n	800360e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80035f6:	78fb      	ldrb	r3, [r7, #3]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d106      	bne.n	800360a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	60da      	str	r2, [r3, #12]
 8003608:	e001      	b.n	800360e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e003      	b.n	8003616 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800360e:	2032      	movs	r0, #50	; 0x32
 8003610:	f7fc ffd4 	bl	80005bc <HAL_Delay>

  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
	...

08003620 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800362a:	2300      	movs	r3, #0
 800362c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	019b      	lsls	r3, r3, #6
 8003632:	f043 0220 	orr.w	r2, r3, #32
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	3301      	adds	r3, #1
 800363e:	60fb      	str	r3, [r7, #12]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	4a09      	ldr	r2, [pc, #36]	; (8003668 <USB_FlushTxFifo+0x48>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d901      	bls.n	800364c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e006      	b.n	800365a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	f003 0320 	and.w	r3, r3, #32
 8003654:	2b20      	cmp	r3, #32
 8003656:	d0f0      	beq.n	800363a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3714      	adds	r7, #20
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	00030d40 	.word	0x00030d40

0800366c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8003674:	2300      	movs	r3, #0
 8003676:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2210      	movs	r2, #16
 800367c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	3301      	adds	r3, #1
 8003682:	60fb      	str	r3, [r7, #12]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	4a09      	ldr	r2, [pc, #36]	; (80036ac <USB_FlushRxFifo+0x40>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d901      	bls.n	8003690 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e006      	b.n	800369e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	f003 0310 	and.w	r3, r3, #16
 8003698:	2b10      	cmp	r3, #16
 800369a:	d0f0      	beq.n	800367e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3714      	adds	r7, #20
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	00030d40 	.word	0x00030d40

080036b0 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b089      	sub	sp, #36	; 0x24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	4611      	mov	r1, r2
 80036bc:	461a      	mov	r2, r3
 80036be:	460b      	mov	r3, r1
 80036c0:	71fb      	strb	r3, [r7, #7]
 80036c2:	4613      	mov	r3, r2
 80036c4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80036ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d11a      	bne.n	800370c <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80036d6:	88bb      	ldrh	r3, [r7, #4]
 80036d8:	3303      	adds	r3, #3
 80036da:	089b      	lsrs	r3, r3, #2
 80036dc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80036de:	2300      	movs	r3, #0
 80036e0:	61bb      	str	r3, [r7, #24]
 80036e2:	e00f      	b.n	8003704 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = *((__packed uint32_t *)pSrc);
 80036e4:	79fb      	ldrb	r3, [r7, #7]
 80036e6:	031a      	lsls	r2, r3, #12
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	4413      	add	r3, r2
 80036ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036f0:	461a      	mov	r2, r3
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	3304      	adds	r3, #4
 80036fc:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	3301      	adds	r3, #1
 8003702:	61bb      	str	r3, [r7, #24]
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	429a      	cmp	r2, r3
 800370a:	d3eb      	bcc.n	80036e4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3724      	adds	r7, #36	; 0x24
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr

0800371a <USB_ReadPacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800371a:	b480      	push	{r7}
 800371c:	b089      	sub	sp, #36	; 0x24
 800371e:	af00      	add	r7, sp, #0
 8003720:	60f8      	str	r0, [r7, #12]
 8003722:	60b9      	str	r1, [r7, #8]
 8003724:	4613      	mov	r3, r2
 8003726:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8003730:	88fb      	ldrh	r3, [r7, #6]
 8003732:	3303      	adds	r3, #3
 8003734:	089b      	lsrs	r3, r3, #2
 8003736:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8003738:	2300      	movs	r3, #0
 800373a:	61bb      	str	r3, [r7, #24]
 800373c:	e00b      	b.n	8003756 <USB_ReadPacket+0x3c>
  {
    *(__packed uint32_t *)pDest = USBx_DFIFO(0U);
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	601a      	str	r2, [r3, #0]
    pDest++;
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	3304      	adds	r3, #4
 800374e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	3301      	adds	r3, #1
 8003754:	61bb      	str	r3, [r7, #24]
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	429a      	cmp	r2, r3
 800375c:	d3ef      	bcc.n	800373e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800375e:	69fb      	ldr	r3, [r7, #28]
}
 8003760:	4618      	mov	r0, r3
 8003762:	3724      	adds	r7, #36	; 0x24
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	4013      	ands	r3, r2
 8003782:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8003784:	68fb      	ldr	r3, [r7, #12]
}
 8003786:	4618      	mov	r0, r3
 8003788:	3714      	adds	r7, #20
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr

08003792 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003792:	b480      	push	{r7}
 8003794:	b083      	sub	sp, #12
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	f003 0301 	and.w	r3, r3, #1
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
	...

080037b0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	3301      	adds	r3, #1
 80037c0:	60fb      	str	r3, [r7, #12]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4a13      	ldr	r2, [pc, #76]	; (8003814 <USB_CoreReset+0x64>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d901      	bls.n	80037ce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e01b      	b.n	8003806 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	daf2      	bge.n	80037bc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80037d6:	2300      	movs	r3, #0
 80037d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	f043 0201 	orr.w	r2, r3, #1
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	3301      	adds	r3, #1
 80037ea:	60fb      	str	r3, [r7, #12]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	4a09      	ldr	r2, [pc, #36]	; (8003814 <USB_CoreReset+0x64>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d901      	bls.n	80037f8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	e006      	b.n	8003806 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	2b01      	cmp	r3, #1
 8003802:	d0f0      	beq.n	80037e6 <USB_CoreReset+0x36>

  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3714      	adds	r7, #20
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	00030d40 	.word	0x00030d40

08003818 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003818:	b084      	sub	sp, #16
 800381a:	b580      	push	{r7, lr}
 800381c:	b084      	sub	sp, #16
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
 8003822:	f107 001c 	add.w	r0, r7, #28
 8003826:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003834:	461a      	mov	r2, r3
 8003836:	2300      	movs	r3, #0
 8003838:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800383e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800384a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003856:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003866:	2b00      	cmp	r3, #0
 8003868:	d01a      	beq.n	80038a0 <USB_HostInit+0x88>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	2b03      	cmp	r3, #3
 800386e:	d10b      	bne.n	8003888 <USB_HostInit+0x70>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003876:	461a      	mov	r2, r3
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f043 0304 	orr.w	r3, r3, #4
 8003884:	6013      	str	r3, [r2, #0]
 8003886:	e016      	b.n	80038b6 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800388e:	461a      	mov	r2, r3
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f023 0304 	bic.w	r3, r3, #4
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	e00a      	b.n	80038b6 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038a6:	461a      	mov	r2, r3
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f023 0304 	bic.w	r3, r3, #4
 80038b4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80038b6:	2110      	movs	r1, #16
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7ff feb1 	bl	8003620 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f7ff fed4 	bl	800366c <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80038c4:	2300      	movs	r3, #0
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	e015      	b.n	80038f6 <USB_HostInit+0xde>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	015a      	lsls	r2, r3, #5
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	4413      	add	r3, r2
 80038d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038d6:	461a      	mov	r2, r3
 80038d8:	f04f 33ff 	mov.w	r3, #4294967295
 80038dc:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	015a      	lsls	r2, r3, #5
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	4413      	add	r3, r2
 80038e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038ea:	461a      	mov	r2, r3
 80038ec:	2300      	movs	r3, #0
 80038ee:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	3301      	adds	r3, #1
 80038f4:	60fb      	str	r3, [r7, #12]
 80038f6:	6a3a      	ldr	r2, [r7, #32]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d8e5      	bhi.n	80038ca <USB_HostInit+0xb2>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 80038fe:	2101      	movs	r1, #1
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 f8af 	bl	8003a64 <USB_DriveVbus>

  HAL_Delay(200U);
 8003906:	20c8      	movs	r0, #200	; 0xc8
 8003908:	f7fc fe58 	bl	80005bc <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f04f 32ff 	mov.w	r2, #4294967295
 8003918:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800391e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00b      	beq.n	800393e <USB_HostInit+0x126>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f44f 7200 	mov.w	r2, #512	; 0x200
 800392c:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a13      	ldr	r2, [pc, #76]	; (8003980 <USB_HostInit+0x168>)
 8003932:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a13      	ldr	r2, [pc, #76]	; (8003984 <USB_HostInit+0x16c>)
 8003938:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800393c:	e009      	b.n	8003952 <USB_HostInit+0x13a>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2280      	movs	r2, #128	; 0x80
 8003942:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a10      	ldr	r2, [pc, #64]	; (8003988 <USB_HostInit+0x170>)
 8003948:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a0f      	ldr	r2, [pc, #60]	; (800398c <USB_HostInit+0x174>)
 800394e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003954:	2b00      	cmp	r3, #0
 8003956:	d105      	bne.n	8003964 <USB_HostInit+0x14c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	699b      	ldr	r3, [r3, #24]
 800395c:	f043 0210 	orr.w	r2, r3, #16
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	699a      	ldr	r2, [r3, #24]
 8003968:	4b09      	ldr	r3, [pc, #36]	; (8003990 <USB_HostInit+0x178>)
 800396a:	4313      	orrs	r3, r2
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800397c:	b004      	add	sp, #16
 800397e:	4770      	bx	lr
 8003980:	01000200 	.word	0x01000200
 8003984:	00e00300 	.word	0x00e00300
 8003988:	00600080 	.word	0x00600080
 800398c:	004000e0 	.word	0x004000e0
 8003990:	a3200008 	.word	0xa3200008

08003994 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	460b      	mov	r3, r1
 800399e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039aa:	461a      	mov	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f023 0303 	bic.w	r3, r3, #3
 80039b8:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039c0:	4619      	mov	r1, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	78fb      	ldrb	r3, [r7, #3]
 80039cc:	f003 0303 	and.w	r3, r3, #3
 80039d0:	4313      	orrs	r3, r2
 80039d2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80039d4:	78fb      	ldrb	r3, [r7, #3]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d107      	bne.n	80039ea <USB_InitFSLSPClkSel+0x56>
  {
    USBx_HOST->HFIR = 48000U;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039e0:	461a      	mov	r2, r3
 80039e2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80039e6:	6053      	str	r3, [r2, #4]
 80039e8:	e009      	b.n	80039fe <USB_InitFSLSPClkSel+0x6a>
  }
  else if (freq == HCFG_6_MHZ)
 80039ea:	78fb      	ldrb	r3, [r7, #3]
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d106      	bne.n	80039fe <USB_InitFSLSPClkSel+0x6a>
  {
    USBx_HOST->HFIR = 6000U;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039f6:	461a      	mov	r2, r3
 80039f8:	f241 7370 	movw	r3, #6000	; 0x1770
 80039fc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3714      	adds	r7, #20
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003a2c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003a34:	461a      	mov	r2, r3
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a3c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8003a3e:	2064      	movs	r0, #100	; 0x64
 8003a40:	f7fc fdbc 	bl	80005bc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a52:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8003a54:	200a      	movs	r0, #10
 8003a56:	f7fc fdb1 	bl	80005bc <HAL_Delay>

  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003a88:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10a      	bne.n	8003aaa <USB_DriveVbus+0x46>
 8003a94:	78fb      	ldrb	r3, [r7, #3]
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d107      	bne.n	8003aaa <USB_DriveVbus+0x46>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003aa8:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ab4:	d10a      	bne.n	8003acc <USB_DriveVbus+0x68>
 8003ab6:	78fb      	ldrb	r3, [r7, #3]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d107      	bne.n	8003acc <USB_DriveVbus+0x68>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003aca:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3714      	adds	r7, #20
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <USB_GetHostSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b085      	sub	sp, #20
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	0c5b      	lsrs	r3, r3, #17
 8003af8:	f003 0303 	and.w	r3, r3, #3
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3714      	adds	r7, #20
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	b29b      	uxth	r3, r3
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3714      	adds	r7, #20
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
	...

08003b2c <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b087      	sub	sp, #28
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	4608      	mov	r0, r1
 8003b36:	4611      	mov	r1, r2
 8003b38:	461a      	mov	r2, r3
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	70fb      	strb	r3, [r7, #3]
 8003b3e:	460b      	mov	r3, r1
 8003b40:	70bb      	strb	r3, [r7, #2]
 8003b42:	4613      	mov	r3, r2
 8003b44:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8003b46:	2300      	movs	r3, #0
 8003b48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8003b4e:	78fb      	ldrb	r3, [r7, #3]
 8003b50:	015a      	lsls	r2, r3, #5
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	4413      	add	r3, r2
 8003b56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b60:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8003b62:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003b66:	2b03      	cmp	r3, #3
 8003b68:	f200 8084 	bhi.w	8003c74 <USB_HC_Init+0x148>
 8003b6c:	a201      	add	r2, pc, #4	; (adr r2, 8003b74 <USB_HC_Init+0x48>)
 8003b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b72:	bf00      	nop
 8003b74:	08003b85 	.word	0x08003b85
 8003b78:	08003c35 	.word	0x08003c35
 8003b7c:	08003b85 	.word	0x08003b85
 8003b80:	08003bf5 	.word	0x08003bf5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8003b84:	78fb      	ldrb	r3, [r7, #3]
 8003b86:	015a      	lsls	r2, r3, #5
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	4413      	add	r3, r2
 8003b8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b90:	461a      	mov	r2, r3
 8003b92:	f240 439d 	movw	r3, #1181	; 0x49d
 8003b96:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8003b98:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	da11      	bge.n	8003bc4 <USB_HC_Init+0x98>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8003ba0:	78fb      	ldrb	r3, [r7, #3]
 8003ba2:	015a      	lsls	r2, r3, #5
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bac:	4619      	mov	r1, r3
 8003bae:	78fb      	ldrb	r3, [r7, #3]
 8003bb0:	015a      	lsls	r2, r3, #5
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bc0:	60cb      	str	r3, [r1, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8003bc2:	e05a      	b.n	8003c7a <USB_HC_Init+0x14e>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d054      	beq.n	8003c7a <USB_HC_Init+0x14e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8003bd0:	78fb      	ldrb	r3, [r7, #3]
 8003bd2:	015a      	lsls	r2, r3, #5
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bdc:	4619      	mov	r1, r3
 8003bde:	78fb      	ldrb	r3, [r7, #3]
 8003be0:	015a      	lsls	r2, r3, #5
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	4413      	add	r3, r2
 8003be6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003bf0:	60cb      	str	r3, [r1, #12]
      break;
 8003bf2:	e042      	b.n	8003c7a <USB_HC_Init+0x14e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8003bf4:	78fb      	ldrb	r3, [r7, #3]
 8003bf6:	015a      	lsls	r2, r3, #5
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c00:	461a      	mov	r2, r3
 8003c02:	f240 639d 	movw	r3, #1693	; 0x69d
 8003c06:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8003c08:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	da36      	bge.n	8003c7e <USB_HC_Init+0x152>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8003c10:	78fb      	ldrb	r3, [r7, #3]
 8003c12:	015a      	lsls	r2, r3, #5
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	4413      	add	r3, r2
 8003c18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	78fb      	ldrb	r3, [r7, #3]
 8003c20:	015a      	lsls	r2, r3, #5
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	4413      	add	r3, r2
 8003c26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c30:	60cb      	str	r3, [r1, #12]
      }

      break;
 8003c32:	e024      	b.n	8003c7e <USB_HC_Init+0x152>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8003c34:	78fb      	ldrb	r3, [r7, #3]
 8003c36:	015a      	lsls	r2, r3, #5
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c40:	461a      	mov	r2, r3
 8003c42:	f240 2325 	movw	r3, #549	; 0x225
 8003c46:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8003c48:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	da18      	bge.n	8003c82 <USB_HC_Init+0x156>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8003c50:	78fb      	ldrb	r3, [r7, #3]
 8003c52:	015a      	lsls	r2, r3, #5
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	4413      	add	r3, r2
 8003c58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	78fb      	ldrb	r3, [r7, #3]
 8003c60:	015a      	lsls	r2, r3, #5
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	4413      	add	r3, r2
 8003c66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8003c70:	60cb      	str	r3, [r1, #12]
      }
      break;
 8003c72:	e006      	b.n	8003c82 <USB_HC_Init+0x156>

    default:
      ret = HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	75fb      	strb	r3, [r7, #23]
      break;
 8003c78:	e004      	b.n	8003c84 <USB_HC_Init+0x158>
      break;
 8003c7a:	bf00      	nop
 8003c7c:	e002      	b.n	8003c84 <USB_HC_Init+0x158>
      break;
 8003c7e:	bf00      	nop
 8003c80:	e000      	b.n	8003c84 <USB_HC_Init+0x158>
      break;
 8003c82:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c92:	699a      	ldr	r2, [r3, #24]
 8003c94:	78fb      	ldrb	r3, [r7, #3]
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	2101      	movs	r1, #1
 8003c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	6183      	str	r3, [r0, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8003cb0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	da03      	bge.n	8003cc0 <USB_HC_Init+0x194>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8003cb8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cbc:	613b      	str	r3, [r7, #16]
 8003cbe:	e001      	b.n	8003cc4 <USB_HC_Init+0x198>
  }
  else
  {
    HCcharEpDir = 0U;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8003cc4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d103      	bne.n	8003cd4 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8003ccc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	e001      	b.n	8003cd8 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8003cd8:	78fb      	ldrb	r3, [r7, #3]
 8003cda:	015a      	lsls	r2, r3, #5
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	4413      	add	r3, r2
 8003ce0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	787b      	ldrb	r3, [r7, #1]
 8003ce8:	059b      	lsls	r3, r3, #22
 8003cea:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8003cee:	78bb      	ldrb	r3, [r7, #2]
 8003cf0:	02db      	lsls	r3, r3, #11
 8003cf2:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8003cf6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8003cf8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003cfc:	049b      	lsls	r3, r3, #18
 8003cfe:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8003d02:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8003d04:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003d06:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8003d0a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	431a      	orrs	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8003d14:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8003d16:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003d1a:	2b03      	cmp	r3, #3
 8003d1c:	d110      	bne.n	8003d40 <USB_HC_Init+0x214>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8003d1e:	78fb      	ldrb	r3, [r7, #3]
 8003d20:	015a      	lsls	r2, r3, #5
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	4413      	add	r3, r2
 8003d26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	78fb      	ldrb	r3, [r7, #3]
 8003d2e:	015a      	lsls	r2, r3, #5
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	4413      	add	r3, r2
 8003d34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003d3e:	600b      	str	r3, [r1, #0]
  }

  return ret;
 8003d40:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	371c      	adds	r7, #28
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop

08003d50 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b08c      	sub	sp, #48	; 0x30
 8003d54:	af02      	add	r7, sp, #8
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	785b      	ldrb	r3, [r3, #1]
 8003d66:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8003d68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d6c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USB_OTG_SPEED_HIGH))
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d029      	beq.n	8003dce <USB_HC_StartXfer+0x7e>
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	791b      	ldrb	r3, [r3, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d125      	bne.n	8003dce <USB_HC_StartXfer+0x7e>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8003d82:	79fb      	ldrb	r3, [r7, #7]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d10b      	bne.n	8003da0 <USB_HC_StartXfer+0x50>
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	795b      	ldrb	r3, [r3, #5]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d107      	bne.n	8003da0 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	785b      	ldrb	r3, [r3, #1]
 8003d94:	4619      	mov	r1, r3
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f000 fa3c 	bl	8004214 <USB_DoPing>
      return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	e116      	b.n	8003fce <USB_HC_StartXfer+0x27e>
    }
    else if (dma == 1U)
 8003da0:	79fb      	ldrb	r3, [r7, #7]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d113      	bne.n	8003dce <USB_HC_StartXfer+0x7e>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	015a      	lsls	r2, r3, #5
 8003daa:	6a3b      	ldr	r3, [r7, #32]
 8003dac:	4413      	add	r3, r2
 8003dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003db2:	4619      	mov	r1, r3
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	015a      	lsls	r2, r3, #5
 8003db8:	6a3b      	ldr	r3, [r7, #32]
 8003dba:	4413      	add	r3, r2
 8003dbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003dc6:	60cb      	str	r3, [r1, #12]
      hc->do_ping = 0U;
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d018      	beq.n	8003e08 <USB_HC_StartXfer+0xb8>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	8912      	ldrh	r2, [r2, #8]
 8003dde:	4413      	add	r3, r2
 8003de0:	3b01      	subs	r3, #1
 8003de2:	68ba      	ldr	r2, [r7, #8]
 8003de4:	8912      	ldrh	r2, [r2, #8]
 8003de6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dea:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8003dec:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003dee:	8b7b      	ldrh	r3, [r7, #26]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d90b      	bls.n	8003e0c <USB_HC_StartXfer+0xbc>
    {
      num_packets = max_hc_pkt_count;
 8003df4:	8b7b      	ldrh	r3, [r7, #26]
 8003df6:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8003df8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003dfa:	68ba      	ldr	r2, [r7, #8]
 8003dfc:	8912      	ldrh	r2, [r2, #8]
 8003dfe:	fb02 f203 	mul.w	r2, r2, r3
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	611a      	str	r2, [r3, #16]
 8003e06:	e001      	b.n	8003e0c <USB_HC_StartXfer+0xbc>
    }
  }
  else
  {
    num_packets = 1U;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	78db      	ldrb	r3, [r3, #3]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d006      	beq.n	8003e22 <USB_HC_StartXfer+0xd2>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8003e14:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	8912      	ldrh	r2, [r2, #8]
 8003e1a:	fb02 f203 	mul.w	r2, r2, r3
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	015a      	lsls	r2, r3, #5
 8003e26:	6a3b      	ldr	r3, [r7, #32]
 8003e28:	4413      	add	r3, r2
 8003e2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e2e:	4618      	mov	r0, r3
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	691b      	ldr	r3, [r3, #16]
 8003e34:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8003e38:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003e3a:	04d9      	lsls	r1, r3, #19
 8003e3c:	4b66      	ldr	r3, [pc, #408]	; (8003fd8 <USB_HC_StartXfer+0x288>)
 8003e3e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8003e40:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	7a9b      	ldrb	r3, [r3, #10]
 8003e46:	075b      	lsls	r3, r3, #29
 8003e48:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8003e4c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8003e4e:	6103      	str	r3, [r0, #16]

  if (dma != 0U)
 8003e50:	79fb      	ldrb	r3, [r7, #7]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d009      	beq.n	8003e6a <USB_HC_StartXfer+0x11a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	015a      	lsls	r2, r3, #5
 8003e5a:	6a3b      	ldr	r3, [r7, #32]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e62:	461a      	mov	r2, r3
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	6153      	str	r3, [r2, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8003e6a:	6a3b      	ldr	r3, [r7, #32]
 8003e6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	bf0c      	ite	eq
 8003e7a:	2301      	moveq	r3, #1
 8003e7c:	2300      	movne	r3, #0
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	015a      	lsls	r2, r3, #5
 8003e86:	6a3b      	ldr	r3, [r7, #32]
 8003e88:	4413      	add	r3, r2
 8003e8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e8e:	4619      	mov	r1, r3
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	015a      	lsls	r2, r3, #5
 8003e94:	6a3b      	ldr	r3, [r7, #32]
 8003e96:	4413      	add	r3, r2
 8003e98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003ea2:	600b      	str	r3, [r1, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	015a      	lsls	r2, r3, #5
 8003ea8:	6a3b      	ldr	r3, [r7, #32]
 8003eaa:	4413      	add	r3, r2
 8003eac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	015a      	lsls	r2, r3, #5
 8003eb6:	6a3b      	ldr	r3, [r7, #32]
 8003eb8:	4413      	add	r3, r2
 8003eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	7e7b      	ldrb	r3, [r7, #25]
 8003ec2:	075b      	lsls	r3, r3, #29
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	015a      	lsls	r2, r3, #5
 8003ecc:	6a3b      	ldr	r3, [r7, #32]
 8003ece:	4413      	add	r3, r2
 8003ed0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a41      	ldr	r2, [pc, #260]	; (8003fdc <USB_HC_StartXfer+0x28c>)
 8003ed8:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003eda:	4b40      	ldr	r3, [pc, #256]	; (8003fdc <USB_HC_StartXfer+0x28c>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003ee2:	4a3e      	ldr	r2, [pc, #248]	; (8003fdc <USB_HC_StartXfer+0x28c>)
 8003ee4:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	78db      	ldrb	r3, [r3, #3]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d006      	beq.n	8003efc <USB_HC_StartXfer+0x1ac>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8003eee:	4b3b      	ldr	r3, [pc, #236]	; (8003fdc <USB_HC_StartXfer+0x28c>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ef6:	4a39      	ldr	r2, [pc, #228]	; (8003fdc <USB_HC_StartXfer+0x28c>)
 8003ef8:	6013      	str	r3, [r2, #0]
 8003efa:	e005      	b.n	8003f08 <USB_HC_StartXfer+0x1b8>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8003efc:	4b37      	ldr	r3, [pc, #220]	; (8003fdc <USB_HC_StartXfer+0x28c>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003f04:	4a35      	ldr	r2, [pc, #212]	; (8003fdc <USB_HC_StartXfer+0x28c>)
 8003f06:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f08:	4b34      	ldr	r3, [pc, #208]	; (8003fdc <USB_HC_StartXfer+0x28c>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003f10:	4a32      	ldr	r2, [pc, #200]	; (8003fdc <USB_HC_StartXfer+0x28c>)
 8003f12:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	015a      	lsls	r2, r3, #5
 8003f18:	6a3b      	ldr	r3, [r7, #32]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f20:	461a      	mov	r2, r3
 8003f22:	4b2e      	ldr	r3, [pc, #184]	; (8003fdc <USB_HC_StartXfer+0x28c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 8003f28:	79fb      	ldrb	r3, [r7, #7]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d14e      	bne.n	8003fcc <USB_HC_StartXfer+0x27c>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	78db      	ldrb	r3, [r3, #3]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d14a      	bne.n	8003fcc <USB_HC_StartXfer+0x27c>
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d046      	beq.n	8003fcc <USB_HC_StartXfer+0x27c>
    {
      switch (hc->ep_type)
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	79db      	ldrb	r3, [r3, #7]
 8003f42:	2b03      	cmp	r3, #3
 8003f44:	d830      	bhi.n	8003fa8 <USB_HC_StartXfer+0x258>
 8003f46:	a201      	add	r2, pc, #4	; (adr r2, 8003f4c <USB_HC_StartXfer+0x1fc>)
 8003f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f4c:	08003f5d 	.word	0x08003f5d
 8003f50:	08003f81 	.word	0x08003f81
 8003f54:	08003f5d 	.word	0x08003f5d
 8003f58:	08003f81 	.word	0x08003f81
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	3303      	adds	r3, #3
 8003f62:	089b      	lsrs	r3, r3, #2
 8003f64:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8003f66:	8afa      	ldrh	r2, [r7, #22]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d91c      	bls.n	8003fac <USB_HC_StartXfer+0x25c>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	f043 0220 	orr.w	r2, r3, #32
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	619a      	str	r2, [r3, #24]
          }
          break;
 8003f7e:	e015      	b.n	8003fac <USB_HC_StartXfer+0x25c>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	3303      	adds	r3, #3
 8003f86:	089b      	lsrs	r3, r3, #2
 8003f88:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8003f8a:	8afa      	ldrh	r2, [r7, #22]
 8003f8c:	6a3b      	ldr	r3, [r7, #32]
 8003f8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f92:	691b      	ldr	r3, [r3, #16]
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d90a      	bls.n	8003fb0 <USB_HC_StartXfer+0x260>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	699b      	ldr	r3, [r3, #24]
 8003f9e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	619a      	str	r2, [r3, #24]
          }
          break;
 8003fa6:	e003      	b.n	8003fb0 <USB_HC_StartXfer+0x260>

        default:
          break;
 8003fa8:	bf00      	nop
 8003faa:	e002      	b.n	8003fb2 <USB_HC_StartXfer+0x262>
          break;
 8003fac:	bf00      	nop
 8003fae:	e000      	b.n	8003fb2 <USB_HC_StartXfer+0x262>
          break;
 8003fb0:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	68d9      	ldr	r1, [r3, #12]
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	785a      	ldrb	r2, [r3, #1]
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	b298      	uxth	r0, r3
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f7ff fb72 	bl	80036b0 <USB_WritePacket>
    }
  }

  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3728      	adds	r7, #40	; 0x28
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	1ff80000 	.word	0x1ff80000
 8003fdc:	200000c0 	.word	0x200000c0

08003fe0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	b29b      	uxth	r3, r3
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3714      	adds	r7, #20
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8004002:	b480      	push	{r7}
 8004004:	b087      	sub	sp, #28
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
 800400a:	460b      	mov	r3, r1
 800400c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8004012:	78fb      	ldrb	r3, [r7, #3]
 8004014:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8004016:	2300      	movs	r3, #0
 8004018:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	015a      	lsls	r2, r3, #5
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	4413      	add	r3, r2
 8004022:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	0c9b      	lsrs	r3, r3, #18
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d002      	beq.n	800403c <USB_HC_Halt+0x3a>
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	2b02      	cmp	r3, #2
 800403a:	d171      	bne.n	8004120 <USB_HC_Halt+0x11e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	015a      	lsls	r2, r3, #5
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	4413      	add	r3, r2
 8004044:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004048:	4619      	mov	r1, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	015a      	lsls	r2, r3, #5
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	4413      	add	r3, r2
 8004052:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800405c:	600b      	str	r3, [r1, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004062:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d146      	bne.n	80040f8 <USB_HC_Halt+0xf6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	015a      	lsls	r2, r3, #5
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	4413      	add	r3, r2
 8004072:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004076:	4619      	mov	r1, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	015a      	lsls	r2, r3, #5
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	4413      	add	r3, r2
 8004080:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800408a:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	015a      	lsls	r2, r3, #5
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	4413      	add	r3, r2
 8004094:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004098:	4619      	mov	r1, r3
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	015a      	lsls	r2, r3, #5
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	4413      	add	r3, r2
 80040a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80040ac:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	015a      	lsls	r2, r3, #5
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	4413      	add	r3, r2
 80040b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040ba:	4619      	mov	r1, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	015a      	lsls	r2, r3, #5
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	4413      	add	r3, r2
 80040c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80040ce:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	3301      	adds	r3, #1
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040dc:	d81e      	bhi.n	800411c <USB_HC_Halt+0x11a>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	015a      	lsls	r2, r3, #5
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	4413      	add	r3, r2
 80040e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80040f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80040f4:	d0ec      	beq.n	80040d0 <USB_HC_Halt+0xce>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80040f6:	e086      	b.n	8004206 <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	015a      	lsls	r2, r3, #5
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	4413      	add	r3, r2
 8004100:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004104:	4619      	mov	r1, r3
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	015a      	lsls	r2, r3, #5
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	4413      	add	r3, r2
 800410e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004118:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800411a:	e074      	b.n	8004206 <USB_HC_Halt+0x204>
          break;
 800411c:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800411e:	e072      	b.n	8004206 <USB_HC_Halt+0x204>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	015a      	lsls	r2, r3, #5
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	4413      	add	r3, r2
 8004128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800412c:	4619      	mov	r1, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	015a      	lsls	r2, r3, #5
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	4413      	add	r3, r2
 8004136:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004140:	600b      	str	r3, [r1, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d146      	bne.n	80041e0 <USB_HC_Halt+0x1de>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	015a      	lsls	r2, r3, #5
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	4413      	add	r3, r2
 800415a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800415e:	4619      	mov	r1, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	015a      	lsls	r2, r3, #5
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	4413      	add	r3, r2
 8004168:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004172:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	015a      	lsls	r2, r3, #5
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	4413      	add	r3, r2
 800417c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004180:	4619      	mov	r1, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	015a      	lsls	r2, r3, #5
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	4413      	add	r3, r2
 800418a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004194:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	015a      	lsls	r2, r3, #5
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	4413      	add	r3, r2
 800419e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041a2:	4619      	mov	r1, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	015a      	lsls	r2, r3, #5
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	4413      	add	r3, r2
 80041ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80041b6:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	3301      	adds	r3, #1
 80041bc:	617b      	str	r3, [r7, #20]
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80041c4:	d81e      	bhi.n	8004204 <USB_HC_Halt+0x202>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	015a      	lsls	r2, r3, #5
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	4413      	add	r3, r2
 80041ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80041d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80041dc:	d0ec      	beq.n	80041b8 <USB_HC_Halt+0x1b6>
 80041de:	e012      	b.n	8004206 <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	015a      	lsls	r2, r3, #5
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	4413      	add	r3, r2
 80041e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041ec:	4619      	mov	r1, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	015a      	lsls	r2, r3, #5
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	4413      	add	r3, r2
 80041f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004200:	600b      	str	r3, [r1, #0]
 8004202:	e000      	b.n	8004206 <USB_HC_Halt+0x204>
          break;
 8004204:	bf00      	nop
    }
  }

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	371c      	adds	r7, #28
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	460b      	mov	r3, r1
 800421e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8004224:	78fb      	ldrb	r3, [r7, #3]
 8004226:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8004228:	2301      	movs	r3, #1
 800422a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	015a      	lsls	r2, r3, #5
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	4413      	add	r3, r2
 8004234:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004238:	4619      	mov	r1, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	04da      	lsls	r2, r3, #19
 800423e:	4b12      	ldr	r3, [pc, #72]	; (8004288 <USB_DoPing+0x74>)
 8004240:	4013      	ands	r3, r2
 8004242:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004246:	610b      	str	r3, [r1, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	015a      	lsls	r2, r3, #5
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	4413      	add	r3, r2
 8004250:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800425e:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004266:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	015a      	lsls	r2, r3, #5
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	4413      	add	r3, r2
 8004270:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004274:	461a      	mov	r2, r3
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	371c      	adds	r7, #28
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	1ff80000 	.word	0x1ff80000

0800428c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8004298:	2300      	movs	r3, #0
 800429a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f7ff f983 	bl	80035a8 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 80042a2:	2110      	movs	r1, #16
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f7ff f9bb 	bl	8003620 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f7ff f9de 	bl	800366c <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80042b0:	2300      	movs	r3, #0
 80042b2:	613b      	str	r3, [r7, #16]
 80042b4:	e01f      	b.n	80042f6 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	015a      	lsls	r2, r3, #5
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	4413      	add	r3, r2
 80042be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80042cc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80042d4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80042dc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	015a      	lsls	r2, r3, #5
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	4413      	add	r3, r2
 80042e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042ea:	461a      	mov	r2, r3
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	3301      	adds	r3, #1
 80042f4:	613b      	str	r3, [r7, #16]
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	2b0f      	cmp	r3, #15
 80042fa:	d9dc      	bls.n	80042b6 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80042fc:	2300      	movs	r3, #0
 80042fe:	613b      	str	r3, [r7, #16]
 8004300:	e034      	b.n	800436c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	015a      	lsls	r2, r3, #5
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	4413      	add	r3, r2
 800430a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004318:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004320:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004328:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	015a      	lsls	r2, r3, #5
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	4413      	add	r3, r2
 8004332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004336:	461a      	mov	r2, r3
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	3301      	adds	r3, #1
 8004340:	617b      	str	r3, [r7, #20]
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004348:	d80c      	bhi.n	8004364 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	015a      	lsls	r2, r3, #5
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	4413      	add	r3, r2
 8004352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800435c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004360:	d0ec      	beq.n	800433c <USB_StopHost+0xb0>
 8004362:	e000      	b.n	8004366 <USB_StopHost+0xda>
        break;
 8004364:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	3301      	adds	r3, #1
 800436a:	613b      	str	r3, [r7, #16]
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	2b0f      	cmp	r3, #15
 8004370:	d9c7      	bls.n	8004302 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004378:	461a      	mov	r2, r3
 800437a:	f04f 33ff 	mov.w	r3, #4294967295
 800437e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f04f 32ff 	mov.w	r2, #4294967295
 8004386:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f7ff f8fc 	bl	8003586 <USB_EnableGlobalInt>

  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	3718      	adds	r7, #24
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 8004398:	b590      	push	{r4, r7, lr}
 800439a:	b089      	sub	sp, #36	; 0x24
 800439c:	af04      	add	r7, sp, #16
 800439e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 80043a0:	2302      	movs	r3, #2
 80043a2:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 80043a4:	2301      	movs	r3, #1
 80043a6:	2202      	movs	r2, #2
 80043a8:	2102      	movs	r1, #2
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f000 fc3a 	bl	8004c24 <USBH_FindInterface>
 80043b0:	4603      	mov	r3, r0
 80043b2:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 80043b4:	7bbb      	ldrb	r3, [r7, #14]
 80043b6:	2bff      	cmp	r3, #255	; 0xff
 80043b8:	f000 812a 	beq.w	8004610 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 80043bc:	7bbb      	ldrb	r3, [r7, #14]
 80043be:	4619      	mov	r1, r3
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 fc13 	bl	8004bec <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 80043cc:	2050      	movs	r0, #80	; 0x50
 80043ce:	f002 ffbf 	bl	8007350 <malloc>
 80043d2:	4603      	mov	r3, r0
 80043d4:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80043e0:	7bbb      	ldrb	r3, [r7, #14]
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	211a      	movs	r1, #26
 80043e6:	fb01 f303 	mul.w	r3, r1, r3
 80043ea:	4413      	add	r3, r2
 80043ec:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	b25b      	sxtb	r3, r3
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	da15      	bge.n	8004424 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80043f8:	7bbb      	ldrb	r3, [r7, #14]
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	211a      	movs	r1, #26
 80043fe:	fb01 f303 	mul.w	r3, r1, r3
 8004402:	4413      	add	r3, r2
 8004404:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8004408:	781a      	ldrb	r2, [r3, #0]
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800440e:	7bbb      	ldrb	r3, [r7, #14]
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	211a      	movs	r1, #26
 8004414:	fb01 f303 	mul.w	r3, r1, r3
 8004418:	4413      	add	r3, r2
 800441a:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800441e:	881a      	ldrh	r2, [r3, #0]
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	785b      	ldrb	r3, [r3, #1]
 8004428:	4619      	mov	r1, r3
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f001 fd21 	bl	8005e72 <USBH_AllocPipe>
 8004430:	4603      	mov	r3, r0
 8004432:	461a      	mov	r2, r3
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	7819      	ldrb	r1, [r3, #0]
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	7858      	ldrb	r0, [r3, #1]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800444c:	68ba      	ldr	r2, [r7, #8]
 800444e:	8952      	ldrh	r2, [r2, #10]
 8004450:	9202      	str	r2, [sp, #8]
 8004452:	2203      	movs	r2, #3
 8004454:	9201      	str	r2, [sp, #4]
 8004456:	9300      	str	r3, [sp, #0]
 8004458:	4623      	mov	r3, r4
 800445a:	4602      	mov	r2, r0
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f001 fcd9 	bl	8005e14 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	2200      	movs	r2, #0
 8004468:	4619      	mov	r1, r3
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f002 fc98 	bl	8006da0 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 8004470:	2300      	movs	r3, #0
 8004472:	2200      	movs	r2, #0
 8004474:	210a      	movs	r1, #10
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 fbd4 	bl	8004c24 <USBH_FindInterface>
 800447c:	4603      	mov	r3, r0
 800447e:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 8004480:	7bbb      	ldrb	r3, [r7, #14]
 8004482:	2bff      	cmp	r3, #255	; 0xff
 8004484:	f000 80c4 	beq.w	8004610 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8004488:	7bbb      	ldrb	r3, [r7, #14]
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	211a      	movs	r1, #26
 800448e:	fb01 f303 	mul.w	r3, r1, r3
 8004492:	4413      	add	r3, r2
 8004494:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	b25b      	sxtb	r3, r3
 800449c:	2b00      	cmp	r3, #0
 800449e:	da16      	bge.n	80044ce <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80044a0:	7bbb      	ldrb	r3, [r7, #14]
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	211a      	movs	r1, #26
 80044a6:	fb01 f303 	mul.w	r3, r1, r3
 80044aa:	4413      	add	r3, r2
 80044ac:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80044b0:	781a      	ldrb	r2, [r3, #0]
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80044b6:	7bbb      	ldrb	r3, [r7, #14]
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	211a      	movs	r1, #26
 80044bc:	fb01 f303 	mul.w	r3, r1, r3
 80044c0:	4413      	add	r3, r2
 80044c2:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80044c6:	881a      	ldrh	r2, [r3, #0]
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	835a      	strh	r2, [r3, #26]
 80044cc:	e015      	b.n	80044fa <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80044ce:	7bbb      	ldrb	r3, [r7, #14]
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	211a      	movs	r1, #26
 80044d4:	fb01 f303 	mul.w	r3, r1, r3
 80044d8:	4413      	add	r3, r2
 80044da:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80044de:	781a      	ldrb	r2, [r3, #0]
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80044e4:	7bbb      	ldrb	r3, [r7, #14]
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	211a      	movs	r1, #26
 80044ea:	fb01 f303 	mul.w	r3, r1, r3
 80044ee:	4413      	add	r3, r2
 80044f0:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80044f4:	881a      	ldrh	r2, [r3, #0]
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80044fa:	7bbb      	ldrb	r3, [r7, #14]
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	211a      	movs	r1, #26
 8004500:	fb01 f303 	mul.w	r3, r1, r3
 8004504:	4413      	add	r3, r2
 8004506:	f203 3352 	addw	r3, r3, #850	; 0x352
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	b25b      	sxtb	r3, r3
 800450e:	2b00      	cmp	r3, #0
 8004510:	da16      	bge.n	8004540 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8004512:	7bbb      	ldrb	r3, [r7, #14]
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	211a      	movs	r1, #26
 8004518:	fb01 f303 	mul.w	r3, r1, r3
 800451c:	4413      	add	r3, r2
 800451e:	f203 3352 	addw	r3, r3, #850	; 0x352
 8004522:	781a      	ldrb	r2, [r3, #0]
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8004528:	7bbb      	ldrb	r3, [r7, #14]
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	211a      	movs	r1, #26
 800452e:	fb01 f303 	mul.w	r3, r1, r3
 8004532:	4413      	add	r3, r2
 8004534:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8004538:	881a      	ldrh	r2, [r3, #0]
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	835a      	strh	r2, [r3, #26]
 800453e:	e015      	b.n	800456c <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8004540:	7bbb      	ldrb	r3, [r7, #14]
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	211a      	movs	r1, #26
 8004546:	fb01 f303 	mul.w	r3, r1, r3
 800454a:	4413      	add	r3, r2
 800454c:	f203 3352 	addw	r3, r3, #850	; 0x352
 8004550:	781a      	ldrb	r2, [r3, #0]
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8004556:	7bbb      	ldrb	r3, [r7, #14]
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	211a      	movs	r1, #26
 800455c:	fb01 f303 	mul.w	r3, r1, r3
 8004560:	4413      	add	r3, r2
 8004562:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8004566:	881a      	ldrh	r2, [r3, #0]
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	7b9b      	ldrb	r3, [r3, #14]
 8004570:	4619      	mov	r1, r3
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f001 fc7d 	bl	8005e72 <USBH_AllocPipe>
 8004578:	4603      	mov	r3, r0
 800457a:	461a      	mov	r2, r3
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	7bdb      	ldrb	r3, [r3, #15]
 8004584:	4619      	mov	r1, r3
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f001 fc73 	bl	8005e72 <USBH_AllocPipe>
 800458c:	4603      	mov	r3, r0
 800458e:	461a      	mov	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	7b59      	ldrb	r1, [r3, #13]
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	7b98      	ldrb	r0, [r3, #14]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	8b12      	ldrh	r2, [r2, #24]
 80045ac:	9202      	str	r2, [sp, #8]
 80045ae:	2202      	movs	r2, #2
 80045b0:	9201      	str	r2, [sp, #4]
 80045b2:	9300      	str	r3, [sp, #0]
 80045b4:	4623      	mov	r3, r4
 80045b6:	4602      	mov	r2, r0
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f001 fc2b 	bl	8005e14 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	7b19      	ldrb	r1, [r3, #12]
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	7bd8      	ldrb	r0, [r3, #15]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	8b52      	ldrh	r2, [r2, #26]
 80045d6:	9202      	str	r2, [sp, #8]
 80045d8:	2202      	movs	r2, #2
 80045da:	9201      	str	r2, [sp, #4]
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	4623      	mov	r3, r4
 80045e0:	4602      	mov	r2, r0
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f001 fc16 	bl	8005e14 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	7b5b      	ldrb	r3, [r3, #13]
 80045f4:	2200      	movs	r2, #0
 80045f6:	4619      	mov	r1, r3
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f002 fbd1 	bl	8006da0 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	7b1b      	ldrb	r3, [r3, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	4619      	mov	r1, r3
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f002 fbca 	bl	8006da0 <USBH_LL_SetToggle>
      status = USBH_OK;
 800460c:	2300      	movs	r3, #0
 800460e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8004610:	7bfb      	ldrb	r3, [r7, #15]
}
 8004612:	4618      	mov	r0, r3
 8004614:	3714      	adds	r7, #20
 8004616:	46bd      	mov	sp, r7
 8004618:	bd90      	pop	{r4, r7, pc}

0800461a <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800461a:	b580      	push	{r7, lr}
 800461c:	b084      	sub	sp, #16
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00e      	beq.n	8004652 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	4619      	mov	r1, r3
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f001 fc09 	bl	8005e52 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	4619      	mov	r1, r3
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f001 fc31 	bl	8005eae <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	7b1b      	ldrb	r3, [r3, #12]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00e      	beq.n	8004678 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	7b1b      	ldrb	r3, [r3, #12]
 800465e:	4619      	mov	r1, r3
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f001 fbf6 	bl	8005e52 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	7b1b      	ldrb	r3, [r3, #12]
 800466a:	4619      	mov	r1, r3
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f001 fc1e 	bl	8005eae <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	7b5b      	ldrb	r3, [r3, #13]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00e      	beq.n	800469e <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	7b5b      	ldrb	r3, [r3, #13]
 8004684:	4619      	mov	r1, r3
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f001 fbe3 	bl	8005e52 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	7b5b      	ldrb	r3, [r3, #13]
 8004690:	4619      	mov	r1, r3
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f001 fc0b 	bl	8005eae <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80046a4:	69db      	ldr	r3, [r3, #28]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d00b      	beq.n	80046c2 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f002 fe54 	bl	8007360 <free>
    phost->pActiveClass->pData = 0U;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80046be:	2200      	movs	r2, #0
 80046c0:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80046c2:	2300      	movs	r3, #0
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 80046d4:	2302      	movs	r3, #2
 80046d6:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80046de:	69db      	ldr	r3, [r3, #28]
 80046e0:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	3340      	adds	r3, #64	; 0x40
 80046e6:	4619      	mov	r1, r3
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 f8b2 	bl	8004852 <GetLineCoding>
 80046ee:	4603      	mov	r3, r0
 80046f0:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 80046f2:	7bfb      	ldrb	r3, [r7, #15]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d105      	bne.n	8004704 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80046fe:	2102      	movs	r1, #2
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	4798      	blx	r3
  }
  return status;
 8004704:	7bfb      	ldrb	r3, [r7, #15]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
	...

08004710 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8004718:	2301      	movs	r3, #1
 800471a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800471c:	2300      	movs	r3, #0
 800471e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004726:	69db      	ldr	r3, [r3, #28]
 8004728:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004730:	2b04      	cmp	r3, #4
 8004732:	d877      	bhi.n	8004824 <USBH_CDC_Process+0x114>
 8004734:	a201      	add	r2, pc, #4	; (adr r2, 800473c <USBH_CDC_Process+0x2c>)
 8004736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800473a:	bf00      	nop
 800473c:	08004751 	.word	0x08004751
 8004740:	08004757 	.word	0x08004757
 8004744:	08004787 	.word	0x08004787
 8004748:	080047fb 	.word	0x080047fb
 800474c:	08004809 	.word	0x08004809
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 8004750:	2300      	movs	r3, #0
 8004752:	73fb      	strb	r3, [r7, #15]
    break;
 8004754:	e06d      	b.n	8004832 <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800475a:	4619      	mov	r1, r3
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f000 f897 	bl	8004890 <SetLineCoding>
 8004762:	4603      	mov	r3, r0
 8004764:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8004766:	7bbb      	ldrb	r3, [r7, #14]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d104      	bne.n	8004776 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	2202      	movs	r2, #2
 8004770:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8004774:	e058      	b.n	8004828 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 8004776:	7bbb      	ldrb	r3, [r7, #14]
 8004778:	2b01      	cmp	r3, #1
 800477a:	d055      	beq.n	8004828 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	2204      	movs	r2, #4
 8004780:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8004784:	e050      	b.n	8004828 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	3340      	adds	r3, #64	; 0x40
 800478a:	4619      	mov	r1, r3
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f000 f860 	bl	8004852 <GetLineCoding>
 8004792:	4603      	mov	r3, r0
 8004794:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8004796:	7bbb      	ldrb	r3, [r7, #14]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d126      	bne.n	80047ea <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047ae:	791b      	ldrb	r3, [r3, #4]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d13b      	bne.n	800482c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047be:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d133      	bne.n	800482c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047ce:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d12b      	bne.n	800482c <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047dc:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80047de:	429a      	cmp	r2, r3
 80047e0:	d124      	bne.n	800482c <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 f95a 	bl	8004a9c <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 80047e8:	e020      	b.n	800482c <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 80047ea:	7bbb      	ldrb	r3, [r7, #14]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d01d      	beq.n	800482c <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	2204      	movs	r2, #4
 80047f4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 80047f8:	e018      	b.n	800482c <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 f867 	bl	80048ce <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f000 f8dc 	bl	80049be <CDC_ProcessReception>
    break;
 8004806:	e014      	b.n	8004832 <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 8004808:	2100      	movs	r1, #0
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 fece 	bl	80055ac <USBH_ClrFeature>
 8004810:	4603      	mov	r3, r0
 8004812:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 8004814:	7bbb      	ldrb	r3, [r7, #14]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d10a      	bne.n	8004830 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 8004822:	e005      	b.n	8004830 <USBH_CDC_Process+0x120>

  default:
    break;
 8004824:	bf00      	nop
 8004826:	e004      	b.n	8004832 <USBH_CDC_Process+0x122>
    break;
 8004828:	bf00      	nop
 800482a:	e002      	b.n	8004832 <USBH_CDC_Process+0x122>
    break;
 800482c:	bf00      	nop
 800482e:	e000      	b.n	8004832 <USBH_CDC_Process+0x122>
    break;
 8004830:	bf00      	nop

  }

  return status;
 8004832:	7bfb      	ldrb	r3, [r7, #15]
}
 8004834:	4618      	mov	r0, r3
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8004852:	b580      	push	{r7, lr}
 8004854:	b082      	sub	sp, #8
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
 800485a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	22a1      	movs	r2, #161	; 0xa1
 8004860:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2221      	movs	r2, #33	; 0x21
 8004866:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2207      	movs	r2, #7
 8004878:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	2207      	movs	r2, #7
 800487e:	4619      	mov	r1, r3
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f001 f873 	bl	800596c <USBH_CtlReq>
 8004886:	4603      	mov	r3, r0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3708      	adds	r7, #8
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2221      	movs	r2, #33	; 0x21
 800489e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2220      	movs	r2, #32
 80048a4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2207      	movs	r2, #7
 80048b6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2207      	movs	r2, #7
 80048bc:	4619      	mov	r1, r3
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f001 f854 	bl	800596c <USBH_CtlReq>
 80048c4:	4603      	mov	r3, r0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3708      	adds	r7, #8
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}

080048ce <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80048ce:	b580      	push	{r7, lr}
 80048d0:	b086      	sub	sp, #24
 80048d2:	af02      	add	r7, sp, #8
 80048d4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80048dc:	69db      	ldr	r3, [r3, #28]
 80048de:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80048e0:	2300      	movs	r3, #0
 80048e2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d002      	beq.n	80048f4 <CDC_ProcessTransmission+0x26>
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d025      	beq.n	800493e <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 80048f2:	e060      	b.n	80049b6 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	8b12      	ldrh	r2, [r2, #24]
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d90c      	bls.n	800491a <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	69d9      	ldr	r1, [r3, #28]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	8b1a      	ldrh	r2, [r3, #24]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	7b58      	ldrb	r0, [r3, #13]
 800490c:	2301      	movs	r3, #1
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	4603      	mov	r3, r0
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f001 fa3b 	bl	8005d8e <USBH_BulkSendData>
 8004918:	e00c      	b.n	8004934 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	7b58      	ldrb	r0, [r3, #13]
 8004928:	2301      	movs	r3, #1
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	4603      	mov	r3, r0
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f001 fa2d 	bl	8005d8e <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2202      	movs	r2, #2
 8004938:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800493c:	e03b      	b.n	80049b6 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	7b5b      	ldrb	r3, [r3, #13]
 8004942:	4619      	mov	r1, r3
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f002 fa01 	bl	8006d4c <USBH_LL_GetURBState>
 800494a:	4603      	mov	r3, r0
 800494c:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 800494e:	7afb      	ldrb	r3, [r7, #11]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d128      	bne.n	80049a6 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	8b12      	ldrh	r2, [r2, #24]
 800495c:	4293      	cmp	r3, r2
 800495e:	d90e      	bls.n	800497e <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	8b12      	ldrh	r2, [r2, #24]
 8004968:	1a9a      	subs	r2, r3, r2
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	69db      	ldr	r3, [r3, #28]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	8b12      	ldrh	r2, [r2, #24]
 8004976:	441a      	add	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	61da      	str	r2, [r3, #28]
 800497c:	e002      	b.n	8004984 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2200      	movs	r2, #0
 8004982:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004988:	2b00      	cmp	r3, #0
 800498a:	d004      	beq.n	8004996 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8004994:	e00e      	b.n	80049b4 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 f868 	bl	8004a74 <USBH_CDC_TransmitCallback>
    break;
 80049a4:	e006      	b.n	80049b4 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 80049a6:	7afb      	ldrb	r3, [r7, #11]
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d103      	bne.n	80049b4 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 80049b4:	bf00      	nop
  }
}
 80049b6:	bf00      	nop
 80049b8:	3710      	adds	r7, #16
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}

080049be <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	b086      	sub	sp, #24
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80049cc:	69db      	ldr	r3, [r3, #28]
 80049ce:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80049d0:	2300      	movs	r3, #0
 80049d2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80049da:	2b03      	cmp	r3, #3
 80049dc:	d002      	beq.n	80049e4 <CDC_ProcessReception+0x26>
 80049de:	2b04      	cmp	r3, #4
 80049e0:	d00e      	beq.n	8004a00 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 80049e2:	e043      	b.n	8004a6c <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	6a19      	ldr	r1, [r3, #32]
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	8b5a      	ldrh	r2, [r3, #26]
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	7b1b      	ldrb	r3, [r3, #12]
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f001 f9f1 	bl	8005dd8 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	2204      	movs	r2, #4
 80049fa:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 80049fe:	e035      	b.n	8004a6c <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	7b1b      	ldrb	r3, [r3, #12]
 8004a04:	4619      	mov	r1, r3
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f002 f9a0 	bl	8006d4c <USBH_LL_GetURBState>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 8004a10:	7cfb      	ldrb	r3, [r7, #19]
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d129      	bne.n	8004a6a <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	7b1b      	ldrb	r3, [r3, #12]
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f002 f903 	bl	8006c28 <USBH_LL_GetLastXferSize>
 8004a22:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d016      	beq.n	8004a5c <CDC_ProcessReception+0x9e>
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	8b5b      	ldrh	r3, [r3, #26]
 8004a32:	461a      	mov	r2, r3
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d210      	bcs.n	8004a5c <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	1ad2      	subs	r2, r2, r3
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	6a1a      	ldr	r2, [r3, #32]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	441a      	add	r2, r3
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	2203      	movs	r2, #3
 8004a56:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8004a5a:	e006      	b.n	8004a6a <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f000 f80f 	bl	8004a88 <USBH_CDC_ReceiveCallback>
    break;
 8004a6a:	bf00      	nop
  }
}
 8004a6c:	bf00      	nop
 8004a6e:	3718      	adds	r7, #24
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]

}
 8004a7c:	bf00      	nop
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]

}
 8004a90:	bf00      	nop
 8004a92:	370c      	adds	r7, #12
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr

08004a9c <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]

}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	60b9      	str	r1, [r7, #8]
 8004aba:	4613      	mov	r3, r2
 8004abc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d101      	bne.n	8004ac8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	e019      	b.n	8004afc <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	79fa      	ldrb	r2, [r7, #7]
 8004acc:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f000 f80f 	bl	8004b04 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d003      	beq.n	8004af4 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8004af4:	68f8      	ldr	r0, [r7, #12]
 8004af6:	f001 ffe5 	bl	8006ac4 <USBH_LL_Init>

  return USBH_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8004b10:	e008      	b.n	8004b24 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	32e0      	adds	r2, #224	; 0xe0
 8004b18:	2100      	movs	r1, #0
 8004b1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	3301      	adds	r3, #1
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2b0e      	cmp	r3, #14
 8004b28:	d9f3      	bls.n	8004b12 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	60fb      	str	r3, [r7, #12]
 8004b2e:	e009      	b.n	8004b44 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4413      	add	r3, r2
 8004b36:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	3301      	adds	r3, #1
 8004b42:	60fb      	str	r3, [r7, #12]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b4a:	d3f1      	bcc.n	8004b30 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2240      	movs	r2, #64	; 0x40
 8004b70:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8004b88:	2300      	movs	r3, #0
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3714      	adds	r7, #20
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr

08004b96 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8004b96:	b480      	push	{r7}
 8004b98:	b085      	sub	sp, #20
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
 8004b9e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d017      	beq.n	8004bda <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d10f      	bne.n	8004bd4 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8004bba:	1c59      	adds	r1, r3, #1
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	33dc      	adds	r3, #220	; 0xdc
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	4413      	add	r3, r2
 8004bca:	683a      	ldr	r2, [r7, #0]
 8004bcc:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	73fb      	strb	r3, [r7, #15]
 8004bd2:	e004      	b.n	8004bde <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	73fb      	strb	r3, [r7, #15]
 8004bd8:	e001      	b.n	8004bde <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8004bda:	2302      	movs	r3, #2
 8004bdc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8004bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8004c02:	78fa      	ldrb	r2, [r7, #3]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d204      	bcs.n	8004c12 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	78fa      	ldrb	r2, [r7, #3]
 8004c0c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8004c10:	e001      	b.n	8004c16 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 8004c12:	2302      	movs	r3, #2
 8004c14:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8004c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3714      	adds	r7, #20
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b087      	sub	sp, #28
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	4608      	mov	r0, r1
 8004c2e:	4611      	mov	r1, r2
 8004c30:	461a      	mov	r2, r3
 8004c32:	4603      	mov	r3, r0
 8004c34:	70fb      	strb	r3, [r7, #3]
 8004c36:	460b      	mov	r3, r1
 8004c38:	70bb      	strb	r3, [r7, #2]
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8004c42:	2300      	movs	r3, #0
 8004c44:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8004c4c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8004c4e:	e025      	b.n	8004c9c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8004c50:	7dfb      	ldrb	r3, [r7, #23]
 8004c52:	221a      	movs	r2, #26
 8004c54:	fb02 f303 	mul.w	r3, r2, r3
 8004c58:	3308      	adds	r3, #8
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	3302      	adds	r3, #2
 8004c60:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	795b      	ldrb	r3, [r3, #5]
 8004c66:	78fa      	ldrb	r2, [r7, #3]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d002      	beq.n	8004c72 <USBH_FindInterface+0x4e>
 8004c6c:	78fb      	ldrb	r3, [r7, #3]
 8004c6e:	2bff      	cmp	r3, #255	; 0xff
 8004c70:	d111      	bne.n	8004c96 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8004c76:	78ba      	ldrb	r2, [r7, #2]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d002      	beq.n	8004c82 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8004c7c:	78bb      	ldrb	r3, [r7, #2]
 8004c7e:	2bff      	cmp	r3, #255	; 0xff
 8004c80:	d109      	bne.n	8004c96 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8004c86:	787a      	ldrb	r2, [r7, #1]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d002      	beq.n	8004c92 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8004c8c:	787b      	ldrb	r3, [r7, #1]
 8004c8e:	2bff      	cmp	r3, #255	; 0xff
 8004c90:	d101      	bne.n	8004c96 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8004c92:	7dfb      	ldrb	r3, [r7, #23]
 8004c94:	e006      	b.n	8004ca4 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8004c96:	7dfb      	ldrb	r3, [r7, #23]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8004c9c:	7dfb      	ldrb	r3, [r7, #23]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d9d6      	bls.n	8004c50 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8004ca2:	23ff      	movs	r3, #255	; 0xff
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	371c      	adds	r7, #28
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f001 ff3f 	bl	8006b3c <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 8004cbe:	2101      	movs	r1, #1
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f002 f856 	bl	8006d72 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3708      	adds	r7, #8
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b088      	sub	sp, #32
 8004cd4:	af04      	add	r7, sp, #16
 8004cd6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8004cd8:	2302      	movs	r3, #2
 8004cda:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 faec 	bl	80052be <USBH_IsPortEnabled>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d10c      	bne.n	8004d06 <USBH_Process+0x36>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d007      	beq.n	8004d06 <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	2b03      	cmp	r3, #3
 8004cfe:	d002      	beq.n	8004d06 <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2203      	movs	r2, #3
 8004d04:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	2b0b      	cmp	r3, #11
 8004d0e:	f200 814c 	bhi.w	8004faa <USBH_Process+0x2da>
 8004d12:	a201      	add	r2, pc, #4	; (adr r2, 8004d18 <USBH_Process+0x48>)
 8004d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d18:	08004d49 	.word	0x08004d49
 8004d1c:	08004d6b 	.word	0x08004d6b
 8004d20:	08004d7f 	.word	0x08004d7f
 8004d24:	08004f85 	.word	0x08004f85
 8004d28:	08004fab 	.word	0x08004fab
 8004d2c:	08004e0d 	.word	0x08004e0d
 8004d30:	08004f3b 	.word	0x08004f3b
 8004d34:	08004e3d 	.word	0x08004e3d
 8004d38:	08004e5d 	.word	0x08004e5d
 8004d3c:	08004e7d 	.word	0x08004e7d
 8004d40:	08004eab 	.word	0x08004eab
 8004d44:	08004f6d 	.word	0x08004f6d
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	f000 812c 	beq.w	8004fae <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 8004d5c:	20c8      	movs	r0, #200	; 0xc8
 8004d5e:	f002 f852 	bl	8006e06 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f001 ff45 	bl	8006bf2 <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8004d68:	e121      	b.n	8004fae <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	f040 811e 	bne.w	8004fb2 <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2202      	movs	r2, #2
 8004d7a:	701a      	strb	r2, [r3, #0]
    }
    break;
 8004d7c:	e119      	b.n	8004fb2 <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 8004d7e:	2064      	movs	r0, #100	; 0x64
 8004d80:	f002 f841 	bl	8006e06 <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f001 ff0f 	bl	8006ba8 <USBH_LL_GetSpeed>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2205      	movs	r2, #5
 8004d98:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 8004d9a:	2100      	movs	r1, #0
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f001 f868 	bl	8005e72 <USBH_AllocPipe>
 8004da2:	4603      	mov	r3, r0
 8004da4:	461a      	mov	r2, r3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8004daa:	2180      	movs	r1, #128	; 0x80
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f001 f860 	bl	8005e72 <USBH_AllocPipe>
 8004db2:	4603      	mov	r3, r0
 8004db4:	461a      	mov	r2, r3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	7919      	ldrb	r1, [r3, #4]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8004dce:	b292      	uxth	r2, r2
 8004dd0:	9202      	str	r2, [sp, #8]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	9201      	str	r2, [sp, #4]
 8004dd6:	9300      	str	r3, [sp, #0]
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2280      	movs	r2, #128	; 0x80
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f001 f819 	bl	8005e14 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	7959      	ldrb	r1, [r3, #5]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8004df6:	b292      	uxth	r2, r2
 8004df8:	9202      	str	r2, [sp, #8]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	9201      	str	r2, [sp, #4]
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	4603      	mov	r3, r0
 8004e02:	2200      	movs	r2, #0
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	f001 f805 	bl	8005e14 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8004e0a:	e0e3      	b.n	8004fd4 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 f8e7 	bl	8004fe0 <USBH_HandleEnum>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f040 80ce 	bne.w	8004fb6 <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d103      	bne.n	8004e34 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2208      	movs	r2, #8
 8004e30:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 8004e32:	e0c0      	b.n	8004fb6 <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2207      	movs	r2, #7
 8004e38:	701a      	strb	r2, [r3, #0]
    break;
 8004e3a:	e0bc      	b.n	8004fb6 <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	f000 80b9 	beq.w	8004fba <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8004e4e:	2101      	movs	r1, #1
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2208      	movs	r2, #8
 8004e58:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8004e5a:	e0ae      	b.n	8004fba <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	4619      	mov	r1, r3
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 fb59 	bl	800551e <USBH_SetCfg>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	f040 80a5 	bne.w	8004fbe <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2209      	movs	r2, #9
 8004e78:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8004e7a:	e0a0      	b.n	8004fbe <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 8004e82:	f003 0320 	and.w	r3, r3, #32
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00b      	beq.n	8004ea2 <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8004e8a:	2101      	movs	r1, #1
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f000 fb69 	bl	8005564 <USBH_SetFeature>
 8004e92:	4603      	mov	r3, r0
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	f040 8094 	bne.w	8004fc2 <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	220a      	movs	r2, #10
 8004e9e:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8004ea0:	e08f      	b.n	8004fc2 <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	220a      	movs	r2, #10
 8004ea6:	701a      	strb	r2, [r3, #0]
    break;
 8004ea8:	e08b      	b.n	8004fc2 <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	f000 8088 	beq.w	8004fc6 <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	73fb      	strb	r3, [r7, #15]
 8004ec2:	e017      	b.n	8004ef4 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8004ec4:	7bfb      	ldrb	r3, [r7, #15]
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	33dc      	adds	r3, #220	; 0xdc
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	4413      	add	r3, r2
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	791a      	ldrb	r2, [r3, #4]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d108      	bne.n	8004eee <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 8004edc:	7bfb      	ldrb	r3, [r7, #15]
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	33dc      	adds	r3, #220	; 0xdc
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4413      	add	r3, r2
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8004eee:	7bfb      	ldrb	r3, [r7, #15]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	73fb      	strb	r3, [r7, #15]
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d0e4      	beq.n	8004ec4 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d016      	beq.n	8004f32 <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	4798      	blx	r3
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d109      	bne.n	8004f2a <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2206      	movs	r2, #6
 8004f1a:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8004f22:	2103      	movs	r1, #3
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8004f28:	e04d      	b.n	8004fc6 <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	220d      	movs	r2, #13
 8004f2e:	701a      	strb	r2, [r3, #0]
    break;
 8004f30:	e049      	b.n	8004fc6 <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	220d      	movs	r2, #13
 8004f36:	701a      	strb	r2, [r3, #0]
    break;
 8004f38:	e045      	b.n	8004fc6 <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d00f      	beq.n	8004f64 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004f4a:	691b      	ldr	r3, [r3, #16]
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	4798      	blx	r3
 8004f50:	4603      	mov	r3, r0
 8004f52:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 8004f54:	7bbb      	ldrb	r3, [r7, #14]
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d136      	bne.n	8004fca <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	220b      	movs	r2, #11
 8004f60:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 8004f62:	e032      	b.n	8004fca <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	220d      	movs	r2, #13
 8004f68:	701a      	strb	r2, [r3, #0]
    break;
 8004f6a:	e02e      	b.n	8004fca <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d02b      	beq.n	8004fce <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	4798      	blx	r3
    }
    break;
 8004f82:	e024      	b.n	8004fce <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f7ff fdbd 	bl	8004b04 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d01e      	beq.n	8004fd2 <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	4798      	blx	r3
      phost->pActiveClass = NULL;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 8004fa8:	e013      	b.n	8004fd2 <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 8004faa:	bf00      	nop
 8004fac:	e012      	b.n	8004fd4 <USBH_Process+0x304>
    break;
 8004fae:	bf00      	nop
 8004fb0:	e010      	b.n	8004fd4 <USBH_Process+0x304>
    break;
 8004fb2:	bf00      	nop
 8004fb4:	e00e      	b.n	8004fd4 <USBH_Process+0x304>
    break;
 8004fb6:	bf00      	nop
 8004fb8:	e00c      	b.n	8004fd4 <USBH_Process+0x304>
    break;
 8004fba:	bf00      	nop
 8004fbc:	e00a      	b.n	8004fd4 <USBH_Process+0x304>
    break;
 8004fbe:	bf00      	nop
 8004fc0:	e008      	b.n	8004fd4 <USBH_Process+0x304>
    break;
 8004fc2:	bf00      	nop
 8004fc4:	e006      	b.n	8004fd4 <USBH_Process+0x304>
    break;
 8004fc6:	bf00      	nop
 8004fc8:	e004      	b.n	8004fd4 <USBH_Process+0x304>
    break;
 8004fca:	bf00      	nop
 8004fcc:	e002      	b.n	8004fd4 <USBH_Process+0x304>
    break;
 8004fce:	bf00      	nop
 8004fd0:	e000      	b.n	8004fd4 <USBH_Process+0x304>
    break;
 8004fd2:	bf00      	nop
  }
 return USBH_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3710      	adds	r7, #16
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop

08004fe0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b088      	sub	sp, #32
 8004fe4:	af04      	add	r7, sp, #16
 8004fe6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	785b      	ldrb	r3, [r3, #1]
 8004ff0:	2b07      	cmp	r3, #7
 8004ff2:	f200 80f8 	bhi.w	80051e6 <USBH_HandleEnum+0x206>
 8004ff6:	a201      	add	r2, pc, #4	; (adr r2, 8004ffc <USBH_HandleEnum+0x1c>)
 8004ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ffc:	0800501d 	.word	0x0800501d
 8005000:	0800508f 	.word	0x0800508f
 8005004:	080050a7 	.word	0x080050a7
 8005008:	0800511d 	.word	0x0800511d
 800500c:	08005133 	.word	0x08005133
 8005010:	0800514f 	.word	0x0800514f
 8005014:	08005183 	.word	0x08005183
 8005018:	080051b7 	.word	0x080051b7
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800501c:	2108      	movs	r1, #8
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 f9ad 	bl	800537e <USBH_Get_DevDesc>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	f040 80df 	bne.w	80051ea <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2201      	movs	r2, #1
 800503a:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	7919      	ldrb	r1, [r3, #4]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8005050:	b292      	uxth	r2, r2
 8005052:	9202      	str	r2, [sp, #8]
 8005054:	2200      	movs	r2, #0
 8005056:	9201      	str	r2, [sp, #4]
 8005058:	9300      	str	r3, [sp, #0]
 800505a:	4603      	mov	r3, r0
 800505c:	2280      	movs	r2, #128	; 0x80
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 fed8 	bl	8005e14 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	7959      	ldrb	r1, [r3, #5]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8005078:	b292      	uxth	r2, r2
 800507a:	9202      	str	r2, [sp, #8]
 800507c:	2200      	movs	r2, #0
 800507e:	9201      	str	r2, [sp, #4]
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	4603      	mov	r3, r0
 8005084:	2200      	movs	r2, #0
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 fec4 	bl	8005e14 <USBH_OpenPipe>

    }
    break;
 800508c:	e0ad      	b.n	80051ea <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800508e:	2112      	movs	r1, #18
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 f974 	bl	800537e <USBH_Get_DevDesc>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	f040 80a8 	bne.w	80051ee <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2202      	movs	r2, #2
 80050a2:	705a      	strb	r2, [r3, #1]

    }
    break;
 80050a4:	e0a3      	b.n	80051ee <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 80050a6:	2101      	movs	r1, #1
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 fa14 	bl	80054d6 <USBH_SetAddress>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	f040 809e 	bne.w	80051f2 <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 80050b6:	2002      	movs	r0, #2
 80050b8:	f001 fea5 	bl	8006e06 <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2203      	movs	r2, #3
 80050c8:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	7919      	ldrb	r1, [r3, #4]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80050de:	b292      	uxth	r2, r2
 80050e0:	9202      	str	r2, [sp, #8]
 80050e2:	2200      	movs	r2, #0
 80050e4:	9201      	str	r2, [sp, #4]
 80050e6:	9300      	str	r3, [sp, #0]
 80050e8:	4603      	mov	r3, r0
 80050ea:	2280      	movs	r2, #128	; 0x80
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 fe91 	bl	8005e14 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	7959      	ldrb	r1, [r3, #5]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8005106:	b292      	uxth	r2, r2
 8005108:	9202      	str	r2, [sp, #8]
 800510a:	2200      	movs	r2, #0
 800510c:	9201      	str	r2, [sp, #4]
 800510e:	9300      	str	r3, [sp, #0]
 8005110:	4603      	mov	r3, r0
 8005112:	2200      	movs	r2, #0
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f000 fe7d 	bl	8005e14 <USBH_OpenPipe>
    }
    break;
 800511a:	e06a      	b.n	80051f2 <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 800511c:	2109      	movs	r1, #9
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f955 	bl	80053ce <USBH_Get_CfgDesc>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d165      	bne.n	80051f6 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2204      	movs	r2, #4
 800512e:	705a      	strb	r2, [r3, #1]
    }
    break;
 8005130:	e061      	b.n	80051f6 <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 8005138:	4619      	mov	r1, r3
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f947 	bl	80053ce <USBH_Get_CfgDesc>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d159      	bne.n	80051fa <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2205      	movs	r2, #5
 800514a:	705a      	strb	r2, [r3, #1]
    }
    break;
 800514c:	e055      	b.n	80051fa <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005154:	2b00      	cmp	r3, #0
 8005156:	d010      	beq.n	800517a <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8005164:	23ff      	movs	r3, #255	; 0xff
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 f955 	bl	8005416 <USBH_Get_StringDesc>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d145      	bne.n	80051fe <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2206      	movs	r2, #6
 8005176:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8005178:	e041      	b.n	80051fe <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2206      	movs	r2, #6
 800517e:	705a      	strb	r2, [r3, #1]
    break;
 8005180:	e03d      	b.n	80051fe <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 8005188:	2b00      	cmp	r3, #0
 800518a:	d010      	beq.n	80051ae <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8005198:	23ff      	movs	r3, #255	; 0xff
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f93b 	bl	8005416 <USBH_Get_StringDesc>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d12d      	bne.n	8005202 <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2207      	movs	r2, #7
 80051aa:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80051ac:	e029      	b.n	8005202 <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2207      	movs	r2, #7
 80051b2:	705a      	strb	r2, [r3, #1]
    break;
 80051b4:	e025      	b.n	8005202 <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d00f      	beq.n	80051e0 <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 80051cc:	23ff      	movs	r3, #255	; 0xff
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 f921 	bl	8005416 <USBH_Get_StringDesc>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d115      	bne.n	8005206 <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 80051da:	2300      	movs	r3, #0
 80051dc:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80051de:	e012      	b.n	8005206 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 80051e0:	2300      	movs	r3, #0
 80051e2:	73fb      	strb	r3, [r7, #15]
    break;
 80051e4:	e00f      	b.n	8005206 <USBH_HandleEnum+0x226>

  default:
    break;
 80051e6:	bf00      	nop
 80051e8:	e00e      	b.n	8005208 <USBH_HandleEnum+0x228>
    break;
 80051ea:	bf00      	nop
 80051ec:	e00c      	b.n	8005208 <USBH_HandleEnum+0x228>
    break;
 80051ee:	bf00      	nop
 80051f0:	e00a      	b.n	8005208 <USBH_HandleEnum+0x228>
    break;
 80051f2:	bf00      	nop
 80051f4:	e008      	b.n	8005208 <USBH_HandleEnum+0x228>
    break;
 80051f6:	bf00      	nop
 80051f8:	e006      	b.n	8005208 <USBH_HandleEnum+0x228>
    break;
 80051fa:	bf00      	nop
 80051fc:	e004      	b.n	8005208 <USBH_HandleEnum+0x228>
    break;
 80051fe:	bf00      	nop
 8005200:	e002      	b.n	8005208 <USBH_HandleEnum+0x228>
    break;
 8005202:	bf00      	nop
 8005204:	e000      	b.n	8005208 <USBH_HandleEnum+0x228>
    break;
 8005206:	bf00      	nop
  }
  return Status;
 8005208:	7bfb      	ldrb	r3, [r7, #15]
}
 800520a:	4618      	mov	r0, r3
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop

08005214 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	683a      	ldr	r2, [r7, #0]
 8005222:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 8005226:	bf00      	nop
 8005228:	370c      	adds	r7, #12
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr

08005232 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8005232:	b580      	push	{r7, lr}
 8005234:	b082      	sub	sp, #8
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8005240:	1c5a      	adds	r2, r3, #1
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 f804 	bl	8005256 <USBH_HandleSof>
}
 800524e:	bf00      	nop
 8005250:	3708      	adds	r7, #8
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}

08005256 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8005256:	b580      	push	{r7, lr}
 8005258:	b082      	sub	sp, #8
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	b2db      	uxtb	r3, r3
 8005264:	2b0b      	cmp	r3, #11
 8005266:	d10a      	bne.n	800527e <USBH_HandleSof+0x28>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800526e:	2b00      	cmp	r3, #0
 8005270:	d005      	beq.n	800527e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	4798      	blx	r3
  }
}
 800527e:	bf00      	nop
 8005280:	3708      	adds	r7, #8
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}

08005286 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8005286:	b480      	push	{r7}
 8005288:	b083      	sub	sp, #12
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8005296:	bf00      	nop
}
 8005298:	370c      	adds	r7, #12
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr

080052a2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 80052a2:	b480      	push	{r7}
 80052a4:	b083      	sub	sp, #12
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 80052b2:	bf00      	nop
}
 80052b4:	370c      	adds	r7, #12
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 80052be:	b480      	push	{r7}
 80052c0:	b083      	sub	sp, #12
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d10f      	bne.n	800530a <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00e      	beq.n	800531a <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005302:	2104      	movs	r1, #4
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	4798      	blx	r3
 8005308:	e007      	b.n	800531a <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005310:	2b01      	cmp	r3, #1
 8005312:	d102      	bne.n	800531a <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	4618      	mov	r0, r3
 800531e:	3708      	adds	r7, #8
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f001 fc20 	bl	8006b72 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	791b      	ldrb	r3, [r3, #4]
 8005336:	4619      	mov	r1, r3
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f000 fdb8 	bl	8005eae <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	795b      	ldrb	r3, [r3, #5]
 8005342:	4619      	mov	r1, r3
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 fdb2 	bl	8005eae <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005358:	2b00      	cmp	r3, #0
 800535a:	d005      	beq.n	8005368 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005362:	2105      	movs	r1, #5
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f001 fbe7 	bl	8006b3c <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2203      	movs	r2, #3
 8005372:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3708      	adds	r7, #8
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}

0800537e <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800537e:	b580      	push	{r7, lr}
 8005380:	b086      	sub	sp, #24
 8005382:	af02      	add	r7, sp, #8
 8005384:	6078      	str	r0, [r7, #4]
 8005386:	460b      	mov	r3, r1
 8005388:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8005390:	78fb      	ldrb	r3, [r7, #3]
 8005392:	b29b      	uxth	r3, r3
 8005394:	9300      	str	r3, [sp, #0]
 8005396:	4613      	mov	r3, r2
 8005398:	f44f 7280 	mov.w	r2, #256	; 0x100
 800539c:	2100      	movs	r1, #0
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 f864 	bl	800546c <USBH_GetDescriptor>
 80053a4:	4603      	mov	r3, r0
 80053a6:	73fb      	strb	r3, [r7, #15]
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10a      	bne.n	80053c4 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f203 3022 	addw	r0, r3, #802	; 0x322
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80053ba:	78fa      	ldrb	r2, [r7, #3]
 80053bc:	b292      	uxth	r2, r2
 80053be:	4619      	mov	r1, r3
 80053c0:	f000 f918 	bl	80055f4 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 80053c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b086      	sub	sp, #24
 80053d2:	af02      	add	r7, sp, #8
 80053d4:	6078      	str	r0, [r7, #4]
 80053d6:	460b      	mov	r3, r1
 80053d8:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	331c      	adds	r3, #28
 80053de:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 80053e0:	887b      	ldrh	r3, [r7, #2]
 80053e2:	9300      	str	r3, [sp, #0]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053ea:	2100      	movs	r1, #0
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 f83d 	bl	800546c <USBH_GetDescriptor>
 80053f2:	4603      	mov	r3, r0
 80053f4:	72fb      	strb	r3, [r7, #11]
 80053f6:	7afb      	ldrb	r3, [r7, #11]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d107      	bne.n	800540c <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8005402:	887a      	ldrh	r2, [r7, #2]
 8005404:	68f9      	ldr	r1, [r7, #12]
 8005406:	4618      	mov	r0, r3
 8005408:	f000 f964 	bl	80056d4 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 800540c:	7afb      	ldrb	r3, [r7, #11]
}
 800540e:	4618      	mov	r0, r3
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b088      	sub	sp, #32
 800541a:	af02      	add	r7, sp, #8
 800541c:	60f8      	str	r0, [r7, #12]
 800541e:	607a      	str	r2, [r7, #4]
 8005420:	461a      	mov	r2, r3
 8005422:	460b      	mov	r3, r1
 8005424:	72fb      	strb	r3, [r7, #11]
 8005426:	4613      	mov	r3, r2
 8005428:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800542a:	7afb      	ldrb	r3, [r7, #11]
 800542c:	b29b      	uxth	r3, r3
 800542e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005432:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800543a:	893b      	ldrh	r3, [r7, #8]
 800543c:	9300      	str	r3, [sp, #0]
 800543e:	460b      	mov	r3, r1
 8005440:	2100      	movs	r1, #0
 8005442:	68f8      	ldr	r0, [r7, #12]
 8005444:	f000 f812 	bl	800546c <USBH_GetDescriptor>
 8005448:	4603      	mov	r3, r0
 800544a:	75fb      	strb	r3, [r7, #23]
 800544c:	7dfb      	ldrb	r3, [r7, #23]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d107      	bne.n	8005462 <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005458:	893a      	ldrh	r2, [r7, #8]
 800545a:	6879      	ldr	r1, [r7, #4]
 800545c:	4618      	mov	r0, r3
 800545e:	f000 fa37 	bl	80058d0 <USBH_ParseStringDesc>
  }
  return status;
 8005462:	7dfb      	ldrb	r3, [r7, #23]
}
 8005464:	4618      	mov	r0, r3
 8005466:	3718      	adds	r7, #24
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	607b      	str	r3, [r7, #4]
 8005476:	460b      	mov	r3, r1
 8005478:	72fb      	strb	r3, [r7, #11]
 800547a:	4613      	mov	r3, r2
 800547c:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	789b      	ldrb	r3, [r3, #2]
 8005482:	2b01      	cmp	r3, #1
 8005484:	d11c      	bne.n	80054c0 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8005486:	7afb      	ldrb	r3, [r7, #11]
 8005488:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800548c:	b2da      	uxtb	r2, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2206      	movs	r2, #6
 8005496:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	893a      	ldrh	r2, [r7, #8]
 800549c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800549e:	893b      	ldrh	r3, [r7, #8]
 80054a0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80054a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054a8:	d104      	bne.n	80054b4 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f240 4209 	movw	r2, #1033	; 0x409
 80054b0:	829a      	strh	r2, [r3, #20]
 80054b2:	e002      	b.n	80054ba <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	8b3a      	ldrh	r2, [r7, #24]
 80054be:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 80054c0:	8b3b      	ldrh	r3, [r7, #24]
 80054c2:	461a      	mov	r2, r3
 80054c4:	6879      	ldr	r1, [r7, #4]
 80054c6:	68f8      	ldr	r0, [r7, #12]
 80054c8:	f000 fa50 	bl	800596c <USBH_CtlReq>
 80054cc:	4603      	mov	r3, r0
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3710      	adds	r7, #16
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}

080054d6 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80054d6:	b580      	push	{r7, lr}
 80054d8:	b082      	sub	sp, #8
 80054da:	af00      	add	r7, sp, #0
 80054dc:	6078      	str	r0, [r7, #4]
 80054de:	460b      	mov	r3, r1
 80054e0:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	789b      	ldrb	r3, [r3, #2]
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d10f      	bne.n	800550a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2205      	movs	r2, #5
 80054f4:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80054f6:	78fb      	ldrb	r3, [r7, #3]
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800550a:	2200      	movs	r2, #0
 800550c:	2100      	movs	r1, #0
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f000 fa2c 	bl	800596c <USBH_CtlReq>
 8005514:	4603      	mov	r3, r0
}
 8005516:	4618      	mov	r0, r3
 8005518:	3708      	adds	r7, #8
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}

0800551e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800551e:	b580      	push	{r7, lr}
 8005520:	b082      	sub	sp, #8
 8005522:	af00      	add	r7, sp, #0
 8005524:	6078      	str	r0, [r7, #4]
 8005526:	460b      	mov	r3, r1
 8005528:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	789b      	ldrb	r3, [r3, #2]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d10e      	bne.n	8005550 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2209      	movs	r2, #9
 800553c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	887a      	ldrh	r2, [r7, #2]
 8005542:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2200      	movs	r2, #0
 8005548:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 8005550:	2200      	movs	r2, #0
 8005552:	2100      	movs	r1, #0
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 fa09 	bl	800596c <USBH_CtlReq>
 800555a:	4603      	mov	r3, r0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3708      	adds	r7, #8
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	460b      	mov	r3, r1
 800556e:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	789b      	ldrb	r3, [r3, #2]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d10f      	bne.n	8005598 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2200      	movs	r2, #0
 800557c:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2203      	movs	r2, #3
 8005582:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8005584:	78fb      	ldrb	r3, [r7, #3]
 8005586:	b29a      	uxth	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8005598:	2200      	movs	r2, #0
 800559a:	2100      	movs	r1, #0
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 f9e5 	bl	800596c <USBH_CtlReq>
 80055a2:	4603      	mov	r3, r0
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3708      	adds	r7, #8
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}

080055ac <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	460b      	mov	r3, r1
 80055b6:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	789b      	ldrb	r3, [r3, #2]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d10f      	bne.n	80055e0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80055d2:	78fb      	ldrb	r3, [r7, #3]
 80055d4:	b29a      	uxth	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 80055e0:	2200      	movs	r2, #0
 80055e2:	2100      	movs	r1, #0
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f000 f9c1 	bl	800596c <USBH_CtlReq>
 80055ea:	4603      	mov	r3, r0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3708      	adds	r7, #8
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	4613      	mov	r3, r2
 8005600:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	781a      	ldrb	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	785a      	ldrb	r2, [r3, #1]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	3302      	adds	r3, #2
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	b29a      	uxth	r2, r3
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	3303      	adds	r3, #3
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	b29b      	uxth	r3, r3
 8005622:	021b      	lsls	r3, r3, #8
 8005624:	b29b      	uxth	r3, r3
 8005626:	4313      	orrs	r3, r2
 8005628:	b29a      	uxth	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	791a      	ldrb	r2, [r3, #4]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	795a      	ldrb	r2, [r3, #5]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	799a      	ldrb	r2, [r3, #6]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	79da      	ldrb	r2, [r3, #7]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800564e:	88fb      	ldrh	r3, [r7, #6]
 8005650:	2b08      	cmp	r3, #8
 8005652:	d939      	bls.n	80056c8 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	3308      	adds	r3, #8
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	b29a      	uxth	r2, r3
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	3309      	adds	r3, #9
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	b29b      	uxth	r3, r3
 8005664:	021b      	lsls	r3, r3, #8
 8005666:	b29b      	uxth	r3, r3
 8005668:	4313      	orrs	r3, r2
 800566a:	b29a      	uxth	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	330a      	adds	r3, #10
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	b29a      	uxth	r2, r3
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	330b      	adds	r3, #11
 800567c:	781b      	ldrb	r3, [r3, #0]
 800567e:	b29b      	uxth	r3, r3
 8005680:	021b      	lsls	r3, r3, #8
 8005682:	b29b      	uxth	r3, r3
 8005684:	4313      	orrs	r3, r2
 8005686:	b29a      	uxth	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	330c      	adds	r3, #12
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	b29a      	uxth	r2, r3
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	330d      	adds	r3, #13
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	b29b      	uxth	r3, r3
 800569c:	021b      	lsls	r3, r3, #8
 800569e:	b29b      	uxth	r3, r3
 80056a0:	4313      	orrs	r3, r2
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	7b9a      	ldrb	r2, [r3, #14]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	7bda      	ldrb	r2, [r3, #15]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	7c1a      	ldrb	r2, [r3, #16]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	7c5a      	ldrb	r2, [r3, #17]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	745a      	strb	r2, [r3, #17]
  }
}
 80056c8:	bf00      	nop
 80056ca:	3714      	adds	r7, #20
 80056cc:	46bd      	mov	sp, r7
 80056ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d2:	4770      	bx	lr

080056d4 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b08a      	sub	sp, #40	; 0x28
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	4613      	mov	r3, r2
 80056e0:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80056e6:	2300      	movs	r3, #0
 80056e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 80056ec:	2300      	movs	r3, #0
 80056ee:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	781a      	ldrb	r2, [r3, #0]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	785a      	ldrb	r2, [r3, #1]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	3302      	adds	r3, #2
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	b29a      	uxth	r2, r3
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	3303      	adds	r3, #3
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	b29b      	uxth	r3, r3
 8005716:	021b      	lsls	r3, r3, #8
 8005718:	b29b      	uxth	r3, r3
 800571a:	4313      	orrs	r3, r2
 800571c:	b29a      	uxth	r2, r3
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	791a      	ldrb	r2, [r3, #4]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	795a      	ldrb	r2, [r3, #5]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	799a      	ldrb	r2, [r3, #6]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	79da      	ldrb	r2, [r3, #7]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	7a1a      	ldrb	r2, [r3, #8]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 800574a:	88fb      	ldrh	r3, [r7, #6]
 800574c:	2b09      	cmp	r3, #9
 800574e:	d95f      	bls.n	8005810 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8005750:	2309      	movs	r3, #9
 8005752:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8005754:	2300      	movs	r3, #0
 8005756:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8005758:	e051      	b.n	80057fe <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800575a:	f107 0316 	add.w	r3, r7, #22
 800575e:	4619      	mov	r1, r3
 8005760:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005762:	f000 f8e8 	bl	8005936 <USBH_GetNextDesc>
 8005766:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8005768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576a:	785b      	ldrb	r3, [r3, #1]
 800576c:	2b04      	cmp	r3, #4
 800576e:	d146      	bne.n	80057fe <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8005770:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005774:	221a      	movs	r2, #26
 8005776:	fb02 f303 	mul.w	r3, r2, r3
 800577a:	3308      	adds	r3, #8
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	4413      	add	r3, r2
 8005780:	3302      	adds	r3, #2
 8005782:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 8005784:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005786:	69f8      	ldr	r0, [r7, #28]
 8005788:	f000 f846 	bl	8005818 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800578c:	2300      	movs	r3, #0
 800578e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8005792:	2300      	movs	r3, #0
 8005794:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8005796:	e022      	b.n	80057de <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 8005798:	f107 0316 	add.w	r3, r7, #22
 800579c:	4619      	mov	r1, r3
 800579e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80057a0:	f000 f8c9 	bl	8005936 <USBH_GetNextDesc>
 80057a4:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80057a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a8:	785b      	ldrb	r3, [r3, #1]
 80057aa:	2b05      	cmp	r3, #5
 80057ac:	d117      	bne.n	80057de <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80057ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80057b2:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80057b6:	3201      	adds	r2, #1
 80057b8:	00d2      	lsls	r2, r2, #3
 80057ba:	211a      	movs	r1, #26
 80057bc:	fb01 f303 	mul.w	r3, r1, r3
 80057c0:	4413      	add	r3, r2
 80057c2:	3308      	adds	r3, #8
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	4413      	add	r3, r2
 80057c8:	3304      	adds	r3, #4
 80057ca:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 80057cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057ce:	69b8      	ldr	r0, [r7, #24]
 80057d0:	f000 f851 	bl	8005876 <USBH_ParseEPDesc>
            ep_ix++;
 80057d4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80057d8:	3301      	adds	r3, #1
 80057da:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	791b      	ldrb	r3, [r3, #4]
 80057e2:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d204      	bcs.n	80057f4 <USBH_ParseCfgDesc+0x120>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	885a      	ldrh	r2, [r3, #2]
 80057ee:	8afb      	ldrh	r3, [r7, #22]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d8d1      	bhi.n	8005798 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 80057f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80057f8:	3301      	adds	r3, #1
 80057fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80057fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005802:	2b01      	cmp	r3, #1
 8005804:	d804      	bhi.n	8005810 <USBH_ParseCfgDesc+0x13c>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	885a      	ldrh	r2, [r3, #2]
 800580a:	8afb      	ldrh	r3, [r7, #22]
 800580c:	429a      	cmp	r2, r3
 800580e:	d8a4      	bhi.n	800575a <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8005810:	bf00      	nop
 8005812:	3728      	adds	r7, #40	; 0x28
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	781a      	ldrb	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	785a      	ldrb	r2, [r3, #1]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	789a      	ldrb	r2, [r3, #2]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	78da      	ldrb	r2, [r3, #3]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	791a      	ldrb	r2, [r3, #4]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	795a      	ldrb	r2, [r3, #5]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	799a      	ldrb	r2, [r3, #6]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	79da      	ldrb	r2, [r3, #7]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	7a1a      	ldrb	r2, [r3, #8]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	721a      	strb	r2, [r3, #8]
}
 800586a:	bf00      	nop
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr

08005876 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 8005876:	b480      	push	{r7}
 8005878:	b083      	sub	sp, #12
 800587a:	af00      	add	r7, sp, #0
 800587c:	6078      	str	r0, [r7, #4]
 800587e:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	781a      	ldrb	r2, [r3, #0]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	785a      	ldrb	r2, [r3, #1]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	789a      	ldrb	r2, [r3, #2]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	78da      	ldrb	r2, [r3, #3]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	3304      	adds	r3, #4
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	b29a      	uxth	r2, r3
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	3305      	adds	r3, #5
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	021b      	lsls	r3, r3, #8
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	4313      	orrs	r3, r2
 80058b6:	b29a      	uxth	r2, r3
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	799a      	ldrb	r2, [r3, #6]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	719a      	strb	r2, [r3, #6]
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	4613      	mov	r3, r2
 80058dc:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	3301      	adds	r3, #1
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	2b03      	cmp	r3, #3
 80058e6:	d120      	bne.n	800592a <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	1e9a      	subs	r2, r3, #2
 80058ee:	88fb      	ldrh	r3, [r7, #6]
 80058f0:	4293      	cmp	r3, r2
 80058f2:	bf28      	it	cs
 80058f4:	4613      	movcs	r3, r2
 80058f6:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	3302      	adds	r3, #2
 80058fc:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80058fe:	2300      	movs	r3, #0
 8005900:	82fb      	strh	r3, [r7, #22]
 8005902:	e00b      	b.n	800591c <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8005904:	8afb      	ldrh	r3, [r7, #22]
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	4413      	add	r3, r2
 800590a:	781a      	ldrb	r2, [r3, #0]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	701a      	strb	r2, [r3, #0]
      pdest++;
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	3301      	adds	r3, #1
 8005914:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8005916:	8afb      	ldrh	r3, [r7, #22]
 8005918:	3302      	adds	r3, #2
 800591a:	82fb      	strh	r3, [r7, #22]
 800591c:	8afa      	ldrh	r2, [r7, #22]
 800591e:	8abb      	ldrh	r3, [r7, #20]
 8005920:	429a      	cmp	r2, r3
 8005922:	d3ef      	bcc.n	8005904 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	2200      	movs	r2, #0
 8005928:	701a      	strb	r2, [r3, #0]
  }
}
 800592a:	bf00      	nop
 800592c:	371c      	adds	r7, #28
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr

08005936 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 8005936:	b480      	push	{r7}
 8005938:	b085      	sub	sp, #20
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
 800593e:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	881a      	ldrh	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	b29b      	uxth	r3, r3
 800594a:	4413      	add	r3, r2
 800594c:	b29a      	uxth	r2, r3
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4413      	add	r3, r2
 800595c:	60fb      	str	r3, [r7, #12]

  return(pnext);
 800595e:	68fb      	ldr	r3, [r7, #12]
}
 8005960:	4618      	mov	r0, r3
 8005962:	3714      	adds	r7, #20
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af00      	add	r7, sp, #0
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	4613      	mov	r3, r2
 8005978:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800597a:	2301      	movs	r3, #1
 800597c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	789b      	ldrb	r3, [r3, #2]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d002      	beq.n	800598c <USBH_CtlReq+0x20>
 8005986:	2b02      	cmp	r3, #2
 8005988:	d00f      	beq.n	80059aa <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800598a:	e034      	b.n	80059f6 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	68ba      	ldr	r2, [r7, #8]
 8005990:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	88fa      	ldrh	r2, [r7, #6]
 8005996:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2201      	movs	r2, #1
 800599c:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2202      	movs	r2, #2
 80059a2:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 80059a4:	2301      	movs	r3, #1
 80059a6:	75fb      	strb	r3, [r7, #23]
    break;
 80059a8:	e025      	b.n	80059f6 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f000 f828 	bl	8005a00 <USBH_HandleControl>
 80059b0:	4603      	mov	r3, r0
 80059b2:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 80059b4:	7dfb      	ldrb	r3, [r7, #23]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d108      	bne.n	80059cc <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2201      	movs	r2, #1
 80059be:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 80059c6:	2300      	movs	r3, #0
 80059c8:	75fb      	strb	r3, [r7, #23]
    break;
 80059ca:	e013      	b.n	80059f4 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 80059cc:	7dfb      	ldrb	r3, [r7, #23]
 80059ce:	2b03      	cmp	r3, #3
 80059d0:	d108      	bne.n	80059e4 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2201      	movs	r2, #1
 80059d6:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 80059de:	2303      	movs	r3, #3
 80059e0:	75fb      	strb	r3, [r7, #23]
    break;
 80059e2:	e007      	b.n	80059f4 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 80059e4:	7dfb      	ldrb	r3, [r7, #23]
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d104      	bne.n	80059f4 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2201      	movs	r2, #1
 80059ee:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 80059f0:	2302      	movs	r3, #2
 80059f2:	75fb      	strb	r3, [r7, #23]
    break;
 80059f4:	bf00      	nop
  }
  return status;
 80059f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3718      	adds	r7, #24
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af02      	add	r7, sp, #8
 8005a06:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	7e1b      	ldrb	r3, [r3, #24]
 8005a14:	3b01      	subs	r3, #1
 8005a16:	2b0a      	cmp	r3, #10
 8005a18:	f200 814c 	bhi.w	8005cb4 <USBH_HandleControl+0x2b4>
 8005a1c:	a201      	add	r2, pc, #4	; (adr r2, 8005a24 <USBH_HandleControl+0x24>)
 8005a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a22:	bf00      	nop
 8005a24:	08005a51 	.word	0x08005a51
 8005a28:	08005a6b 	.word	0x08005a6b
 8005a2c:	08005ad5 	.word	0x08005ad5
 8005a30:	08005afb 	.word	0x08005afb
 8005a34:	08005b33 	.word	0x08005b33
 8005a38:	08005b5f 	.word	0x08005b5f
 8005a3c:	08005bb1 	.word	0x08005bb1
 8005a40:	08005bd3 	.word	0x08005bd3
 8005a44:	08005c0f 	.word	0x08005c0f
 8005a48:	08005c37 	.word	0x08005c37
 8005a4c:	08005c75 	.word	0x08005c75
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f103 0110 	add.w	r1, r3, #16
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	795b      	ldrb	r3, [r3, #5]
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f000 f939 	bl	8005cd4 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2202      	movs	r2, #2
 8005a66:	761a      	strb	r2, [r3, #24]
    break;
 8005a68:	e12f      	b.n	8005cca <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	795b      	ldrb	r3, [r3, #5]
 8005a6e:	4619      	mov	r1, r3
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f001 f96b 	bl	8006d4c <USBH_LL_GetURBState>
 8005a76:	4603      	mov	r3, r0
 8005a78:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8005a7a:	7bbb      	ldrb	r3, [r7, #14]
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d11e      	bne.n	8005abe <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	7c1b      	ldrb	r3, [r3, #16]
 8005a84:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005a88:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	8adb      	ldrh	r3, [r3, #22]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00a      	beq.n	8005aa8 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 8005a92:	7b7b      	ldrb	r3, [r7, #13]
 8005a94:	2b80      	cmp	r3, #128	; 0x80
 8005a96:	d103      	bne.n	8005aa0 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2203      	movs	r2, #3
 8005a9c:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8005a9e:	e10b      	b.n	8005cb8 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2205      	movs	r2, #5
 8005aa4:	761a      	strb	r2, [r3, #24]
    break;
 8005aa6:	e107      	b.n	8005cb8 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 8005aa8:	7b7b      	ldrb	r3, [r7, #13]
 8005aaa:	2b80      	cmp	r3, #128	; 0x80
 8005aac:	d103      	bne.n	8005ab6 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2209      	movs	r2, #9
 8005ab2:	761a      	strb	r2, [r3, #24]
    break;
 8005ab4:	e100      	b.n	8005cb8 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2207      	movs	r2, #7
 8005aba:	761a      	strb	r2, [r3, #24]
    break;
 8005abc:	e0fc      	b.n	8005cb8 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8005abe:	7bbb      	ldrb	r3, [r7, #14]
 8005ac0:	2b04      	cmp	r3, #4
 8005ac2:	d003      	beq.n	8005acc <USBH_HandleControl+0xcc>
 8005ac4:	7bbb      	ldrb	r3, [r7, #14]
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	f040 80f6 	bne.w	8005cb8 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	220b      	movs	r2, #11
 8005ad0:	761a      	strb	r2, [r3, #24]
    break;
 8005ad2:	e0f1      	b.n	8005cb8 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6899      	ldr	r1, [r3, #8]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	899a      	ldrh	r2, [r3, #12]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	791b      	ldrb	r3, [r3, #4]
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f000 f930 	bl	8005d52 <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2204      	movs	r2, #4
 8005af6:	761a      	strb	r2, [r3, #24]
    break;
 8005af8:	e0e7      	b.n	8005cca <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	791b      	ldrb	r3, [r3, #4]
 8005afe:	4619      	mov	r1, r3
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f001 f923 	bl	8006d4c <USBH_LL_GetURBState>
 8005b06:	4603      	mov	r3, r0
 8005b08:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8005b0a:	7bbb      	ldrb	r3, [r7, #14]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d102      	bne.n	8005b16 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2209      	movs	r2, #9
 8005b14:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 8005b16:	7bbb      	ldrb	r3, [r7, #14]
 8005b18:	2b05      	cmp	r3, #5
 8005b1a:	d102      	bne.n	8005b22 <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8005b20:	e0cc      	b.n	8005cbc <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 8005b22:	7bbb      	ldrb	r3, [r7, #14]
 8005b24:	2b04      	cmp	r3, #4
 8005b26:	f040 80c9 	bne.w	8005cbc <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	220b      	movs	r2, #11
 8005b2e:	761a      	strb	r2, [r3, #24]
    break;
 8005b30:	e0c4      	b.n	8005cbc <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6899      	ldr	r1, [r3, #8]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	899a      	ldrh	r2, [r3, #12]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	7958      	ldrb	r0, [r3, #5]
 8005b3e:	2301      	movs	r3, #1
 8005b40:	9300      	str	r3, [sp, #0]
 8005b42:	4603      	mov	r3, r0
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 f8df 	bl	8005d08 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2206      	movs	r2, #6
 8005b5a:	761a      	strb	r2, [r3, #24]
    break;
 8005b5c:	e0b5      	b.n	8005cca <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	795b      	ldrb	r3, [r3, #5]
 8005b62:	4619      	mov	r1, r3
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f001 f8f1 	bl	8006d4c <USBH_LL_GetURBState>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 8005b6e:	7bbb      	ldrb	r3, [r7, #14]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d103      	bne.n	8005b7c <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2207      	movs	r2, #7
 8005b78:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8005b7a:	e0a1      	b.n	8005cc0 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 8005b7c:	7bbb      	ldrb	r3, [r7, #14]
 8005b7e:	2b05      	cmp	r3, #5
 8005b80:	d105      	bne.n	8005b8e <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	220c      	movs	r2, #12
 8005b86:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	73fb      	strb	r3, [r7, #15]
    break;
 8005b8c:	e098      	b.n	8005cc0 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8005b8e:	7bbb      	ldrb	r3, [r7, #14]
 8005b90:	2b02      	cmp	r3, #2
 8005b92:	d103      	bne.n	8005b9c <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2205      	movs	r2, #5
 8005b98:	761a      	strb	r2, [r3, #24]
    break;
 8005b9a:	e091      	b.n	8005cc0 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 8005b9c:	7bbb      	ldrb	r3, [r7, #14]
 8005b9e:	2b04      	cmp	r3, #4
 8005ba0:	f040 808e 	bne.w	8005cc0 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	220b      	movs	r2, #11
 8005ba8:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 8005baa:	2302      	movs	r3, #2
 8005bac:	73fb      	strb	r3, [r7, #15]
    break;
 8005bae:	e087      	b.n	8005cc0 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	791b      	ldrb	r3, [r3, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	2100      	movs	r1, #0
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f000 f8ca 	bl	8005d52 <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8005bc4:	b29a      	uxth	r2, r3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2208      	movs	r2, #8
 8005bce:	761a      	strb	r2, [r3, #24]

    break;
 8005bd0:	e07b      	b.n	8005cca <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	791b      	ldrb	r3, [r3, #4]
 8005bd6:	4619      	mov	r1, r3
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f001 f8b7 	bl	8006d4c <USBH_LL_GetURBState>
 8005bde:	4603      	mov	r3, r0
 8005be0:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 8005be2:	7bbb      	ldrb	r3, [r7, #14]
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d105      	bne.n	8005bf4 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	220d      	movs	r2, #13
 8005bec:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8005bf2:	e067      	b.n	8005cc4 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 8005bf4:	7bbb      	ldrb	r3, [r7, #14]
 8005bf6:	2b04      	cmp	r3, #4
 8005bf8:	d103      	bne.n	8005c02 <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	220b      	movs	r2, #11
 8005bfe:	761a      	strb	r2, [r3, #24]
    break;
 8005c00:	e060      	b.n	8005cc4 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 8005c02:	7bbb      	ldrb	r3, [r7, #14]
 8005c04:	2b05      	cmp	r3, #5
 8005c06:	d15d      	bne.n	8005cc4 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 8005c08:	2303      	movs	r3, #3
 8005c0a:	73fb      	strb	r3, [r7, #15]
    break;
 8005c0c:	e05a      	b.n	8005cc4 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	795a      	ldrb	r2, [r3, #5]
 8005c12:	2301      	movs	r3, #1
 8005c14:	9300      	str	r3, [sp, #0]
 8005c16:	4613      	mov	r3, r2
 8005c18:	2200      	movs	r2, #0
 8005c1a:	2100      	movs	r1, #0
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 f873 	bl	8005d08 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	220a      	movs	r2, #10
 8005c32:	761a      	strb	r2, [r3, #24]
    break;
 8005c34:	e049      	b.n	8005cca <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	795b      	ldrb	r3, [r3, #5]
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f001 f885 	bl	8006d4c <USBH_LL_GetURBState>
 8005c42:	4603      	mov	r3, r0
 8005c44:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 8005c46:	7bbb      	ldrb	r3, [r7, #14]
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d105      	bne.n	8005c58 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	220d      	movs	r2, #13
 8005c54:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 8005c56:	e037      	b.n	8005cc8 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8005c58:	7bbb      	ldrb	r3, [r7, #14]
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d103      	bne.n	8005c66 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2209      	movs	r2, #9
 8005c62:	761a      	strb	r2, [r3, #24]
    break;
 8005c64:	e030      	b.n	8005cc8 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 8005c66:	7bbb      	ldrb	r3, [r7, #14]
 8005c68:	2b04      	cmp	r3, #4
 8005c6a:	d12d      	bne.n	8005cc8 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	220b      	movs	r2, #11
 8005c70:	761a      	strb	r2, [r3, #24]
    break;
 8005c72:	e029      	b.n	8005cc8 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	7e5b      	ldrb	r3, [r3, #25]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	b2da      	uxtb	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	765a      	strb	r2, [r3, #25]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	7e5b      	ldrb	r3, [r3, #25]
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d809      	bhi.n	8005c9c <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 ff72 	bl	8006b72 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2201      	movs	r2, #1
 8005c92:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 8005c9a:	e016      	b.n	8005cca <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005ca2:	2106      	movs	r1, #6
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 8005cae:	2302      	movs	r3, #2
 8005cb0:	73fb      	strb	r3, [r7, #15]
    break;
 8005cb2:	e00a      	b.n	8005cca <USBH_HandleControl+0x2ca>

  default:
    break;
 8005cb4:	bf00      	nop
 8005cb6:	e008      	b.n	8005cca <USBH_HandleControl+0x2ca>
    break;
 8005cb8:	bf00      	nop
 8005cba:	e006      	b.n	8005cca <USBH_HandleControl+0x2ca>
    break;
 8005cbc:	bf00      	nop
 8005cbe:	e004      	b.n	8005cca <USBH_HandleControl+0x2ca>
    break;
 8005cc0:	bf00      	nop
 8005cc2:	e002      	b.n	8005cca <USBH_HandleControl+0x2ca>
    break;
 8005cc4:	bf00      	nop
 8005cc6:	e000      	b.n	8005cca <USBH_HandleControl+0x2ca>
    break;
 8005cc8:	bf00      	nop
  }
  return status;
 8005cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b088      	sub	sp, #32
 8005cd8:	af04      	add	r7, sp, #16
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	4613      	mov	r3, r2
 8005ce0:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8005ce2:	79f9      	ldrb	r1, [r7, #7]
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	9303      	str	r3, [sp, #12]
 8005ce8:	2308      	movs	r3, #8
 8005cea:	9302      	str	r3, [sp, #8]
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	9301      	str	r3, [sp, #4]
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	9300      	str	r3, [sp, #0]
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	f000 fff6 	bl	8006cea <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8005cfe:	2300      	movs	r3, #0
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3710      	adds	r7, #16
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b088      	sub	sp, #32
 8005d0c:	af04      	add	r7, sp, #16
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	4611      	mov	r1, r2
 8005d14:	461a      	mov	r2, r3
 8005d16:	460b      	mov	r3, r1
 8005d18:	80fb      	strh	r3, [r7, #6]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d001      	beq.n	8005d2c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8005d2c:	7979      	ldrb	r1, [r7, #5]
 8005d2e:	7e3b      	ldrb	r3, [r7, #24]
 8005d30:	9303      	str	r3, [sp, #12]
 8005d32:	88fb      	ldrh	r3, [r7, #6]
 8005d34:	9302      	str	r3, [sp, #8]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	9301      	str	r3, [sp, #4]
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	2300      	movs	r3, #0
 8005d40:	2200      	movs	r2, #0
 8005d42:	68f8      	ldr	r0, [r7, #12]
 8005d44:	f000 ffd1 	bl	8006cea <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3710      	adds	r7, #16
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b088      	sub	sp, #32
 8005d56:	af04      	add	r7, sp, #16
 8005d58:	60f8      	str	r0, [r7, #12]
 8005d5a:	60b9      	str	r1, [r7, #8]
 8005d5c:	4611      	mov	r1, r2
 8005d5e:	461a      	mov	r2, r3
 8005d60:	460b      	mov	r3, r1
 8005d62:	80fb      	strh	r3, [r7, #6]
 8005d64:	4613      	mov	r3, r2
 8005d66:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8005d68:	7979      	ldrb	r1, [r7, #5]
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	9303      	str	r3, [sp, #12]
 8005d6e:	88fb      	ldrh	r3, [r7, #6]
 8005d70:	9302      	str	r3, [sp, #8]
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	9301      	str	r3, [sp, #4]
 8005d76:	2301      	movs	r3, #1
 8005d78:	9300      	str	r3, [sp, #0]
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	68f8      	ldr	r0, [r7, #12]
 8005d80:	f000 ffb3 	bl	8006cea <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8005d84:	2300      	movs	r3, #0

}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3710      	adds	r7, #16
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b088      	sub	sp, #32
 8005d92:	af04      	add	r7, sp, #16
 8005d94:	60f8      	str	r0, [r7, #12]
 8005d96:	60b9      	str	r1, [r7, #8]
 8005d98:	4611      	mov	r1, r2
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	80fb      	strh	r3, [r7, #6]
 8005da0:	4613      	mov	r3, r2
 8005da2:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d001      	beq.n	8005db2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8005dae:	2300      	movs	r3, #0
 8005db0:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8005db2:	7979      	ldrb	r1, [r7, #5]
 8005db4:	7e3b      	ldrb	r3, [r7, #24]
 8005db6:	9303      	str	r3, [sp, #12]
 8005db8:	88fb      	ldrh	r3, [r7, #6]
 8005dba:	9302      	str	r3, [sp, #8]
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	9301      	str	r3, [sp, #4]
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	2302      	movs	r3, #2
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f000 ff8e 	bl	8006cea <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3710      	adds	r7, #16
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b088      	sub	sp, #32
 8005ddc:	af04      	add	r7, sp, #16
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	4611      	mov	r1, r2
 8005de4:	461a      	mov	r2, r3
 8005de6:	460b      	mov	r3, r1
 8005de8:	80fb      	strh	r3, [r7, #6]
 8005dea:	4613      	mov	r3, r2
 8005dec:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8005dee:	7979      	ldrb	r1, [r7, #5]
 8005df0:	2300      	movs	r3, #0
 8005df2:	9303      	str	r3, [sp, #12]
 8005df4:	88fb      	ldrh	r3, [r7, #6]
 8005df6:	9302      	str	r3, [sp, #8]
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	9301      	str	r3, [sp, #4]
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	9300      	str	r3, [sp, #0]
 8005e00:	2302      	movs	r3, #2
 8005e02:	2201      	movs	r2, #1
 8005e04:	68f8      	ldr	r0, [r7, #12]
 8005e06:	f000 ff70 	bl	8006cea <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3710      	adds	r7, #16
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b086      	sub	sp, #24
 8005e18:	af04      	add	r7, sp, #16
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	4608      	mov	r0, r1
 8005e1e:	4611      	mov	r1, r2
 8005e20:	461a      	mov	r2, r3
 8005e22:	4603      	mov	r3, r0
 8005e24:	70fb      	strb	r3, [r7, #3]
 8005e26:	460b      	mov	r3, r1
 8005e28:	70bb      	strb	r3, [r7, #2]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 8005e2e:	7878      	ldrb	r0, [r7, #1]
 8005e30:	78ba      	ldrb	r2, [r7, #2]
 8005e32:	78f9      	ldrb	r1, [r7, #3]
 8005e34:	8b3b      	ldrh	r3, [r7, #24]
 8005e36:	9302      	str	r3, [sp, #8]
 8005e38:	7d3b      	ldrb	r3, [r7, #20]
 8005e3a:	9301      	str	r3, [sp, #4]
 8005e3c:	7c3b      	ldrb	r3, [r7, #16]
 8005e3e:	9300      	str	r3, [sp, #0]
 8005e40:	4603      	mov	r3, r0
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 ff03 	bl	8006c4e <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 8005e48:	2300      	movs	r3, #0

}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 8005e52:	b580      	push	{r7, lr}
 8005e54:	b082      	sub	sp, #8
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
 8005e5a:	460b      	mov	r3, r1
 8005e5c:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 8005e5e:	78fb      	ldrb	r3, [r7, #3]
 8005e60:	4619      	mov	r1, r3
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 ff22 	bl	8006cac <USBH_LL_ClosePipe>

  return USBH_OK;
 8005e68:	2300      	movs	r3, #0

}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3708      	adds	r7, #8
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}

08005e72 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b084      	sub	sp, #16
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 f831 	bl	8005ee6 <USBH_GetFreePipe>
 8005e84:	4603      	mov	r3, r0
 8005e86:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8005e88:	89fb      	ldrh	r3, [r7, #14]
 8005e8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d007      	beq.n	8005ea2 <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 8005e92:	89fa      	ldrh	r2, [r7, #14]
 8005e94:	78fb      	ldrb	r3, [r7, #3]
 8005e96:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	32e0      	adds	r2, #224	; 0xe0
 8005e9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 8005ea2:	89fb      	ldrh	r3, [r7, #14]
 8005ea4:	b2db      	uxtb	r3, r3
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3710      	adds	r7, #16
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b083      	sub	sp, #12
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8005eba:	78fb      	ldrb	r3, [r7, #3]
 8005ebc:	2b0a      	cmp	r3, #10
 8005ebe:	d80b      	bhi.n	8005ed8 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8005ec0:	78fa      	ldrb	r2, [r7, #3]
 8005ec2:	78f9      	ldrb	r1, [r7, #3]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	31e0      	adds	r1, #224	; 0xe0
 8005ec8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005ecc:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	32e0      	adds	r2, #224	; 0xe0
 8005ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b085      	sub	sp, #20
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	73fb      	strb	r3, [r7, #15]
 8005ef6:	e00e      	b.n	8005f16 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8005ef8:	7bfa      	ldrb	r2, [r7, #15]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	32e0      	adds	r2, #224	; 0xe0
 8005efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d102      	bne.n	8005f10 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 8005f0a:	7bfb      	ldrb	r3, [r7, #15]
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	e007      	b.n	8005f20 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 8005f10:	7bfb      	ldrb	r3, [r7, #15]
 8005f12:	3301      	adds	r3, #1
 8005f14:	73fb      	strb	r3, [r7, #15]
 8005f16:	7bfb      	ldrb	r3, [r7, #15]
 8005f18:	2b0a      	cmp	r3, #10
 8005f1a:	d9ed      	bls.n	8005ef8 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 8005f1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3714      	adds	r7, #20
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <SwapByte>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t SwapByteTable[16] = { 0x00, 0x08,  0x04, 0x0C, 0x02, 0x0A, 0x06, 0x0E, 0x01, 0x09, 0x05, 0x0D, 0x03, 0x0B, 0x07, 0x0F };

void SwapByte(uint8_t* byte)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b085      	sub	sp, #20
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
	uint8_t tmp_Byte = *byte;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	73fb      	strb	r3, [r7, #15]
	*byte = SwapByteTable[(tmp_Byte & 0xF0) >> 4];
 8005f3a:	7bfb      	ldrb	r3, [r7, #15]
 8005f3c:	091b      	lsrs	r3, r3, #4
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	461a      	mov	r2, r3
 8005f42:	4b0c      	ldr	r3, [pc, #48]	; (8005f74 <SwapByte+0x48>)
 8005f44:	5c9a      	ldrb	r2, [r3, r2]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	701a      	strb	r2, [r3, #0]
	*byte |= (SwapByteTable[(tmp_Byte & 0x0F)]) << 4;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	781b      	ldrb	r3, [r3, #0]
 8005f4e:	b25a      	sxtb	r2, r3
 8005f50:	7bfb      	ldrb	r3, [r7, #15]
 8005f52:	f003 030f 	and.w	r3, r3, #15
 8005f56:	4907      	ldr	r1, [pc, #28]	; (8005f74 <SwapByte+0x48>)
 8005f58:	5ccb      	ldrb	r3, [r1, r3]
 8005f5a:	011b      	lsls	r3, r3, #4
 8005f5c:	b25b      	sxtb	r3, r3
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	b25b      	sxtb	r3, r3
 8005f62:	b2da      	uxtb	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	701a      	strb	r2, [r3, #0]
}
 8005f68:	bf00      	nop
 8005f6a:	3714      	adds	r7, #20
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr
 8005f74:	20000028 	.word	0x20000028

08005f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	*(uint8_t*)&i2cState = 0;
 8005f7e:	4b23      	ldr	r3, [pc, #140]	; (800600c <main+0x94>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005f84:	f7fa faa8 	bl	80004d8 <HAL_Init>

  /* USER CODE BEGIN Init */
  for (int i = 0; i< 256; i++)
 8005f88:	2300      	movs	r3, #0
 8005f8a:	607b      	str	r3, [r7, #4]
 8005f8c:	e00f      	b.n	8005fae <main+0x36>
  {
	  uint8_t tmp_Byte = i;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	70fb      	strb	r3, [r7, #3]
	  SwapByte(&tmp_Byte);
 8005f94:	1cfb      	adds	r3, r7, #3
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7ff ffc8 	bl	8005f2c <SwapByte>
	  sendArray[i] = tmp_Byte;
 8005f9c:	78fb      	ldrb	r3, [r7, #3]
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	4a1b      	ldr	r2, [pc, #108]	; (8006010 <main+0x98>)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (int i = 0; i< 256; i++)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	3301      	adds	r3, #1
 8005fac:	607b      	str	r3, [r7, #4]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2bff      	cmp	r3, #255	; 0xff
 8005fb2:	ddec      	ble.n	8005f8e <main+0x16>
  }
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005fb4:	f000 f830 	bl	8006018 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005fb8:	f000 f928 	bl	800620c <MX_GPIO_Init>
  MX_I2C1_Init();
 8005fbc:	f000 f896 	bl	80060ec <MX_I2C1_Init>
  MX_SPI1_Init();
 8005fc0:	f000 f8c2 	bl	8006148 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8005fc4:	f000 f8f6 	bl	80061b4 <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 8005fc8:	f000 fc70 	bl	80068ac <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */

  i2cState.sclState = GPIOD->IDR >> 10;
 8005fcc:	4b11      	ldr	r3, [pc, #68]	; (8006014 <main+0x9c>)
 8005fce:	691b      	ldr	r3, [r3, #16]
 8005fd0:	0a9b      	lsrs	r3, r3, #10
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	f003 0301 	and.w	r3, r3, #1
 8005fd8:	b2d9      	uxtb	r1, r3
 8005fda:	4a0c      	ldr	r2, [pc, #48]	; (800600c <main+0x94>)
 8005fdc:	7813      	ldrb	r3, [r2, #0]
 8005fde:	f361 0341 	bfi	r3, r1, #1, #1
 8005fe2:	7013      	strb	r3, [r2, #0]
  i2cState.sdaState = GPIOD->IDR >> 11;
 8005fe4:	4b0b      	ldr	r3, [pc, #44]	; (8006014 <main+0x9c>)
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	0adb      	lsrs	r3, r3, #11
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	f003 0301 	and.w	r3, r3, #1
 8005ff0:	b2d9      	uxtb	r1, r3
 8005ff2:	4a06      	ldr	r2, [pc, #24]	; (800600c <main+0x94>)
 8005ff4:	7813      	ldrb	r3, [r2, #0]
 8005ff6:	f361 0300 	bfi	r3, r1, #0, #1
 8005ffa:	7013      	strb	r3, [r2, #0]
  i2cState.rwState = I2C_STATE_WRITE;
 8005ffc:	4a03      	ldr	r2, [pc, #12]	; (800600c <main+0x94>)
 8005ffe:	7813      	ldrb	r3, [r2, #0]
 8006000:	f36f 03c3 	bfc	r3, #3, #1
 8006004:	7013      	strb	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8006006:	f000 fc77 	bl	80068f8 <MX_USB_HOST_Process>
 800600a:	e7fc      	b.n	8006006 <main+0x8e>
 800600c:	20000c68 	.word	0x20000c68
 8006010:	200000d4 	.word	0x200000d4
 8006014:	40020c00 	.word	0x40020c00

08006018 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b094      	sub	sp, #80	; 0x50
 800601c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800601e:	f107 0320 	add.w	r3, r7, #32
 8006022:	2230      	movs	r2, #48	; 0x30
 8006024:	2100      	movs	r1, #0
 8006026:	4618      	mov	r0, r3
 8006028:	f001 f9a2 	bl	8007370 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800602c:	f107 030c 	add.w	r3, r7, #12
 8006030:	2200      	movs	r2, #0
 8006032:	601a      	str	r2, [r3, #0]
 8006034:	605a      	str	r2, [r3, #4]
 8006036:	609a      	str	r2, [r3, #8]
 8006038:	60da      	str	r2, [r3, #12]
 800603a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800603c:	2300      	movs	r3, #0
 800603e:	60bb      	str	r3, [r7, #8]
 8006040:	4a28      	ldr	r2, [pc, #160]	; (80060e4 <SystemClock_Config+0xcc>)
 8006042:	4b28      	ldr	r3, [pc, #160]	; (80060e4 <SystemClock_Config+0xcc>)
 8006044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006046:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800604a:	6413      	str	r3, [r2, #64]	; 0x40
 800604c:	4b25      	ldr	r3, [pc, #148]	; (80060e4 <SystemClock_Config+0xcc>)
 800604e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006054:	60bb      	str	r3, [r7, #8]
 8006056:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006058:	2300      	movs	r3, #0
 800605a:	607b      	str	r3, [r7, #4]
 800605c:	4a22      	ldr	r2, [pc, #136]	; (80060e8 <SystemClock_Config+0xd0>)
 800605e:	4b22      	ldr	r3, [pc, #136]	; (80060e8 <SystemClock_Config+0xd0>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006066:	6013      	str	r3, [r2, #0]
 8006068:	4b1f      	ldr	r3, [pc, #124]	; (80060e8 <SystemClock_Config+0xd0>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006070:	607b      	str	r3, [r7, #4]
 8006072:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006074:	2301      	movs	r3, #1
 8006076:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006078:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800607c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800607e:	2302      	movs	r3, #2
 8006080:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006082:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006086:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8006088:	2304      	movs	r3, #4
 800608a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 120;
 800608c:	2378      	movs	r3, #120	; 0x78
 800608e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006090:	2302      	movs	r3, #2
 8006092:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8006094:	2305      	movs	r3, #5
 8006096:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006098:	f107 0320 	add.w	r3, r7, #32
 800609c:	4618      	mov	r0, r3
 800609e:	f7fc fb27 	bl	80026f0 <HAL_RCC_OscConfig>
 80060a2:	4603      	mov	r3, r0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d001      	beq.n	80060ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80060a8:	f000 fa4a 	bl	8006540 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80060ac:	230f      	movs	r3, #15
 80060ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80060b0:	2302      	movs	r3, #2
 80060b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80060b4:	2380      	movs	r3, #128	; 0x80
 80060b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80060b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80060be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80060c4:	f107 030c 	add.w	r3, r7, #12
 80060c8:	2101      	movs	r1, #1
 80060ca:	4618      	mov	r0, r3
 80060cc:	f7fc fd52 	bl	8002b74 <HAL_RCC_ClockConfig>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d001      	beq.n	80060da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80060d6:	f000 fa33 	bl	8006540 <Error_Handler>
  }
}
 80060da:	bf00      	nop
 80060dc:	3750      	adds	r7, #80	; 0x50
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	40023800 	.word	0x40023800
 80060e8:	40007000 	.word	0x40007000

080060ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80060f0:	4b12      	ldr	r3, [pc, #72]	; (800613c <MX_I2C1_Init+0x50>)
 80060f2:	4a13      	ldr	r2, [pc, #76]	; (8006140 <MX_I2C1_Init+0x54>)
 80060f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80060f6:	4b11      	ldr	r3, [pc, #68]	; (800613c <MX_I2C1_Init+0x50>)
 80060f8:	4a12      	ldr	r2, [pc, #72]	; (8006144 <MX_I2C1_Init+0x58>)
 80060fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80060fc:	4b0f      	ldr	r3, [pc, #60]	; (800613c <MX_I2C1_Init+0x50>)
 80060fe:	2200      	movs	r2, #0
 8006100:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006102:	4b0e      	ldr	r3, [pc, #56]	; (800613c <MX_I2C1_Init+0x50>)
 8006104:	2200      	movs	r2, #0
 8006106:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006108:	4b0c      	ldr	r3, [pc, #48]	; (800613c <MX_I2C1_Init+0x50>)
 800610a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800610e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006110:	4b0a      	ldr	r3, [pc, #40]	; (800613c <MX_I2C1_Init+0x50>)
 8006112:	2200      	movs	r2, #0
 8006114:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006116:	4b09      	ldr	r3, [pc, #36]	; (800613c <MX_I2C1_Init+0x50>)
 8006118:	2200      	movs	r2, #0
 800611a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800611c:	4b07      	ldr	r3, [pc, #28]	; (800613c <MX_I2C1_Init+0x50>)
 800611e:	2200      	movs	r2, #0
 8006120:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006122:	4b06      	ldr	r3, [pc, #24]	; (800613c <MX_I2C1_Init+0x50>)
 8006124:	2200      	movs	r2, #0
 8006126:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006128:	4804      	ldr	r0, [pc, #16]	; (800613c <MX_I2C1_Init+0x50>)
 800612a:	f7fc f9b9 	bl	80024a0 <HAL_I2C_Init>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	d001      	beq.n	8006138 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006134:	f000 fa04 	bl	8006540 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006138:	bf00      	nop
 800613a:	bd80      	pop	{r7, pc}
 800613c:	200004e8 	.word	0x200004e8
 8006140:	40005400 	.word	0x40005400
 8006144:	000186a0 	.word	0x000186a0

08006148 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800614c:	4b17      	ldr	r3, [pc, #92]	; (80061ac <MX_SPI1_Init+0x64>)
 800614e:	4a18      	ldr	r2, [pc, #96]	; (80061b0 <MX_SPI1_Init+0x68>)
 8006150:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006152:	4b16      	ldr	r3, [pc, #88]	; (80061ac <MX_SPI1_Init+0x64>)
 8006154:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006158:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800615a:	4b14      	ldr	r3, [pc, #80]	; (80061ac <MX_SPI1_Init+0x64>)
 800615c:	2200      	movs	r2, #0
 800615e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006160:	4b12      	ldr	r3, [pc, #72]	; (80061ac <MX_SPI1_Init+0x64>)
 8006162:	2200      	movs	r2, #0
 8006164:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006166:	4b11      	ldr	r3, [pc, #68]	; (80061ac <MX_SPI1_Init+0x64>)
 8006168:	2200      	movs	r2, #0
 800616a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800616c:	4b0f      	ldr	r3, [pc, #60]	; (80061ac <MX_SPI1_Init+0x64>)
 800616e:	2200      	movs	r2, #0
 8006170:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006172:	4b0e      	ldr	r3, [pc, #56]	; (80061ac <MX_SPI1_Init+0x64>)
 8006174:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006178:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800617a:	4b0c      	ldr	r3, [pc, #48]	; (80061ac <MX_SPI1_Init+0x64>)
 800617c:	2200      	movs	r2, #0
 800617e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006180:	4b0a      	ldr	r3, [pc, #40]	; (80061ac <MX_SPI1_Init+0x64>)
 8006182:	2200      	movs	r2, #0
 8006184:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006186:	4b09      	ldr	r3, [pc, #36]	; (80061ac <MX_SPI1_Init+0x64>)
 8006188:	2200      	movs	r2, #0
 800618a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800618c:	4b07      	ldr	r3, [pc, #28]	; (80061ac <MX_SPI1_Init+0x64>)
 800618e:	2200      	movs	r2, #0
 8006190:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8006192:	4b06      	ldr	r3, [pc, #24]	; (80061ac <MX_SPI1_Init+0x64>)
 8006194:	220a      	movs	r2, #10
 8006196:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006198:	4804      	ldr	r0, [pc, #16]	; (80061ac <MX_SPI1_Init+0x64>)
 800619a:	f7fc fed9 	bl	8002f50 <HAL_SPI_Init>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d001      	beq.n	80061a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80061a4:	f000 f9cc 	bl	8006540 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80061a8:	bf00      	nop
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	2000053c 	.word	0x2000053c
 80061b0:	40013000 	.word	0x40013000

080061b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80061b8:	4b11      	ldr	r3, [pc, #68]	; (8006200 <MX_USART2_UART_Init+0x4c>)
 80061ba:	4a12      	ldr	r2, [pc, #72]	; (8006204 <MX_USART2_UART_Init+0x50>)
 80061bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 300000;
 80061be:	4b10      	ldr	r3, [pc, #64]	; (8006200 <MX_USART2_UART_Init+0x4c>)
 80061c0:	4a11      	ldr	r2, [pc, #68]	; (8006208 <MX_USART2_UART_Init+0x54>)
 80061c2:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80061c4:	4b0e      	ldr	r3, [pc, #56]	; (8006200 <MX_USART2_UART_Init+0x4c>)
 80061c6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80061ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80061cc:	4b0c      	ldr	r3, [pc, #48]	; (8006200 <MX_USART2_UART_Init+0x4c>)
 80061ce:	2200      	movs	r2, #0
 80061d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_ODD;
 80061d2:	4b0b      	ldr	r3, [pc, #44]	; (8006200 <MX_USART2_UART_Init+0x4c>)
 80061d4:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80061d8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80061da:	4b09      	ldr	r3, [pc, #36]	; (8006200 <MX_USART2_UART_Init+0x4c>)
 80061dc:	220c      	movs	r2, #12
 80061de:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80061e0:	4b07      	ldr	r3, [pc, #28]	; (8006200 <MX_USART2_UART_Init+0x4c>)
 80061e2:	2200      	movs	r2, #0
 80061e4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80061e6:	4b06      	ldr	r3, [pc, #24]	; (8006200 <MX_USART2_UART_Init+0x4c>)
 80061e8:	2200      	movs	r2, #0
 80061ea:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80061ec:	4804      	ldr	r0, [pc, #16]	; (8006200 <MX_USART2_UART_Init+0x4c>)
 80061ee:	f7fc ff12 	bl	8003016 <HAL_UART_Init>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d001      	beq.n	80061fc <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 80061f8:	f000 f9a2 	bl	8006540 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80061fc:	bf00      	nop
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	20000594 	.word	0x20000594
 8006204:	40004400 	.word	0x40004400
 8006208:	000493e0 	.word	0x000493e0

0800620c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b08c      	sub	sp, #48	; 0x30
 8006210:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006212:	f107 031c 	add.w	r3, r7, #28
 8006216:	2200      	movs	r2, #0
 8006218:	601a      	str	r2, [r3, #0]
 800621a:	605a      	str	r2, [r3, #4]
 800621c:	609a      	str	r2, [r3, #8]
 800621e:	60da      	str	r2, [r3, #12]
 8006220:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006222:	2300      	movs	r3, #0
 8006224:	61bb      	str	r3, [r7, #24]
 8006226:	4aa4      	ldr	r2, [pc, #656]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 8006228:	4ba3      	ldr	r3, [pc, #652]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 800622a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800622c:	f043 0310 	orr.w	r3, r3, #16
 8006230:	6313      	str	r3, [r2, #48]	; 0x30
 8006232:	4ba1      	ldr	r3, [pc, #644]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 8006234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006236:	f003 0310 	and.w	r3, r3, #16
 800623a:	61bb      	str	r3, [r7, #24]
 800623c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800623e:	2300      	movs	r3, #0
 8006240:	617b      	str	r3, [r7, #20]
 8006242:	4a9d      	ldr	r2, [pc, #628]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 8006244:	4b9c      	ldr	r3, [pc, #624]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 8006246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006248:	f043 0304 	orr.w	r3, r3, #4
 800624c:	6313      	str	r3, [r2, #48]	; 0x30
 800624e:	4b9a      	ldr	r3, [pc, #616]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 8006250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006252:	f003 0304 	and.w	r3, r3, #4
 8006256:	617b      	str	r3, [r7, #20]
 8006258:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800625a:	2300      	movs	r3, #0
 800625c:	613b      	str	r3, [r7, #16]
 800625e:	4a96      	ldr	r2, [pc, #600]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 8006260:	4b95      	ldr	r3, [pc, #596]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 8006262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006268:	6313      	str	r3, [r2, #48]	; 0x30
 800626a:	4b93      	ldr	r3, [pc, #588]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 800626c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800626e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006272:	613b      	str	r3, [r7, #16]
 8006274:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006276:	2300      	movs	r3, #0
 8006278:	60fb      	str	r3, [r7, #12]
 800627a:	4a8f      	ldr	r2, [pc, #572]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 800627c:	4b8e      	ldr	r3, [pc, #568]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 800627e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006280:	f043 0301 	orr.w	r3, r3, #1
 8006284:	6313      	str	r3, [r2, #48]	; 0x30
 8006286:	4b8c      	ldr	r3, [pc, #560]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 8006288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	60fb      	str	r3, [r7, #12]
 8006290:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006292:	2300      	movs	r3, #0
 8006294:	60bb      	str	r3, [r7, #8]
 8006296:	4a88      	ldr	r2, [pc, #544]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 8006298:	4b87      	ldr	r3, [pc, #540]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 800629a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800629c:	f043 0302 	orr.w	r3, r3, #2
 80062a0:	6313      	str	r3, [r2, #48]	; 0x30
 80062a2:	4b85      	ldr	r3, [pc, #532]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 80062a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a6:	f003 0302 	and.w	r3, r3, #2
 80062aa:	60bb      	str	r3, [r7, #8]
 80062ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80062ae:	2300      	movs	r3, #0
 80062b0:	607b      	str	r3, [r7, #4]
 80062b2:	4a81      	ldr	r2, [pc, #516]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 80062b4:	4b80      	ldr	r3, [pc, #512]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 80062b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062b8:	f043 0308 	orr.w	r3, r3, #8
 80062bc:	6313      	str	r3, [r2, #48]	; 0x30
 80062be:	4b7e      	ldr	r3, [pc, #504]	; (80064b8 <MX_GPIO_Init+0x2ac>)
 80062c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c2:	f003 0308 	and.w	r3, r3, #8
 80062c6:	607b      	str	r3, [r7, #4]
 80062c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80062ca:	2200      	movs	r2, #0
 80062cc:	2108      	movs	r1, #8
 80062ce:	487b      	ldr	r0, [pc, #492]	; (80064bc <MX_GPIO_Init+0x2b0>)
 80062d0:	f7fa fc40 	bl	8000b54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80062d4:	2201      	movs	r2, #1
 80062d6:	2101      	movs	r1, #1
 80062d8:	4879      	ldr	r0, [pc, #484]	; (80064c0 <MX_GPIO_Init+0x2b4>)
 80062da:	f7fa fc3b 	bl	8000b54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80062de:	2201      	movs	r2, #1
 80062e0:	2102      	movs	r1, #2
 80062e2:	4878      	ldr	r0, [pc, #480]	; (80064c4 <MX_GPIO_Init+0x2b8>)
 80062e4:	f7fa fc36 	bl	8000b54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SW_I2C_SCL_Pin|SW_I2C_SDA_Pin, GPIO_PIN_SET);
 80062e8:	2201      	movs	r2, #1
 80062ea:	f44f 7140 	mov.w	r1, #768	; 0x300
 80062ee:	4876      	ldr	r0, [pc, #472]	; (80064c8 <MX_GPIO_Init+0x2bc>)
 80062f0:	f7fa fc30 	bl	8000b54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80062f4:	2200      	movs	r2, #0
 80062f6:	f24f 0110 	movw	r1, #61456	; 0xf010
 80062fa:	4873      	ldr	r0, [pc, #460]	; (80064c8 <MX_GPIO_Init+0x2bc>)
 80062fc:	f7fa fc2a 	bl	8000b54 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8006300:	2308      	movs	r3, #8
 8006302:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006304:	2301      	movs	r3, #1
 8006306:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006308:	2300      	movs	r3, #0
 800630a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800630c:	2300      	movs	r3, #0
 800630e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8006310:	f107 031c 	add.w	r3, r7, #28
 8006314:	4619      	mov	r1, r3
 8006316:	4869      	ldr	r0, [pc, #420]	; (80064bc <MX_GPIO_Init+0x2b0>)
 8006318:	f7fa fa82 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800631c:	2301      	movs	r3, #1
 800631e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006320:	2301      	movs	r3, #1
 8006322:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006324:	2300      	movs	r3, #0
 8006326:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006328:	2300      	movs	r3, #0
 800632a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800632c:	f107 031c 	add.w	r3, r7, #28
 8006330:	4619      	mov	r1, r3
 8006332:	4863      	ldr	r0, [pc, #396]	; (80064c0 <MX_GPIO_Init+0x2b4>)
 8006334:	f7fa fa74 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8006338:	2308      	movs	r3, #8
 800633a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800633c:	2302      	movs	r3, #2
 800633e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006340:	2300      	movs	r3, #0
 8006342:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006344:	2300      	movs	r3, #0
 8006346:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006348:	2305      	movs	r3, #5
 800634a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800634c:	f107 031c 	add.w	r3, r7, #28
 8006350:	4619      	mov	r1, r3
 8006352:	485b      	ldr	r0, [pc, #364]	; (80064c0 <MX_GPIO_Init+0x2b4>)
 8006354:	f7fa fa64 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8006358:	2301      	movs	r3, #1
 800635a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800635c:	4b5b      	ldr	r3, [pc, #364]	; (80064cc <MX_GPIO_Init+0x2c0>)
 800635e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006360:	2300      	movs	r3, #0
 8006362:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8006364:	f107 031c 	add.w	r3, r7, #28
 8006368:	4619      	mov	r1, r3
 800636a:	4856      	ldr	r0, [pc, #344]	; (80064c4 <MX_GPIO_Init+0x2b8>)
 800636c:	f7fa fa58 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006370:	2302      	movs	r3, #2
 8006372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8006374:	2311      	movs	r3, #17
 8006376:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006378:	2300      	movs	r3, #0
 800637a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800637c:	2303      	movs	r3, #3
 800637e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006380:	f107 031c 	add.w	r3, r7, #28
 8006384:	4619      	mov	r1, r3
 8006386:	484f      	ldr	r0, [pc, #316]	; (80064c4 <MX_GPIO_Init+0x2b8>)
 8006388:	f7fa fa4a 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800638c:	2310      	movs	r3, #16
 800638e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006390:	2302      	movs	r3, #2
 8006392:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006394:	2300      	movs	r3, #0
 8006396:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006398:	2300      	movs	r3, #0
 800639a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800639c:	2306      	movs	r3, #6
 800639e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80063a0:	f107 031c 	add.w	r3, r7, #28
 80063a4:	4619      	mov	r1, r3
 80063a6:	4847      	ldr	r0, [pc, #284]	; (80064c4 <MX_GPIO_Init+0x2b8>)
 80063a8:	f7fa fa3a 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80063ac:	2304      	movs	r3, #4
 80063ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80063b0:	2300      	movs	r3, #0
 80063b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063b4:	2300      	movs	r3, #0
 80063b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80063b8:	f107 031c 	add.w	r3, r7, #28
 80063bc:	4619      	mov	r1, r3
 80063be:	4844      	ldr	r0, [pc, #272]	; (80064d0 <MX_GPIO_Init+0x2c4>)
 80063c0:	f7fa fa2e 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80063c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063ca:	2302      	movs	r3, #2
 80063cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063ce:	2300      	movs	r3, #0
 80063d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80063d2:	2300      	movs	r3, #0
 80063d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80063d6:	2305      	movs	r3, #5
 80063d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80063da:	f107 031c 	add.w	r3, r7, #28
 80063de:	4619      	mov	r1, r3
 80063e0:	483b      	ldr	r0, [pc, #236]	; (80064d0 <MX_GPIO_Init+0x2c4>)
 80063e2:	f7fa fa1d 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_I2C_SCL_Pin SW_I2C_SDA_Pin */
  GPIO_InitStruct.Pin = SW_I2C_SCL_Pin|SW_I2C_SDA_Pin;
 80063e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80063ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80063ec:	2311      	movs	r3, #17
 80063ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063f0:	2300      	movs	r3, #0
 80063f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80063f4:	2303      	movs	r3, #3
 80063f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80063f8:	f107 031c 	add.w	r3, r7, #28
 80063fc:	4619      	mov	r1, r3
 80063fe:	4832      	ldr	r0, [pc, #200]	; (80064c8 <MX_GPIO_Init+0x2bc>)
 8006400:	f7fa fa0e 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_I2C_SCL_INT_Pin SW_I2C_SDA_INT_Pin */
  GPIO_InitStruct.Pin = SW_I2C_SCL_INT_Pin|SW_I2C_SDA_INT_Pin;
 8006404:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006408:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800640a:	4b30      	ldr	r3, [pc, #192]	; (80064cc <MX_GPIO_Init+0x2c0>)
 800640c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800640e:	2301      	movs	r3, #1
 8006410:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006412:	f107 031c 	add.w	r3, r7, #28
 8006416:	4619      	mov	r1, r3
 8006418:	482b      	ldr	r0, [pc, #172]	; (80064c8 <MX_GPIO_Init+0x2bc>)
 800641a:	f7fa fa01 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800641e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8006422:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006424:	2301      	movs	r3, #1
 8006426:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006428:	2300      	movs	r3, #0
 800642a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800642c:	2300      	movs	r3, #0
 800642e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006430:	f107 031c 	add.w	r3, r7, #28
 8006434:	4619      	mov	r1, r3
 8006436:	4824      	ldr	r0, [pc, #144]	; (80064c8 <MX_GPIO_Init+0x2bc>)
 8006438:	f7fa f9f2 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800643c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8006440:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006442:	2302      	movs	r3, #2
 8006444:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006446:	2300      	movs	r3, #0
 8006448:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800644a:	2300      	movs	r3, #0
 800644c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800644e:	2306      	movs	r3, #6
 8006450:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006452:	f107 031c 	add.w	r3, r7, #28
 8006456:	4619      	mov	r1, r3
 8006458:	4819      	ldr	r0, [pc, #100]	; (80064c0 <MX_GPIO_Init+0x2b4>)
 800645a:	f7fa f9e1 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800645e:	2320      	movs	r3, #32
 8006460:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006462:	2300      	movs	r3, #0
 8006464:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006466:	2300      	movs	r3, #0
 8006468:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800646a:	f107 031c 	add.w	r3, r7, #28
 800646e:	4619      	mov	r1, r3
 8006470:	4815      	ldr	r0, [pc, #84]	; (80064c8 <MX_GPIO_Init+0x2bc>)
 8006472:	f7fa f9d5 	bl	8000820 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8006476:	2302      	movs	r3, #2
 8006478:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800647a:	4b16      	ldr	r3, [pc, #88]	; (80064d4 <MX_GPIO_Init+0x2c8>)
 800647c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800647e:	2300      	movs	r3, #0
 8006480:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8006482:	f107 031c 	add.w	r3, r7, #28
 8006486:	4619      	mov	r1, r3
 8006488:	480c      	ldr	r0, [pc, #48]	; (80064bc <MX_GPIO_Init+0x2b0>)
 800648a:	f7fa f9c9 	bl	8000820 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800648e:	2200      	movs	r2, #0
 8006490:	2100      	movs	r1, #0
 8006492:	2006      	movs	r0, #6
 8006494:	f7fa f98d 	bl	80007b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8006498:	2006      	movs	r0, #6
 800649a:	f7fa f9a6 	bl	80007ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800649e:	2200      	movs	r2, #0
 80064a0:	2100      	movs	r1, #0
 80064a2:	2028      	movs	r0, #40	; 0x28
 80064a4:	f7fa f985 	bl	80007b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80064a8:	2028      	movs	r0, #40	; 0x28
 80064aa:	f7fa f99e 	bl	80007ea <HAL_NVIC_EnableIRQ>

}
 80064ae:	bf00      	nop
 80064b0:	3730      	adds	r7, #48	; 0x30
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	40023800 	.word	0x40023800
 80064bc:	40021000 	.word	0x40021000
 80064c0:	40020800 	.word	0x40020800
 80064c4:	40020000 	.word	0x40020000
 80064c8:	40020c00 	.word	0x40020c00
 80064cc:	10310000 	.word	0x10310000
 80064d0:	40020400 	.word	0x40020400
 80064d4:	10120000 	.word	0x10120000

080064d8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	4603      	mov	r3, r0
 80064e0:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 80064e2:	88fb      	ldrh	r3, [r7, #6]
 80064e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064e8:	d012      	beq.n	8006510 <HAL_GPIO_EXTI_Callback+0x38>
 80064ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064ee:	d000      	beq.n	80064f2 <HAL_GPIO_EXTI_Callback+0x1a>
		i2cState.sclState = GPIOD->IDR >> 10;
		I2C_SCL_SetState();
		break;

		default:
			break;
 80064f0:	e01d      	b.n	800652e <HAL_GPIO_EXTI_Callback+0x56>
		i2cState.sdaState = GPIOD->IDR >> 11;
 80064f2:	4b11      	ldr	r3, [pc, #68]	; (8006538 <HAL_GPIO_EXTI_Callback+0x60>)
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	0adb      	lsrs	r3, r3, #11
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	f003 0301 	and.w	r3, r3, #1
 80064fe:	b2d9      	uxtb	r1, r3
 8006500:	4a0e      	ldr	r2, [pc, #56]	; (800653c <HAL_GPIO_EXTI_Callback+0x64>)
 8006502:	7813      	ldrb	r3, [r2, #0]
 8006504:	f361 0300 	bfi	r3, r1, #0, #1
 8006508:	7013      	strb	r3, [r2, #0]
		I2C_SDA_SetState();
 800650a:	f000 fccf 	bl	8006eac <I2C_SDA_SetState>
		break;
 800650e:	e00e      	b.n	800652e <HAL_GPIO_EXTI_Callback+0x56>
		i2cState.sclState = GPIOD->IDR >> 10;
 8006510:	4b09      	ldr	r3, [pc, #36]	; (8006538 <HAL_GPIO_EXTI_Callback+0x60>)
 8006512:	691b      	ldr	r3, [r3, #16]
 8006514:	0a9b      	lsrs	r3, r3, #10
 8006516:	b2db      	uxtb	r3, r3
 8006518:	f003 0301 	and.w	r3, r3, #1
 800651c:	b2d9      	uxtb	r1, r3
 800651e:	4a07      	ldr	r2, [pc, #28]	; (800653c <HAL_GPIO_EXTI_Callback+0x64>)
 8006520:	7813      	ldrb	r3, [r2, #0]
 8006522:	f361 0341 	bfi	r3, r1, #1, #1
 8006526:	7013      	strb	r3, [r2, #0]
		I2C_SCL_SetState();
 8006528:	f000 fd06 	bl	8006f38 <I2C_SCL_SetState>
		break;
 800652c:	bf00      	nop
	}
}
 800652e:	bf00      	nop
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	40020c00 	.word	0x40020c00
 800653c:	20000c68 	.word	0x20000c68

08006540 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006540:	b480      	push	{r7}
 8006542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006544:	bf00      	nop
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
	...

08006550 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b082      	sub	sp, #8
 8006554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006556:	2300      	movs	r3, #0
 8006558:	607b      	str	r3, [r7, #4]
 800655a:	4a10      	ldr	r2, [pc, #64]	; (800659c <HAL_MspInit+0x4c>)
 800655c:	4b0f      	ldr	r3, [pc, #60]	; (800659c <HAL_MspInit+0x4c>)
 800655e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006560:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006564:	6453      	str	r3, [r2, #68]	; 0x44
 8006566:	4b0d      	ldr	r3, [pc, #52]	; (800659c <HAL_MspInit+0x4c>)
 8006568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800656a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800656e:	607b      	str	r3, [r7, #4]
 8006570:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006572:	2300      	movs	r3, #0
 8006574:	603b      	str	r3, [r7, #0]
 8006576:	4a09      	ldr	r2, [pc, #36]	; (800659c <HAL_MspInit+0x4c>)
 8006578:	4b08      	ldr	r3, [pc, #32]	; (800659c <HAL_MspInit+0x4c>)
 800657a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800657c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006580:	6413      	str	r3, [r2, #64]	; 0x40
 8006582:	4b06      	ldr	r3, [pc, #24]	; (800659c <HAL_MspInit+0x4c>)
 8006584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800658a:	603b      	str	r3, [r7, #0]
 800658c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800658e:	2007      	movs	r0, #7
 8006590:	f7fa f904 	bl	800079c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006594:	bf00      	nop
 8006596:	3708      	adds	r7, #8
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}
 800659c:	40023800 	.word	0x40023800

080065a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b08a      	sub	sp, #40	; 0x28
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065a8:	f107 0314 	add.w	r3, r7, #20
 80065ac:	2200      	movs	r2, #0
 80065ae:	601a      	str	r2, [r3, #0]
 80065b0:	605a      	str	r2, [r3, #4]
 80065b2:	609a      	str	r2, [r3, #8]
 80065b4:	60da      	str	r2, [r3, #12]
 80065b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a19      	ldr	r2, [pc, #100]	; (8006624 <HAL_I2C_MspInit+0x84>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d12c      	bne.n	800661c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065c2:	2300      	movs	r3, #0
 80065c4:	613b      	str	r3, [r7, #16]
 80065c6:	4a18      	ldr	r2, [pc, #96]	; (8006628 <HAL_I2C_MspInit+0x88>)
 80065c8:	4b17      	ldr	r3, [pc, #92]	; (8006628 <HAL_I2C_MspInit+0x88>)
 80065ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065cc:	f043 0302 	orr.w	r3, r3, #2
 80065d0:	6313      	str	r3, [r2, #48]	; 0x30
 80065d2:	4b15      	ldr	r3, [pc, #84]	; (8006628 <HAL_I2C_MspInit+0x88>)
 80065d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	613b      	str	r3, [r7, #16]
 80065dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80065de:	f44f 7310 	mov.w	r3, #576	; 0x240
 80065e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80065e4:	2312      	movs	r3, #18
 80065e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80065e8:	2301      	movs	r3, #1
 80065ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065ec:	2300      	movs	r3, #0
 80065ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80065f0:	2304      	movs	r3, #4
 80065f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065f4:	f107 0314 	add.w	r3, r7, #20
 80065f8:	4619      	mov	r1, r3
 80065fa:	480c      	ldr	r0, [pc, #48]	; (800662c <HAL_I2C_MspInit+0x8c>)
 80065fc:	f7fa f910 	bl	8000820 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006600:	2300      	movs	r3, #0
 8006602:	60fb      	str	r3, [r7, #12]
 8006604:	4a08      	ldr	r2, [pc, #32]	; (8006628 <HAL_I2C_MspInit+0x88>)
 8006606:	4b08      	ldr	r3, [pc, #32]	; (8006628 <HAL_I2C_MspInit+0x88>)
 8006608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800660e:	6413      	str	r3, [r2, #64]	; 0x40
 8006610:	4b05      	ldr	r3, [pc, #20]	; (8006628 <HAL_I2C_MspInit+0x88>)
 8006612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006614:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006618:	60fb      	str	r3, [r7, #12]
 800661a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800661c:	bf00      	nop
 800661e:	3728      	adds	r7, #40	; 0x28
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	40005400 	.word	0x40005400
 8006628:	40023800 	.word	0x40023800
 800662c:	40020400 	.word	0x40020400

08006630 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b08a      	sub	sp, #40	; 0x28
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006638:	f107 0314 	add.w	r3, r7, #20
 800663c:	2200      	movs	r2, #0
 800663e:	601a      	str	r2, [r3, #0]
 8006640:	605a      	str	r2, [r3, #4]
 8006642:	609a      	str	r2, [r3, #8]
 8006644:	60da      	str	r2, [r3, #12]
 8006646:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a19      	ldr	r2, [pc, #100]	; (80066b4 <HAL_SPI_MspInit+0x84>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d12b      	bne.n	80066aa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006652:	2300      	movs	r3, #0
 8006654:	613b      	str	r3, [r7, #16]
 8006656:	4a18      	ldr	r2, [pc, #96]	; (80066b8 <HAL_SPI_MspInit+0x88>)
 8006658:	4b17      	ldr	r3, [pc, #92]	; (80066b8 <HAL_SPI_MspInit+0x88>)
 800665a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800665c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006660:	6453      	str	r3, [r2, #68]	; 0x44
 8006662:	4b15      	ldr	r3, [pc, #84]	; (80066b8 <HAL_SPI_MspInit+0x88>)
 8006664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006666:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800666a:	613b      	str	r3, [r7, #16]
 800666c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800666e:	2300      	movs	r3, #0
 8006670:	60fb      	str	r3, [r7, #12]
 8006672:	4a11      	ldr	r2, [pc, #68]	; (80066b8 <HAL_SPI_MspInit+0x88>)
 8006674:	4b10      	ldr	r3, [pc, #64]	; (80066b8 <HAL_SPI_MspInit+0x88>)
 8006676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006678:	f043 0301 	orr.w	r3, r3, #1
 800667c:	6313      	str	r3, [r2, #48]	; 0x30
 800667e:	4b0e      	ldr	r3, [pc, #56]	; (80066b8 <HAL_SPI_MspInit+0x88>)
 8006680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006682:	f003 0301 	and.w	r3, r3, #1
 8006686:	60fb      	str	r3, [r7, #12]
 8006688:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800668a:	23e0      	movs	r3, #224	; 0xe0
 800668c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800668e:	2302      	movs	r3, #2
 8006690:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006692:	2300      	movs	r3, #0
 8006694:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006696:	2300      	movs	r3, #0
 8006698:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800669a:	2305      	movs	r3, #5
 800669c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800669e:	f107 0314 	add.w	r3, r7, #20
 80066a2:	4619      	mov	r1, r3
 80066a4:	4805      	ldr	r0, [pc, #20]	; (80066bc <HAL_SPI_MspInit+0x8c>)
 80066a6:	f7fa f8bb 	bl	8000820 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80066aa:	bf00      	nop
 80066ac:	3728      	adds	r7, #40	; 0x28
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	40013000 	.word	0x40013000
 80066b8:	40023800 	.word	0x40023800
 80066bc:	40020000 	.word	0x40020000

080066c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b08a      	sub	sp, #40	; 0x28
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066c8:	f107 0314 	add.w	r3, r7, #20
 80066cc:	2200      	movs	r2, #0
 80066ce:	601a      	str	r2, [r3, #0]
 80066d0:	605a      	str	r2, [r3, #4]
 80066d2:	609a      	str	r2, [r3, #8]
 80066d4:	60da      	str	r2, [r3, #12]
 80066d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a19      	ldr	r2, [pc, #100]	; (8006744 <HAL_UART_MspInit+0x84>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d12b      	bne.n	800673a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80066e2:	2300      	movs	r3, #0
 80066e4:	613b      	str	r3, [r7, #16]
 80066e6:	4a18      	ldr	r2, [pc, #96]	; (8006748 <HAL_UART_MspInit+0x88>)
 80066e8:	4b17      	ldr	r3, [pc, #92]	; (8006748 <HAL_UART_MspInit+0x88>)
 80066ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80066f0:	6413      	str	r3, [r2, #64]	; 0x40
 80066f2:	4b15      	ldr	r3, [pc, #84]	; (8006748 <HAL_UART_MspInit+0x88>)
 80066f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066fa:	613b      	str	r3, [r7, #16]
 80066fc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80066fe:	2300      	movs	r3, #0
 8006700:	60fb      	str	r3, [r7, #12]
 8006702:	4a11      	ldr	r2, [pc, #68]	; (8006748 <HAL_UART_MspInit+0x88>)
 8006704:	4b10      	ldr	r3, [pc, #64]	; (8006748 <HAL_UART_MspInit+0x88>)
 8006706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006708:	f043 0301 	orr.w	r3, r3, #1
 800670c:	6313      	str	r3, [r2, #48]	; 0x30
 800670e:	4b0e      	ldr	r3, [pc, #56]	; (8006748 <HAL_UART_MspInit+0x88>)
 8006710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	60fb      	str	r3, [r7, #12]
 8006718:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800671a:	230c      	movs	r3, #12
 800671c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800671e:	2302      	movs	r3, #2
 8006720:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006722:	2301      	movs	r3, #1
 8006724:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006726:	2303      	movs	r3, #3
 8006728:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800672a:	2307      	movs	r3, #7
 800672c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800672e:	f107 0314 	add.w	r3, r7, #20
 8006732:	4619      	mov	r1, r3
 8006734:	4805      	ldr	r0, [pc, #20]	; (800674c <HAL_UART_MspInit+0x8c>)
 8006736:	f7fa f873 	bl	8000820 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800673a:	bf00      	nop
 800673c:	3728      	adds	r7, #40	; 0x28
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	40004400 	.word	0x40004400
 8006748:	40023800 	.word	0x40023800
 800674c:	40020000 	.word	0x40020000

08006750 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006750:	b480      	push	{r7}
 8006752:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006754:	bf00      	nop
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr

0800675e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800675e:	b480      	push	{r7}
 8006760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006762:	e7fe      	b.n	8006762 <HardFault_Handler+0x4>

08006764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006764:	b480      	push	{r7}
 8006766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006768:	e7fe      	b.n	8006768 <MemManage_Handler+0x4>

0800676a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800676a:	b480      	push	{r7}
 800676c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800676e:	e7fe      	b.n	800676e <BusFault_Handler+0x4>

08006770 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006770:	b480      	push	{r7}
 8006772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006774:	e7fe      	b.n	8006774 <UsageFault_Handler+0x4>

08006776 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006776:	b480      	push	{r7}
 8006778:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800677a:	bf00      	nop
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006784:	b480      	push	{r7}
 8006786:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006788:	bf00      	nop
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr

08006792 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006792:	b480      	push	{r7}
 8006794:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006796:	bf00      	nop
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80067a4:	f7f9 feea 	bl	800057c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80067a8:	bf00      	nop
 80067aa:	bd80      	pop	{r7, pc}

080067ac <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	af00      	add	r7, sp, #0
//		//Suspend_Test();
//		//HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
//	}

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80067b0:	2001      	movs	r0, #1
 80067b2:	f7fa f9e9 	bl	8000b88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80067b6:	bf00      	nop
 80067b8:	bd80      	pop	{r7, pc}

080067ba <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	af00      	add	r7, sp, #0
//	{
//		I2C_GPIO_Callback(GPIO_PIN_11);
//	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80067be:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80067c2:	f7fa f9e1 	bl	8000b88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80067c6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80067ca:	f7fa f9dd 	bl	8000b88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
	//__enable_irq();
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80067ce:	bf00      	nop
 80067d0:	bd80      	pop	{r7, pc}
	...

080067d4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80067d8:	4802      	ldr	r0, [pc, #8]	; (80067e4 <OTG_FS_IRQHandler+0x10>)
 80067da:	f7fa fc67 	bl	80010ac <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80067de:	bf00      	nop
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	200009a0 	.word	0x200009a0

080067e8 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80067f0:	4b11      	ldr	r3, [pc, #68]	; (8006838 <_sbrk+0x50>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d102      	bne.n	80067fe <_sbrk+0x16>
		heap_end = &end;
 80067f8:	4b0f      	ldr	r3, [pc, #60]	; (8006838 <_sbrk+0x50>)
 80067fa:	4a10      	ldr	r2, [pc, #64]	; (800683c <_sbrk+0x54>)
 80067fc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80067fe:	4b0e      	ldr	r3, [pc, #56]	; (8006838 <_sbrk+0x50>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006804:	4b0c      	ldr	r3, [pc, #48]	; (8006838 <_sbrk+0x50>)
 8006806:	681a      	ldr	r2, [r3, #0]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4413      	add	r3, r2
 800680c:	466a      	mov	r2, sp
 800680e:	4293      	cmp	r3, r2
 8006810:	d907      	bls.n	8006822 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8006812:	f000 fd73 	bl	80072fc <__errno>
 8006816:	4602      	mov	r2, r0
 8006818:	230c      	movs	r3, #12
 800681a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800681c:	f04f 33ff 	mov.w	r3, #4294967295
 8006820:	e006      	b.n	8006830 <_sbrk+0x48>
	}

	heap_end += incr;
 8006822:	4b05      	ldr	r3, [pc, #20]	; (8006838 <_sbrk+0x50>)
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4413      	add	r3, r2
 800682a:	4a03      	ldr	r2, [pc, #12]	; (8006838 <_sbrk+0x50>)
 800682c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800682e:	68fb      	ldr	r3, [r7, #12]
}
 8006830:	4618      	mov	r0, r3
 8006832:	3710      	adds	r7, #16
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}
 8006838:	200000c4 	.word	0x200000c4
 800683c:	20000c70 	.word	0x20000c70

08006840 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006840:	b480      	push	{r7}
 8006842:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006844:	4a16      	ldr	r2, [pc, #88]	; (80068a0 <SystemInit+0x60>)
 8006846:	4b16      	ldr	r3, [pc, #88]	; (80068a0 <SystemInit+0x60>)
 8006848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800684c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006850:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006854:	4a13      	ldr	r2, [pc, #76]	; (80068a4 <SystemInit+0x64>)
 8006856:	4b13      	ldr	r3, [pc, #76]	; (80068a4 <SystemInit+0x64>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f043 0301 	orr.w	r3, r3, #1
 800685e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006860:	4b10      	ldr	r3, [pc, #64]	; (80068a4 <SystemInit+0x64>)
 8006862:	2200      	movs	r2, #0
 8006864:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006866:	4a0f      	ldr	r2, [pc, #60]	; (80068a4 <SystemInit+0x64>)
 8006868:	4b0e      	ldr	r3, [pc, #56]	; (80068a4 <SystemInit+0x64>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006870:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006874:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006876:	4b0b      	ldr	r3, [pc, #44]	; (80068a4 <SystemInit+0x64>)
 8006878:	4a0b      	ldr	r2, [pc, #44]	; (80068a8 <SystemInit+0x68>)
 800687a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800687c:	4a09      	ldr	r2, [pc, #36]	; (80068a4 <SystemInit+0x64>)
 800687e:	4b09      	ldr	r3, [pc, #36]	; (80068a4 <SystemInit+0x64>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006886:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006888:	4b06      	ldr	r3, [pc, #24]	; (80068a4 <SystemInit+0x64>)
 800688a:	2200      	movs	r2, #0
 800688c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800688e:	4b04      	ldr	r3, [pc, #16]	; (80068a0 <SystemInit+0x60>)
 8006890:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006894:	609a      	str	r2, [r3, #8]
#endif
}
 8006896:	bf00      	nop
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr
 80068a0:	e000ed00 	.word	0xe000ed00
 80068a4:	40023800 	.word	0x40023800
 80068a8:	24003010 	.word	0x24003010

080068ac <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80068b0:	2201      	movs	r2, #1
 80068b2:	490e      	ldr	r1, [pc, #56]	; (80068ec <MX_USB_HOST_Init+0x40>)
 80068b4:	480e      	ldr	r0, [pc, #56]	; (80068f0 <MX_USB_HOST_Init+0x44>)
 80068b6:	f7fe f8fb 	bl	8004ab0 <USBH_Init>
 80068ba:	4603      	mov	r3, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d001      	beq.n	80068c4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80068c0:	f7ff fe3e 	bl	8006540 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80068c4:	490b      	ldr	r1, [pc, #44]	; (80068f4 <MX_USB_HOST_Init+0x48>)
 80068c6:	480a      	ldr	r0, [pc, #40]	; (80068f0 <MX_USB_HOST_Init+0x44>)
 80068c8:	f7fe f965 	bl	8004b96 <USBH_RegisterClass>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d001      	beq.n	80068d6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80068d2:	f7ff fe35 	bl	8006540 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80068d6:	4806      	ldr	r0, [pc, #24]	; (80068f0 <MX_USB_HOST_Init+0x44>)
 80068d8:	f7fe f9ea 	bl	8004cb0 <USBH_Start>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d001      	beq.n	80068e6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80068e2:	f7ff fe2d 	bl	8006540 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80068e6:	bf00      	nop
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop
 80068ec:	0800690d 	.word	0x0800690d
 80068f0:	200005d4 	.word	0x200005d4
 80068f4:	20000008 	.word	0x20000008

080068f8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80068fc:	4802      	ldr	r0, [pc, #8]	; (8006908 <MX_USB_HOST_Process+0x10>)
 80068fe:	f7fe f9e7 	bl	8004cd0 <USBH_Process>
}
 8006902:	bf00      	nop
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	200005d4 	.word	0x200005d4

0800690c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	460b      	mov	r3, r1
 8006916:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8006918:	78fb      	ldrb	r3, [r7, #3]
 800691a:	3b01      	subs	r3, #1
 800691c:	2b04      	cmp	r3, #4
 800691e:	d819      	bhi.n	8006954 <USBH_UserProcess+0x48>
 8006920:	a201      	add	r2, pc, #4	; (adr r2, 8006928 <USBH_UserProcess+0x1c>)
 8006922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006926:	bf00      	nop
 8006928:	08006955 	.word	0x08006955
 800692c:	08006945 	.word	0x08006945
 8006930:	08006955 	.word	0x08006955
 8006934:	0800694d 	.word	0x0800694d
 8006938:	0800693d 	.word	0x0800693d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800693c:	4b09      	ldr	r3, [pc, #36]	; (8006964 <USBH_UserProcess+0x58>)
 800693e:	2203      	movs	r2, #3
 8006940:	701a      	strb	r2, [r3, #0]
  break;
 8006942:	e008      	b.n	8006956 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8006944:	4b07      	ldr	r3, [pc, #28]	; (8006964 <USBH_UserProcess+0x58>)
 8006946:	2202      	movs	r2, #2
 8006948:	701a      	strb	r2, [r3, #0]
  break;
 800694a:	e004      	b.n	8006956 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800694c:	4b05      	ldr	r3, [pc, #20]	; (8006964 <USBH_UserProcess+0x58>)
 800694e:	2201      	movs	r2, #1
 8006950:	701a      	strb	r2, [r3, #0]
  break;
 8006952:	e000      	b.n	8006956 <USBH_UserProcess+0x4a>

  default:
  break;
 8006954:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8006956:	bf00      	nop
 8006958:	370c      	adds	r7, #12
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	200000c8 	.word	0x200000c8

08006968 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b08a      	sub	sp, #40	; 0x28
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcdHandle->Instance==USB_OTG_FS)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006978:	d147      	bne.n	8006a0a <HAL_HCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800697a:	2300      	movs	r3, #0
 800697c:	613b      	str	r3, [r7, #16]
 800697e:	4a25      	ldr	r2, [pc, #148]	; (8006a14 <HAL_HCD_MspInit+0xac>)
 8006980:	4b24      	ldr	r3, [pc, #144]	; (8006a14 <HAL_HCD_MspInit+0xac>)
 8006982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006984:	f043 0301 	orr.w	r3, r3, #1
 8006988:	6313      	str	r3, [r2, #48]	; 0x30
 800698a:	4b22      	ldr	r3, [pc, #136]	; (8006a14 <HAL_HCD_MspInit+0xac>)
 800698c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	613b      	str	r3, [r7, #16]
 8006994:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8006996:	f44f 7300 	mov.w	r3, #512	; 0x200
 800699a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800699c:	2300      	movs	r3, #0
 800699e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069a0:	2300      	movs	r3, #0
 80069a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80069a4:	f107 0314 	add.w	r3, r7, #20
 80069a8:	4619      	mov	r1, r3
 80069aa:	481b      	ldr	r0, [pc, #108]	; (8006a18 <HAL_HCD_MspInit+0xb0>)
 80069ac:	f7f9 ff38 	bl	8000820 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80069b0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80069b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069b6:	2302      	movs	r3, #2
 80069b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069ba:	2300      	movs	r3, #0
 80069bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069be:	2300      	movs	r3, #0
 80069c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80069c2:	230a      	movs	r3, #10
 80069c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069c6:	f107 0314 	add.w	r3, r7, #20
 80069ca:	4619      	mov	r1, r3
 80069cc:	4812      	ldr	r0, [pc, #72]	; (8006a18 <HAL_HCD_MspInit+0xb0>)
 80069ce:	f7f9 ff27 	bl	8000820 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80069d2:	4a10      	ldr	r2, [pc, #64]	; (8006a14 <HAL_HCD_MspInit+0xac>)
 80069d4:	4b0f      	ldr	r3, [pc, #60]	; (8006a14 <HAL_HCD_MspInit+0xac>)
 80069d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069dc:	6353      	str	r3, [r2, #52]	; 0x34
 80069de:	2300      	movs	r3, #0
 80069e0:	60fb      	str	r3, [r7, #12]
 80069e2:	4a0c      	ldr	r2, [pc, #48]	; (8006a14 <HAL_HCD_MspInit+0xac>)
 80069e4:	4b0b      	ldr	r3, [pc, #44]	; (8006a14 <HAL_HCD_MspInit+0xac>)
 80069e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80069ec:	6453      	str	r3, [r2, #68]	; 0x44
 80069ee:	4b09      	ldr	r3, [pc, #36]	; (8006a14 <HAL_HCD_MspInit+0xac>)
 80069f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069f6:	60fb      	str	r3, [r7, #12]
 80069f8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80069fa:	2200      	movs	r2, #0
 80069fc:	2100      	movs	r1, #0
 80069fe:	2043      	movs	r0, #67	; 0x43
 8006a00:	f7f9 fed7 	bl	80007b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006a04:	2043      	movs	r0, #67	; 0x43
 8006a06:	f7f9 fef0 	bl	80007ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8006a0a:	bf00      	nop
 8006a0c:	3728      	adds	r7, #40	; 0x28
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	40023800 	.word	0x40023800
 8006a18:	40020000 	.word	0x40020000

08006a1c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b082      	sub	sp, #8
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7fe fc01 	bl	8005232 <USBH_LL_IncTimer>
}
 8006a30:	bf00      	nop
 8006a32:	3708      	adds	r7, #8
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006a46:	4618      	mov	r0, r3
 8006a48:	f7fe fc46 	bl	80052d8 <USBH_LL_Connect>
}
 8006a4c:	bf00      	nop
 8006a4e:	3708      	adds	r7, #8
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7fe fc5e 	bl	8005324 <USBH_LL_Disconnect>
}
 8006a68:	bf00      	nop
 8006a6a:	3708      	adds	r7, #8
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	460b      	mov	r3, r1
 8006a7a:	70fb      	strb	r3, [r7, #3]
 8006a7c:	4613      	mov	r3, r2
 8006a7e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8006a80:	bf00      	nop
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f7fe fbf3 	bl	8005286 <USBH_LL_PortEnabled>
} 
 8006aa0:	bf00      	nop
 8006aa2:	3708      	adds	r7, #8
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}

08006aa8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f7fe fbf3 	bl	80052a2 <USBH_LL_PortDisabled>
} 
 8006abc:	bf00      	nop
 8006abe:	3708      	adds	r7, #8
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b082      	sub	sp, #8
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d12a      	bne.n	8006b2c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8006ad6:	4a18      	ldr	r2, [pc, #96]	; (8006b38 <USBH_LL_Init+0x74>)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a15      	ldr	r2, [pc, #84]	; (8006b38 <USBH_LL_Init+0x74>)
 8006ae2:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006ae6:	4b14      	ldr	r3, [pc, #80]	; (8006b38 <USBH_LL_Init+0x74>)
 8006ae8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8006aec:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8006aee:	4b12      	ldr	r3, [pc, #72]	; (8006b38 <USBH_LL_Init+0x74>)
 8006af0:	2208      	movs	r2, #8
 8006af2:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8006af4:	4b10      	ldr	r3, [pc, #64]	; (8006b38 <USBH_LL_Init+0x74>)
 8006af6:	2203      	movs	r2, #3
 8006af8:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006afa:	4b0f      	ldr	r3, [pc, #60]	; (8006b38 <USBH_LL_Init+0x74>)
 8006afc:	2200      	movs	r2, #0
 8006afe:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8006b00:	4b0d      	ldr	r3, [pc, #52]	; (8006b38 <USBH_LL_Init+0x74>)
 8006b02:	2202      	movs	r2, #2
 8006b04:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006b06:	4b0c      	ldr	r3, [pc, #48]	; (8006b38 <USBH_LL_Init+0x74>)
 8006b08:	2200      	movs	r2, #0
 8006b0a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8006b0c:	480a      	ldr	r0, [pc, #40]	; (8006b38 <USBH_LL_Init+0x74>)
 8006b0e:	f7fa f853 	bl	8000bb8 <HAL_HCD_Init>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d001      	beq.n	8006b1c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8006b18:	f7ff fd12 	bl	8006540 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8006b1c:	4806      	ldr	r0, [pc, #24]	; (8006b38 <USBH_LL_Init+0x74>)
 8006b1e:	f7fa fc44 	bl	80013aa <HAL_HCD_GetCurrentFrame>
 8006b22:	4603      	mov	r3, r0
 8006b24:	4619      	mov	r1, r3
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f7fe fb74 	bl	8005214 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8006b2c:	2300      	movs	r3, #0
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3708      	adds	r7, #8
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop
 8006b38:	200009a0 	.word	0x200009a0

08006b3c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b084      	sub	sp, #16
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006b44:	2300      	movs	r3, #0
 8006b46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006b52:	4618      	mov	r0, r3
 8006b54:	f7fa fbb1 	bl	80012ba <HAL_HCD_Start>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8006b5c:	7bfb      	ldrb	r3, [r7, #15]
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 f95c 	bl	8006e1c <USBH_Get_USB_Status>
 8006b64:	4603      	mov	r3, r0
 8006b66:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8006b68:	7bbb      	ldrb	r3, [r7, #14]
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3710      	adds	r7, #16
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}

08006b72 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8006b72:	b580      	push	{r7, lr}
 8006b74:	b084      	sub	sp, #16
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f7fa fbb9 	bl	8001300 <HAL_HCD_Stop>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8006b92:	7bfb      	ldrb	r3, [r7, #15]
 8006b94:	4618      	mov	r0, r3
 8006b96:	f000 f941 	bl	8006e1c <USBH_Get_USB_Status>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8006b9e:	7bbb      	ldrb	r3, [r7, #14]
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3710      	adds	r7, #16
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f7fa fc03 	bl	80013c6 <HAL_HCD_GetCurrentSpeed>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d007      	beq.n	8006bd6 <USBH_LL_GetSpeed+0x2e>
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d302      	bcc.n	8006bd0 <USBH_LL_GetSpeed+0x28>
 8006bca:	2b02      	cmp	r3, #2
 8006bcc:	d006      	beq.n	8006bdc <USBH_LL_GetSpeed+0x34>
 8006bce:	e008      	b.n	8006be2 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	73fb      	strb	r3, [r7, #15]
    break;
 8006bd4:	e008      	b.n	8006be8 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	73fb      	strb	r3, [r7, #15]
    break;
 8006bda:	e005      	b.n	8006be8 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8006bdc:	2302      	movs	r3, #2
 8006bde:	73fb      	strb	r3, [r7, #15]
    break;
 8006be0:	e002      	b.n	8006be8 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 8006be2:	2301      	movs	r3, #1
 8006be4:	73fb      	strb	r3, [r7, #15]
    break;
 8006be6:	bf00      	nop
  }
  return  speed;
 8006be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}

08006bf2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8006bf2:	b580      	push	{r7, lr}
 8006bf4:	b084      	sub	sp, #16
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7fa fb96 	bl	800133a <HAL_HCD_ResetPort>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 8006c12:	7bfb      	ldrb	r3, [r7, #15]
 8006c14:	4618      	mov	r0, r3
 8006c16:	f000 f901 	bl	8006e1c <USBH_Get_USB_Status>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8006c1e:	7bbb      	ldrb	r3, [r7, #14]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3710      	adds	r7, #16
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	460b      	mov	r3, r1
 8006c32:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006c3a:	78fa      	ldrb	r2, [r7, #3]
 8006c3c:	4611      	mov	r1, r2
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7fa fb9e 	bl	8001380 <HAL_HCD_HC_GetXferCount>
 8006c44:	4603      	mov	r3, r0
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3708      	adds	r7, #8
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}

08006c4e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8006c4e:	b590      	push	{r4, r7, lr}
 8006c50:	b089      	sub	sp, #36	; 0x24
 8006c52:	af04      	add	r7, sp, #16
 8006c54:	6078      	str	r0, [r7, #4]
 8006c56:	4608      	mov	r0, r1
 8006c58:	4611      	mov	r1, r2
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	70fb      	strb	r3, [r7, #3]
 8006c60:	460b      	mov	r3, r1
 8006c62:	70bb      	strb	r3, [r7, #2]
 8006c64:	4613      	mov	r3, r2
 8006c66:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8006c76:	787c      	ldrb	r4, [r7, #1]
 8006c78:	78ba      	ldrb	r2, [r7, #2]
 8006c7a:	78f9      	ldrb	r1, [r7, #3]
 8006c7c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006c7e:	9302      	str	r3, [sp, #8]
 8006c80:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006c84:	9301      	str	r3, [sp, #4]
 8006c86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006c8a:	9300      	str	r3, [sp, #0]
 8006c8c:	4623      	mov	r3, r4
 8006c8e:	f7f9 ffe9 	bl	8000c64 <HAL_HCD_HC_Init>
 8006c92:	4603      	mov	r3, r0
 8006c94:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8006c96:	7bfb      	ldrb	r3, [r7, #15]
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f000 f8bf 	bl	8006e1c <USBH_Get_USB_Status>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8006ca2:	7bbb      	ldrb	r3, [r7, #14]
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3714      	adds	r7, #20
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd90      	pop	{r4, r7, pc}

08006cac <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006cc6:	78fa      	ldrb	r2, [r7, #3]
 8006cc8:	4611      	mov	r1, r2
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f7fa f862 	bl	8000d94 <HAL_HCD_HC_Halt>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8006cd4:	7bfb      	ldrb	r3, [r7, #15]
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f000 f8a0 	bl	8006e1c <USBH_Get_USB_Status>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8006ce0:	7bbb      	ldrb	r3, [r7, #14]
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3710      	adds	r7, #16
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}

08006cea <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8006cea:	b590      	push	{r4, r7, lr}
 8006cec:	b089      	sub	sp, #36	; 0x24
 8006cee:	af04      	add	r7, sp, #16
 8006cf0:	6078      	str	r0, [r7, #4]
 8006cf2:	4608      	mov	r0, r1
 8006cf4:	4611      	mov	r1, r2
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	70fb      	strb	r3, [r7, #3]
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	70bb      	strb	r3, [r7, #2]
 8006d00:	4613      	mov	r3, r2
 8006d02:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006d04:	2300      	movs	r3, #0
 8006d06:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8006d12:	787c      	ldrb	r4, [r7, #1]
 8006d14:	78ba      	ldrb	r2, [r7, #2]
 8006d16:	78f9      	ldrb	r1, [r7, #3]
 8006d18:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8006d1c:	9303      	str	r3, [sp, #12]
 8006d1e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006d20:	9302      	str	r3, [sp, #8]
 8006d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d24:	9301      	str	r3, [sp, #4]
 8006d26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	4623      	mov	r3, r4
 8006d2e:	f7fa f855 	bl	8000ddc <HAL_HCD_HC_SubmitRequest>
 8006d32:	4603      	mov	r3, r0
 8006d34:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8006d36:	7bfb      	ldrb	r3, [r7, #15]
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f000 f86f 	bl	8006e1c <USBH_Get_USB_Status>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8006d42:	7bbb      	ldrb	r3, [r7, #14]
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3714      	adds	r7, #20
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd90      	pop	{r4, r7, pc}

08006d4c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b082      	sub	sp, #8
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	460b      	mov	r3, r1
 8006d56:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006d5e:	78fa      	ldrb	r2, [r7, #3]
 8006d60:	4611      	mov	r1, r2
 8006d62:	4618      	mov	r0, r3
 8006d64:	f7fa faf7 	bl	8001356 <HAL_HCD_HC_GetURBState>
 8006d68:	4603      	mov	r3, r0
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3708      	adds	r7, #8
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}

08006d72 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8006d72:	b580      	push	{r7, lr}
 8006d74:	b082      	sub	sp, #8
 8006d76:	af00      	add	r7, sp, #0
 8006d78:	6078      	str	r0, [r7, #4]
 8006d7a:	460b      	mov	r3, r1
 8006d7c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d103      	bne.n	8006d90 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8006d88:	78fb      	ldrb	r3, [r7, #3]
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f000 f872 	bl	8006e74 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8006d90:	20c8      	movs	r0, #200	; 0xc8
 8006d92:	f7f9 fc13 	bl	80005bc <HAL_Delay>
  return USBH_OK;
 8006d96:	2300      	movs	r3, #0
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3708      	adds	r7, #8
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b085      	sub	sp, #20
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	460b      	mov	r3, r1
 8006daa:	70fb      	strb	r3, [r7, #3]
 8006dac:	4613      	mov	r3, r2
 8006dae:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006db6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8006db8:	78fa      	ldrb	r2, [r7, #3]
 8006dba:	68f9      	ldr	r1, [r7, #12]
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	4413      	add	r3, r2
 8006dc2:	00db      	lsls	r3, r3, #3
 8006dc4:	440b      	add	r3, r1
 8006dc6:	333b      	adds	r3, #59	; 0x3b
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d00a      	beq.n	8006de4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8006dce:	78fa      	ldrb	r2, [r7, #3]
 8006dd0:	68f9      	ldr	r1, [r7, #12]
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	4413      	add	r3, r2
 8006dd8:	00db      	lsls	r3, r3, #3
 8006dda:	440b      	add	r3, r1
 8006ddc:	3350      	adds	r3, #80	; 0x50
 8006dde:	78ba      	ldrb	r2, [r7, #2]
 8006de0:	701a      	strb	r2, [r3, #0]
 8006de2:	e009      	b.n	8006df8 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8006de4:	78fa      	ldrb	r2, [r7, #3]
 8006de6:	68f9      	ldr	r1, [r7, #12]
 8006de8:	4613      	mov	r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	4413      	add	r3, r2
 8006dee:	00db      	lsls	r3, r3, #3
 8006df0:	440b      	add	r3, r1
 8006df2:	3351      	adds	r3, #81	; 0x51
 8006df4:	78ba      	ldrb	r2, [r7, #2]
 8006df6:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr

08006e06 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8006e06:	b580      	push	{r7, lr}
 8006e08:	b082      	sub	sp, #8
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f7f9 fbd4 	bl	80005bc <HAL_Delay>
}
 8006e14:	bf00      	nop
 8006e16:	3708      	adds	r7, #8
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	4603      	mov	r3, r0
 8006e24:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006e26:	2300      	movs	r3, #0
 8006e28:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8006e2a:	79fb      	ldrb	r3, [r7, #7]
 8006e2c:	2b03      	cmp	r3, #3
 8006e2e:	d817      	bhi.n	8006e60 <USBH_Get_USB_Status+0x44>
 8006e30:	a201      	add	r2, pc, #4	; (adr r2, 8006e38 <USBH_Get_USB_Status+0x1c>)
 8006e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e36:	bf00      	nop
 8006e38:	08006e49 	.word	0x08006e49
 8006e3c:	08006e4f 	.word	0x08006e4f
 8006e40:	08006e55 	.word	0x08006e55
 8006e44:	08006e5b 	.word	0x08006e5b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	73fb      	strb	r3, [r7, #15]
    break;
 8006e4c:	e00b      	b.n	8006e66 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8006e4e:	2302      	movs	r3, #2
 8006e50:	73fb      	strb	r3, [r7, #15]
    break;
 8006e52:	e008      	b.n	8006e66 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8006e54:	2301      	movs	r3, #1
 8006e56:	73fb      	strb	r3, [r7, #15]
    break;
 8006e58:	e005      	b.n	8006e66 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8006e5a:	2302      	movs	r3, #2
 8006e5c:	73fb      	strb	r3, [r7, #15]
    break;
 8006e5e:	e002      	b.n	8006e66 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8006e60:	2302      	movs	r3, #2
 8006e62:	73fb      	strb	r3, [r7, #15]
    break;
 8006e64:	bf00      	nop
  }
  return usb_status;
 8006e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3714      	adds	r7, #20
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 8006e7e:	79fb      	ldrb	r3, [r7, #7]
 8006e80:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8006e82:	79fb      	ldrb	r3, [r7, #7]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d102      	bne.n	8006e8e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	73fb      	strb	r3, [r7, #15]
 8006e8c:	e001      	b.n	8006e92 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8006e92:	7bfb      	ldrb	r3, [r7, #15]
 8006e94:	461a      	mov	r2, r3
 8006e96:	2101      	movs	r1, #1
 8006e98:	4803      	ldr	r0, [pc, #12]	; (8006ea8 <MX_DriverVbusFS+0x34>)
 8006e9a:	f7f9 fe5b 	bl	8000b54 <HAL_GPIO_WritePin>
}
 8006e9e:	bf00      	nop
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
 8006ea6:	bf00      	nop
 8006ea8:	40020800 	.word	0x40020800

08006eac <I2C_SDA_SetState>:

void I2C_ProcRead(void);
void I2C_ProcByteOut(void);

void I2C_SDA_SetState(void)
{
 8006eac:	b480      	push	{r7}
 8006eae:	af00      	add	r7, sp, #0
	if (i2cState.sclState == 1)
 8006eb0:	4b1d      	ldr	r3, [pc, #116]	; (8006f28 <I2C_SDA_SetState+0x7c>)
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	f003 0302 	and.w	r3, r3, #2
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d02f      	beq.n	8006f1e <I2C_SDA_SetState+0x72>
	{
		if (i2cState.sdaState == 1)
 8006ebe:	4b1a      	ldr	r3, [pc, #104]	; (8006f28 <I2C_SDA_SetState+0x7c>)
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	f003 0301 	and.w	r3, r3, #1
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d01e      	beq.n	8006f0a <I2C_SDA_SetState+0x5e>
		{
			i2cState.startStopState = I2C_STATE_STOP;
 8006ecc:	4a16      	ldr	r2, [pc, #88]	; (8006f28 <I2C_SDA_SetState+0x7c>)
 8006ece:	7813      	ldrb	r3, [r2, #0]
 8006ed0:	f36f 0382 	bfc	r3, #2, #1
 8006ed4:	7013      	strb	r3, [r2, #0]
			stopCnt++;
 8006ed6:	4b15      	ldr	r3, [pc, #84]	; (8006f2c <I2C_SDA_SetState+0x80>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	3301      	adds	r3, #1
 8006edc:	4a13      	ldr	r2, [pc, #76]	; (8006f2c <I2C_SDA_SetState+0x80>)
 8006ede:	6013      	str	r3, [r2, #0]
			i2cState.rwState = I2C_STATE_WRITE;
 8006ee0:	4a11      	ldr	r2, [pc, #68]	; (8006f28 <I2C_SDA_SetState+0x7c>)
 8006ee2:	7813      	ldrb	r3, [r2, #0]
 8006ee4:	f36f 03c3 	bfc	r3, #3, #1
 8006ee8:	7013      	strb	r3, [r2, #0]
			i2cState.byte_in = 0;
 8006eea:	4a0f      	ldr	r2, [pc, #60]	; (8006f28 <I2C_SDA_SetState+0x7c>)
 8006eec:	7813      	ldrb	r3, [r2, #0]
 8006eee:	f36f 1386 	bfc	r3, #6, #1
 8006ef2:	7013      	strb	r3, [r2, #0]
			i2cState.cur_slave = 0;
 8006ef4:	4a0c      	ldr	r2, [pc, #48]	; (8006f28 <I2C_SDA_SetState+0x7c>)
 8006ef6:	7813      	ldrb	r3, [r2, #0]
 8006ef8:	f36f 13c7 	bfc	r3, #7, #1
 8006efc:	7013      	strb	r3, [r2, #0]

			i2cByteDR.inCnt = 0;
 8006efe:	4a0c      	ldr	r2, [pc, #48]	; (8006f30 <I2C_SDA_SetState+0x84>)
 8006f00:	7853      	ldrb	r3, [r2, #1]
 8006f02:	f36f 0344 	bfc	r3, #1, #4
 8006f06:	7053      	strb	r3, [r2, #1]
		{
			i2cState.startStopState = I2C_STATE_START;
			startCnt++;
		}
	}
}
 8006f08:	e009      	b.n	8006f1e <I2C_SDA_SetState+0x72>
			i2cState.startStopState = I2C_STATE_START;
 8006f0a:	4a07      	ldr	r2, [pc, #28]	; (8006f28 <I2C_SDA_SetState+0x7c>)
 8006f0c:	7813      	ldrb	r3, [r2, #0]
 8006f0e:	f043 0304 	orr.w	r3, r3, #4
 8006f12:	7013      	strb	r3, [r2, #0]
			startCnt++;
 8006f14:	4b07      	ldr	r3, [pc, #28]	; (8006f34 <I2C_SDA_SetState+0x88>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	3301      	adds	r3, #1
 8006f1a:	4a06      	ldr	r2, [pc, #24]	; (8006f34 <I2C_SDA_SetState+0x88>)
 8006f1c:	6013      	str	r3, [r2, #0]
}
 8006f1e:	bf00      	nop
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr
 8006f28:	20000c68 	.word	0x20000c68
 8006f2c:	200000d0 	.word	0x200000d0
 8006f30:	20000c64 	.word	0x20000c64
 8006f34:	200000cc 	.word	0x200000cc

08006f38 <I2C_SCL_SetState>:

void I2C_SCL_SetState(void)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	af00      	add	r7, sp, #0
	if (i2cState.startStopState == I2C_STATE_START)
 8006f3c:	4b0a      	ldr	r3, [pc, #40]	; (8006f68 <I2C_SCL_SetState+0x30>)
 8006f3e:	781b      	ldrb	r3, [r3, #0]
 8006f40:	f003 0304 	and.w	r3, r3, #4
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00b      	beq.n	8006f62 <I2C_SCL_SetState+0x2a>
	{
		if (i2cState.sclState == 1)	//SCL   
 8006f4a:	4b07      	ldr	r3, [pc, #28]	; (8006f68 <I2C_SCL_SetState+0x30>)
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	f003 0302 	and.w	r3, r3, #2
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d002      	beq.n	8006f5e <I2C_SCL_SetState+0x26>
		{
			I2C_OnRise(); // 1-8     9-  (ACK)  
 8006f58:	f000 f808 	bl	8006f6c <I2C_OnRise>
		else	//SCL   
		{
			I2C_OnFall();	// 1-8     9-   (ACK)  
		}
	}
}
 8006f5c:	e001      	b.n	8006f62 <I2C_SCL_SetState+0x2a>
			I2C_OnFall();	// 1-8     9-   (ACK)  
 8006f5e:	f000 f833 	bl	8006fc8 <I2C_OnFall>
}
 8006f62:	bf00      	nop
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	20000c68 	.word	0x20000c68

08006f6c <I2C_OnRise>:


void I2C_OnRise(void)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	af00      	add	r7, sp, #0
	if (i2cByteDR.inCnt > 0x07 )	//  
 8006f70:	4b11      	ldr	r3, [pc, #68]	; (8006fb8 <I2C_OnRise+0x4c>)
 8006f72:	785b      	ldrb	r3, [r3, #1]
 8006f74:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	2b07      	cmp	r3, #7
 8006f7c:	dd18      	ble.n	8006fb0 <I2C_OnRise+0x44>
	{
		GPIOD->BSRR = SW_I2C_SCL_Pin << 16;
 8006f7e:	4b0f      	ldr	r3, [pc, #60]	; (8006fbc <I2C_OnRise+0x50>)
 8006f80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006f84:	619a      	str	r2, [r3, #24]
		GPIOA->BSRR = GPIO_PIN_1 <<16;
 8006f86:	4b0e      	ldr	r3, [pc, #56]	; (8006fc0 <I2C_OnRise+0x54>)
 8006f88:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006f8c:	619a      	str	r2, [r3, #24]
		I2C_ProcessTransmitTail_Rise();
 8006f8e:	f000 f84f 	bl	8007030 <I2C_ProcessTransmitTail_Rise>

		i2cState.sclState = 0;
 8006f92:	4a0c      	ldr	r2, [pc, #48]	; (8006fc4 <I2C_OnRise+0x58>)
 8006f94:	7813      	ldrb	r3, [r2, #0]
 8006f96:	f36f 0341 	bfc	r3, #1, #1
 8006f9a:	7013      	strb	r3, [r2, #0]
		I2C_OnFall();
 8006f9c:	f000 f814 	bl	8006fc8 <I2C_OnFall>
		GPIOD->BSRR = SW_I2C_SCL_Pin ;
 8006fa0:	4b06      	ldr	r3, [pc, #24]	; (8006fbc <I2C_OnRise+0x50>)
 8006fa2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006fa6:	619a      	str	r2, [r3, #24]
		GPIOA->BSRR = GPIO_PIN_1;
 8006fa8:	4b05      	ldr	r3, [pc, #20]	; (8006fc0 <I2C_OnRise+0x54>)
 8006faa:	2202      	movs	r2, #2
 8006fac:	619a      	str	r2, [r3, #24]
	}
	else	//    
	{
		I2C_ProcessBitIn();
	}
}
 8006fae:	e001      	b.n	8006fb4 <I2C_OnRise+0x48>
		I2C_ProcessBitIn();
 8006fb0:	f000 f894 	bl	80070dc <I2C_ProcessBitIn>
}
 8006fb4:	bf00      	nop
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	20000c64 	.word	0x20000c64
 8006fbc:	40020c00 	.word	0x40020c00
 8006fc0:	40020000 	.word	0x40020000
 8006fc4:	20000c68 	.word	0x20000c68

08006fc8 <I2C_OnFall>:


void I2C_OnFall(void)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	af00      	add	r7, sp, #0
	if(i2cState.rwState == I2C_STATE_READ)	//
 8006fcc:	4b16      	ldr	r3, [pc, #88]	; (8007028 <I2C_OnFall+0x60>)
 8006fce:	781b      	ldrb	r3, [r3, #0]
 8006fd0:	f003 0308 	and.w	r3, r3, #8
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d00c      	beq.n	8006ff4 <I2C_OnFall+0x2c>
	{
		if (i2cByteDR.inCnt < 0x08)
 8006fda:	4b14      	ldr	r3, [pc, #80]	; (800702c <I2C_OnFall+0x64>)
 8006fdc:	785b      	ldrb	r3, [r3, #1]
 8006fde:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	2b07      	cmp	r3, #7
 8006fe6:	dc02      	bgt.n	8006fee <I2C_OnFall+0x26>
		{
			I2C_ProcessBitOut();	// SDA   
 8006fe8:	f000 f8f4 	bl	80071d4 <I2C_ProcessBitOut>

				i2cByteDR.inCnt = 0;
			}
		}
	}
}
 8006fec:	e01a      	b.n	8007024 <I2C_OnFall+0x5c>
				I2C_ProcessTransmitTail_Fall();	// 8-  SDA
 8006fee:	f000 f94d 	bl	800728c <I2C_ProcessTransmitTail_Fall>
}
 8006ff2:	e017      	b.n	8007024 <I2C_OnFall+0x5c>
		if (i2cByteDR.inCnt > 0x07)
 8006ff4:	4b0d      	ldr	r3, [pc, #52]	; (800702c <I2C_OnFall+0x64>)
 8006ff6:	785b      	ldrb	r3, [r3, #1]
 8006ff8:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	2b07      	cmp	r3, #7
 8007000:	dd10      	ble.n	8007024 <I2C_OnFall+0x5c>
			if (i2cByteDR.inCnt == 0x08)
 8007002:	4b0a      	ldr	r3, [pc, #40]	; (800702c <I2C_OnFall+0x64>)
 8007004:	785b      	ldrb	r3, [r3, #1]
 8007006:	f003 031e 	and.w	r3, r3, #30
 800700a:	b2db      	uxtb	r3, r3
 800700c:	2b10      	cmp	r3, #16
 800700e:	d102      	bne.n	8007016 <I2C_OnFall+0x4e>
			I2C_SendBitAck();
 8007010:	f000 f924 	bl	800725c <I2C_SendBitAck>
}
 8007014:	e006      	b.n	8007024 <I2C_OnFall+0x5c>
				I2C_ProcessTransmitTail_Fall();
 8007016:	f000 f939 	bl	800728c <I2C_ProcessTransmitTail_Fall>
				i2cByteDR.inCnt = 0;
 800701a:	4a04      	ldr	r2, [pc, #16]	; (800702c <I2C_OnFall+0x64>)
 800701c:	7853      	ldrb	r3, [r2, #1]
 800701e:	f36f 0344 	bfc	r3, #1, #4
 8007022:	7053      	strb	r3, [r2, #1]
}
 8007024:	bf00      	nop
 8007026:	bd80      	pop	{r7, pc}
 8007028:	20000c68 	.word	0x20000c68
 800702c:	20000c64 	.word	0x20000c64

08007030 <I2C_ProcessTransmitTail_Rise>:

void I2C_ProcessTransmitTail_Rise(void)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	af00      	add	r7, sp, #0
	i2cByteDR.inCnt++;
 8007034:	4b1e      	ldr	r3, [pc, #120]	; (80070b0 <I2C_ProcessTransmitTail_Rise+0x80>)
 8007036:	785b      	ldrb	r3, [r3, #1]
 8007038:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800703c:	b2db      	uxtb	r3, r3
 800703e:	3301      	adds	r3, #1
 8007040:	f003 030f 	and.w	r3, r3, #15
 8007044:	b2d9      	uxtb	r1, r3
 8007046:	4a1a      	ldr	r2, [pc, #104]	; (80070b0 <I2C_ProcessTransmitTail_Rise+0x80>)
 8007048:	7853      	ldrb	r3, [r2, #1]
 800704a:	f361 0344 	bfi	r3, r1, #1, #4
 800704e:	7053      	strb	r3, [r2, #1]

	if(i2cState.rwState == I2C_STATE_READ)//  ACK/NACK   ( )
 8007050:	4b18      	ldr	r3, [pc, #96]	; (80070b4 <I2C_ProcessTransmitTail_Rise+0x84>)
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	f003 0308 	and.w	r3, r3, #8
 8007058:	b2db      	uxtb	r3, r3
 800705a:	2b00      	cmp	r3, #0
 800705c:	d019      	beq.n	8007092 <I2C_ProcessTransmitTail_Rise+0x62>
	{
		i2cByteDR.ackByte = i2cState.sdaState;
 800705e:	4b15      	ldr	r3, [pc, #84]	; (80070b4 <I2C_ProcessTransmitTail_Rise+0x84>)
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007066:	b2d9      	uxtb	r1, r3
 8007068:	4a11      	ldr	r2, [pc, #68]	; (80070b0 <I2C_ProcessTransmitTail_Rise+0x80>)
 800706a:	7853      	ldrb	r3, [r2, #1]
 800706c:	f361 0300 	bfi	r3, r1, #0, #1
 8007070:	7053      	strb	r3, [r2, #1]
		if (i2cByteDR.ackByte == I2C_BIT_NAK)
 8007072:	4b0f      	ldr	r3, [pc, #60]	; (80070b0 <I2C_ProcessTransmitTail_Rise+0x80>)
 8007074:	785b      	ldrb	r3, [r3, #1]
 8007076:	f003 0301 	and.w	r3, r3, #1
 800707a:	b2db      	uxtb	r3, r3
 800707c:	2b00      	cmp	r3, #0
 800707e:	d005      	beq.n	800708c <I2C_ProcessTransmitTail_Rise+0x5c>
		{
			i2cState.startStopState = I2C_STATE_STOP;
 8007080:	4a0c      	ldr	r2, [pc, #48]	; (80070b4 <I2C_ProcessTransmitTail_Rise+0x84>)
 8007082:	7813      	ldrb	r3, [r2, #0]
 8007084:	f36f 0382 	bfc	r3, #2, #1
 8007088:	7013      	strb	r3, [r2, #0]
	else
	{
		i2cState.rwState = tmpByte.readWrite;
		I2C_ProcRead();
	}
}
 800708a:	e00e      	b.n	80070aa <I2C_ProcessTransmitTail_Rise+0x7a>
			I2C_ProcByteOut();	//  else
 800708c:	f000 f8c6 	bl	800721c <I2C_ProcByteOut>
}
 8007090:	e00b      	b.n	80070aa <I2C_ProcessTransmitTail_Rise+0x7a>
		i2cState.rwState = tmpByte.readWrite;
 8007092:	4b09      	ldr	r3, [pc, #36]	; (80070b8 <I2C_ProcessTransmitTail_Rise+0x88>)
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800709a:	b2d9      	uxtb	r1, r3
 800709c:	4a05      	ldr	r2, [pc, #20]	; (80070b4 <I2C_ProcessTransmitTail_Rise+0x84>)
 800709e:	7813      	ldrb	r3, [r2, #0]
 80070a0:	f361 03c3 	bfi	r3, r1, #3, #1
 80070a4:	7013      	strb	r3, [r2, #0]
		I2C_ProcRead();
 80070a6:	f000 f809 	bl	80070bc <I2C_ProcRead>
}
 80070aa:	bf00      	nop
 80070ac:	bd80      	pop	{r7, pc}
 80070ae:	bf00      	nop
 80070b0:	20000c64 	.word	0x20000c64
 80070b4:	20000c68 	.word	0x20000c68
 80070b8:	200004d8 	.word	0x200004d8

080070bc <I2C_ProcRead>:

void I2C_ProcRead(void)	//TODO::   
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	af00      	add	r7, sp, #0
	if (i2cState.rwState == I2C_STATE_READ)
 80070c0:	4b05      	ldr	r3, [pc, #20]	; (80070d8 <I2C_ProcRead+0x1c>)
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	f003 0308 	and.w	r3, r3, #8
 80070c8:	b2db      	uxtb	r3, r3
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d001      	beq.n	80070d2 <I2C_ProcRead+0x16>
	{
		I2C_ProcByteOut();
 80070ce:	f000 f8a5 	bl	800721c <I2C_ProcByteOut>
	}
}
 80070d2:	bf00      	nop
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	20000c68 	.word	0x20000c68

080070dc <I2C_ProcessBitIn>:

void I2C_ProcessBitIn(void)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	af00      	add	r7, sp, #0
	i2cByteDR.inCnt++;	//     1
 80070e0:	4b17      	ldr	r3, [pc, #92]	; (8007140 <I2C_ProcessBitIn+0x64>)
 80070e2:	785b      	ldrb	r3, [r3, #1]
 80070e4:	f3c3 0343 	ubfx	r3, r3, #1, #4
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	3301      	adds	r3, #1
 80070ec:	f003 030f 	and.w	r3, r3, #15
 80070f0:	b2d9      	uxtb	r1, r3
 80070f2:	4a13      	ldr	r2, [pc, #76]	; (8007140 <I2C_ProcessBitIn+0x64>)
 80070f4:	7853      	ldrb	r3, [r2, #1]
 80070f6:	f361 0344 	bfi	r3, r1, #1, #4
 80070fa:	7053      	strb	r3, [r2, #1]

	if(i2cState.rwState == I2C_STATE_WRITE)
 80070fc:	4b11      	ldr	r3, [pc, #68]	; (8007144 <I2C_ProcessBitIn+0x68>)
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	f003 0308 	and.w	r3, r3, #8
 8007104:	b2db      	uxtb	r3, r3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d117      	bne.n	800713a <I2C_ProcessBitIn+0x5e>
	{
		i2cByteDR.dataByte = (i2cByteDR.dataByte << 1) | i2cState.sdaState; // 
 800710a:	4b0d      	ldr	r3, [pc, #52]	; (8007140 <I2C_ProcessBitIn+0x64>)
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	005b      	lsls	r3, r3, #1
 8007110:	b25a      	sxtb	r2, r3
 8007112:	4b0c      	ldr	r3, [pc, #48]	; (8007144 <I2C_ProcessBitIn+0x68>)
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800711a:	b2db      	uxtb	r3, r3
 800711c:	b25b      	sxtb	r3, r3
 800711e:	4313      	orrs	r3, r2
 8007120:	b25b      	sxtb	r3, r3
 8007122:	b2da      	uxtb	r2, r3
 8007124:	4b06      	ldr	r3, [pc, #24]	; (8007140 <I2C_ProcessBitIn+0x64>)
 8007126:	701a      	strb	r2, [r3, #0]

		if (i2cByteDR.inCnt == 0x08) //  8 
 8007128:	4b05      	ldr	r3, [pc, #20]	; (8007140 <I2C_ProcessBitIn+0x64>)
 800712a:	785b      	ldrb	r3, [r3, #1]
 800712c:	f003 031e 	and.w	r3, r3, #30
 8007130:	b2db      	uxtb	r3, r3
 8007132:	2b10      	cmp	r3, #16
 8007134:	d101      	bne.n	800713a <I2C_ProcessBitIn+0x5e>
		{
			I2C_RecByte(); //  
 8007136:	f000 f807 	bl	8007148 <I2C_RecByte>
		}
	}
}
 800713a:	bf00      	nop
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	20000c64 	.word	0x20000c64
 8007144:	20000c68 	.word	0x20000c68

08007148 <I2C_RecByte>:


void I2C_RecByte(void)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	af00      	add	r7, sp, #0
	if(i2cState.cur_slave)
 800714c:	4b15      	ldr	r3, [pc, #84]	; (80071a4 <I2C_RecByte+0x5c>)
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007154:	b2db      	uxtb	r3, r3
 8007156:	2b00      	cmp	r3, #0
 8007158:	d002      	beq.n	8007160 <I2C_RecByte+0x18>
	{
		I2C_ProcByteIn();
 800715a:	f000 f82b 	bl	80071b4 <I2C_ProcByteIn>
			i2cByteDR.ackByte = I2C_BIT_ACK;
		}
		else
			i2cState.startStopState = I2C_STATE_STOP;
	}
}
 800715e:	e01f      	b.n	80071a0 <I2C_RecByte+0x58>
		tmpByte = *(I2C_AddrByte_Struct*)&i2cByteDR.dataByte;
 8007160:	4b11      	ldr	r3, [pc, #68]	; (80071a8 <I2C_RecByte+0x60>)
 8007162:	4a12      	ldr	r2, [pc, #72]	; (80071ac <I2C_RecByte+0x64>)
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	7013      	strb	r3, [r2, #0]
		if (devSlaveAddr.slaveAddr == tmpByte.slaveAddr)
 8007168:	4b11      	ldr	r3, [pc, #68]	; (80071b0 <I2C_RecByte+0x68>)
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8007170:	b2da      	uxtb	r2, r3
 8007172:	4b0e      	ldr	r3, [pc, #56]	; (80071ac <I2C_RecByte+0x64>)
 8007174:	781b      	ldrb	r3, [r3, #0]
 8007176:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800717a:	b2db      	uxtb	r3, r3
 800717c:	429a      	cmp	r2, r3
 800717e:	d10a      	bne.n	8007196 <I2C_RecByte+0x4e>
			i2cState.cur_slave = 1;
 8007180:	4a08      	ldr	r2, [pc, #32]	; (80071a4 <I2C_RecByte+0x5c>)
 8007182:	7813      	ldrb	r3, [r2, #0]
 8007184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007188:	7013      	strb	r3, [r2, #0]
			i2cByteDR.ackByte = I2C_BIT_ACK;
 800718a:	4a07      	ldr	r2, [pc, #28]	; (80071a8 <I2C_RecByte+0x60>)
 800718c:	7853      	ldrb	r3, [r2, #1]
 800718e:	f36f 0300 	bfc	r3, #0, #1
 8007192:	7053      	strb	r3, [r2, #1]
}
 8007194:	e004      	b.n	80071a0 <I2C_RecByte+0x58>
			i2cState.startStopState = I2C_STATE_STOP;
 8007196:	4a03      	ldr	r2, [pc, #12]	; (80071a4 <I2C_RecByte+0x5c>)
 8007198:	7813      	ldrb	r3, [r2, #0]
 800719a:	f36f 0382 	bfc	r3, #2, #1
 800719e:	7013      	strb	r3, [r2, #0]
}
 80071a0:	bf00      	nop
 80071a2:	bd80      	pop	{r7, pc}
 80071a4:	20000c68 	.word	0x20000c68
 80071a8:	20000c64 	.word	0x20000c64
 80071ac:	200004d8 	.word	0x200004d8
 80071b0:	2000003c 	.word	0x2000003c

080071b4 <I2C_ProcByteIn>:


void I2C_ProcByteIn(void)
{
 80071b4:	b480      	push	{r7}
 80071b6:	af00      	add	r7, sp, #0
	sendArrayCnt = i2cByteDR.dataByte;
 80071b8:	4b04      	ldr	r3, [pc, #16]	; (80071cc <I2C_ProcByteIn+0x18>)
 80071ba:	781a      	ldrb	r2, [r3, #0]
 80071bc:	4b04      	ldr	r3, [pc, #16]	; (80071d0 <I2C_ProcByteIn+0x1c>)
 80071be:	701a      	strb	r2, [r3, #0]
}
 80071c0:	bf00      	nop
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	20000c64 	.word	0x20000c64
 80071d0:	200004d4 	.word	0x200004d4

080071d4 <I2C_ProcessBitOut>:

void I2C_ProcessBitOut(void)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
	uint32_t tmp_dataByte = i2cByteDR.dataByte;
 80071da:	4b0e      	ldr	r3, [pc, #56]	; (8007214 <I2C_ProcessBitOut+0x40>)
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	607b      	str	r3, [r7, #4]
			tmp_dataByte >>= i2cByteDR.inCnt;
 80071e0:	4b0c      	ldr	r3, [pc, #48]	; (8007214 <I2C_ProcessBitOut+0x40>)
 80071e2:	785b      	ldrb	r3, [r3, #1]
 80071e4:	f3c3 0343 	ubfx	r3, r3, #1, #4
 80071e8:	b2db      	uxtb	r3, r3
 80071ea:	461a      	mov	r2, r3
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	40d3      	lsrs	r3, r2
 80071f0:	607b      	str	r3, [r7, #4]
	GPIOD->ODR = (GPIOD->ODR & ~SW_I2C_SDA_Pin) | ((tmp_dataByte << 9) & SW_I2C_SDA_Pin);
 80071f2:	4909      	ldr	r1, [pc, #36]	; (8007218 <I2C_ProcessBitOut+0x44>)
 80071f4:	4b08      	ldr	r3, [pc, #32]	; (8007218 <I2C_ProcessBitOut+0x44>)
 80071f6:	695b      	ldr	r3, [r3, #20]
 80071f8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	025b      	lsls	r3, r3, #9
 8007200:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007204:	4313      	orrs	r3, r2
 8007206:	614b      	str	r3, [r1, #20]
	/*--------------------------*/
	/*--------------------------*/
}
 8007208:	bf00      	nop
 800720a:	370c      	adds	r7, #12
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr
 8007214:	20000c64 	.word	0x20000c64
 8007218:	40020c00 	.word	0x40020c00

0800721c <I2C_ProcByteOut>:

void I2C_ProcByteOut(void)
{
 800721c:	b480      	push	{r7}
 800721e:	af00      	add	r7, sp, #0
	i2cByteDR.dataByte = sendArray[sendArrayCnt++];
 8007220:	4b0b      	ldr	r3, [pc, #44]	; (8007250 <I2C_ProcByteOut+0x34>)
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	1c5a      	adds	r2, r3, #1
 8007226:	b2d1      	uxtb	r1, r2
 8007228:	4a09      	ldr	r2, [pc, #36]	; (8007250 <I2C_ProcByteOut+0x34>)
 800722a:	7011      	strb	r1, [r2, #0]
 800722c:	461a      	mov	r2, r3
 800722e:	4b09      	ldr	r3, [pc, #36]	; (8007254 <I2C_ProcByteOut+0x38>)
 8007230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007234:	b2da      	uxtb	r2, r3
 8007236:	4b08      	ldr	r3, [pc, #32]	; (8007258 <I2C_ProcByteOut+0x3c>)
 8007238:	701a      	strb	r2, [r3, #0]
	i2cByteDR.inCnt = 0;
 800723a:	4a07      	ldr	r2, [pc, #28]	; (8007258 <I2C_ProcByteOut+0x3c>)
 800723c:	7853      	ldrb	r3, [r2, #1]
 800723e:	f36f 0344 	bfc	r3, #1, #4
 8007242:	7053      	strb	r3, [r2, #1]
}
 8007244:	bf00      	nop
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	200004d4 	.word	0x200004d4
 8007254:	200000d4 	.word	0x200000d4
 8007258:	20000c64 	.word	0x20000c64

0800725c <I2C_SendBitAck>:

void I2C_SendBitAck(void)
{
 800725c:	b480      	push	{r7}
 800725e:	af00      	add	r7, sp, #0
	GPIOD->ODR = (GPIOD->ODR & ~SW_I2C_SDA_Pin) | (i2cByteDR.ackByte << 9);
 8007260:	4908      	ldr	r1, [pc, #32]	; (8007284 <I2C_SendBitAck+0x28>)
 8007262:	4b08      	ldr	r3, [pc, #32]	; (8007284 <I2C_SendBitAck+0x28>)
 8007264:	695b      	ldr	r3, [r3, #20]
 8007266:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800726a:	4a07      	ldr	r2, [pc, #28]	; (8007288 <I2C_SendBitAck+0x2c>)
 800726c:	7852      	ldrb	r2, [r2, #1]
 800726e:	f3c2 0200 	ubfx	r2, r2, #0, #1
 8007272:	b2d2      	uxtb	r2, r2
 8007274:	0252      	lsls	r2, r2, #9
 8007276:	4313      	orrs	r3, r2
 8007278:	614b      	str	r3, [r1, #20]
	/*--------------------------*/
	/*--------------------------*/
}
 800727a:	bf00      	nop
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr
 8007284:	40020c00 	.word	0x40020c00
 8007288:	20000c64 	.word	0x20000c64

0800728c <I2C_ProcessTransmitTail_Fall>:

void I2C_ProcessTransmitTail_Fall(void)
{
 800728c:	b480      	push	{r7}
 800728e:	af00      	add	r7, sp, #0
		GPIOD->BSRR = SW_I2C_SDA_Pin ;
 8007290:	4b04      	ldr	r3, [pc, #16]	; (80072a4 <I2C_ProcessTransmitTail_Fall+0x18>)
 8007292:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007296:	619a      	str	r2, [r3, #24]
		/*--------------------------*/
		/*--------------------------*/
}
 8007298:	bf00      	nop
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop
 80072a4:	40020c00 	.word	0x40020c00

080072a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80072a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80072e0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80072ac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80072ae:	e003      	b.n	80072b8 <LoopCopyDataInit>

080072b0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80072b0:	4b0c      	ldr	r3, [pc, #48]	; (80072e4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80072b2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80072b4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80072b6:	3104      	adds	r1, #4

080072b8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80072b8:	480b      	ldr	r0, [pc, #44]	; (80072e8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80072ba:	4b0c      	ldr	r3, [pc, #48]	; (80072ec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80072bc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80072be:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80072c0:	d3f6      	bcc.n	80072b0 <CopyDataInit>
  ldr  r2, =_sbss
 80072c2:	4a0b      	ldr	r2, [pc, #44]	; (80072f0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80072c4:	e002      	b.n	80072cc <LoopFillZerobss>

080072c6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80072c6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80072c8:	f842 3b04 	str.w	r3, [r2], #4

080072cc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80072cc:	4b09      	ldr	r3, [pc, #36]	; (80072f4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80072ce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80072d0:	d3f9      	bcc.n	80072c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80072d2:	f7ff fab5 	bl	8006840 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80072d6:	f000 f817 	bl	8007308 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80072da:	f7fe fe4d 	bl	8005f78 <main>
  bx  lr    
 80072de:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80072e0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80072e4:	08007540 	.word	0x08007540
  ldr  r0, =_sdata
 80072e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80072ec:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 80072f0:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 80072f4:	20000c70 	.word	0x20000c70

080072f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80072f8:	e7fe      	b.n	80072f8 <ADC_IRQHandler>
	...

080072fc <__errno>:
 80072fc:	4b01      	ldr	r3, [pc, #4]	; (8007304 <__errno+0x8>)
 80072fe:	6818      	ldr	r0, [r3, #0]
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	20000040 	.word	0x20000040

08007308 <__libc_init_array>:
 8007308:	b570      	push	{r4, r5, r6, lr}
 800730a:	4e0d      	ldr	r6, [pc, #52]	; (8007340 <__libc_init_array+0x38>)
 800730c:	4c0d      	ldr	r4, [pc, #52]	; (8007344 <__libc_init_array+0x3c>)
 800730e:	1ba4      	subs	r4, r4, r6
 8007310:	10a4      	asrs	r4, r4, #2
 8007312:	2500      	movs	r5, #0
 8007314:	42a5      	cmp	r5, r4
 8007316:	d109      	bne.n	800732c <__libc_init_array+0x24>
 8007318:	4e0b      	ldr	r6, [pc, #44]	; (8007348 <__libc_init_array+0x40>)
 800731a:	4c0c      	ldr	r4, [pc, #48]	; (800734c <__libc_init_array+0x44>)
 800731c:	f000 f8ee 	bl	80074fc <_init>
 8007320:	1ba4      	subs	r4, r4, r6
 8007322:	10a4      	asrs	r4, r4, #2
 8007324:	2500      	movs	r5, #0
 8007326:	42a5      	cmp	r5, r4
 8007328:	d105      	bne.n	8007336 <__libc_init_array+0x2e>
 800732a:	bd70      	pop	{r4, r5, r6, pc}
 800732c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007330:	4798      	blx	r3
 8007332:	3501      	adds	r5, #1
 8007334:	e7ee      	b.n	8007314 <__libc_init_array+0xc>
 8007336:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800733a:	4798      	blx	r3
 800733c:	3501      	adds	r5, #1
 800733e:	e7f2      	b.n	8007326 <__libc_init_array+0x1e>
 8007340:	08007538 	.word	0x08007538
 8007344:	08007538 	.word	0x08007538
 8007348:	08007538 	.word	0x08007538
 800734c:	0800753c 	.word	0x0800753c

08007350 <malloc>:
 8007350:	4b02      	ldr	r3, [pc, #8]	; (800735c <malloc+0xc>)
 8007352:	4601      	mov	r1, r0
 8007354:	6818      	ldr	r0, [r3, #0]
 8007356:	f000 b861 	b.w	800741c <_malloc_r>
 800735a:	bf00      	nop
 800735c:	20000040 	.word	0x20000040

08007360 <free>:
 8007360:	4b02      	ldr	r3, [pc, #8]	; (800736c <free+0xc>)
 8007362:	4601      	mov	r1, r0
 8007364:	6818      	ldr	r0, [r3, #0]
 8007366:	f000 b80b 	b.w	8007380 <_free_r>
 800736a:	bf00      	nop
 800736c:	20000040 	.word	0x20000040

08007370 <memset>:
 8007370:	4402      	add	r2, r0
 8007372:	4603      	mov	r3, r0
 8007374:	4293      	cmp	r3, r2
 8007376:	d100      	bne.n	800737a <memset+0xa>
 8007378:	4770      	bx	lr
 800737a:	f803 1b01 	strb.w	r1, [r3], #1
 800737e:	e7f9      	b.n	8007374 <memset+0x4>

08007380 <_free_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4605      	mov	r5, r0
 8007384:	2900      	cmp	r1, #0
 8007386:	d045      	beq.n	8007414 <_free_r+0x94>
 8007388:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800738c:	1f0c      	subs	r4, r1, #4
 800738e:	2b00      	cmp	r3, #0
 8007390:	bfb8      	it	lt
 8007392:	18e4      	addlt	r4, r4, r3
 8007394:	f000 f8b0 	bl	80074f8 <__malloc_lock>
 8007398:	4a1f      	ldr	r2, [pc, #124]	; (8007418 <_free_r+0x98>)
 800739a:	6813      	ldr	r3, [r2, #0]
 800739c:	4610      	mov	r0, r2
 800739e:	b933      	cbnz	r3, 80073ae <_free_r+0x2e>
 80073a0:	6063      	str	r3, [r4, #4]
 80073a2:	6014      	str	r4, [r2, #0]
 80073a4:	4628      	mov	r0, r5
 80073a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073aa:	f000 b8a6 	b.w	80074fa <__malloc_unlock>
 80073ae:	42a3      	cmp	r3, r4
 80073b0:	d90c      	bls.n	80073cc <_free_r+0x4c>
 80073b2:	6821      	ldr	r1, [r4, #0]
 80073b4:	1862      	adds	r2, r4, r1
 80073b6:	4293      	cmp	r3, r2
 80073b8:	bf04      	itt	eq
 80073ba:	681a      	ldreq	r2, [r3, #0]
 80073bc:	685b      	ldreq	r3, [r3, #4]
 80073be:	6063      	str	r3, [r4, #4]
 80073c0:	bf04      	itt	eq
 80073c2:	1852      	addeq	r2, r2, r1
 80073c4:	6022      	streq	r2, [r4, #0]
 80073c6:	6004      	str	r4, [r0, #0]
 80073c8:	e7ec      	b.n	80073a4 <_free_r+0x24>
 80073ca:	4613      	mov	r3, r2
 80073cc:	685a      	ldr	r2, [r3, #4]
 80073ce:	b10a      	cbz	r2, 80073d4 <_free_r+0x54>
 80073d0:	42a2      	cmp	r2, r4
 80073d2:	d9fa      	bls.n	80073ca <_free_r+0x4a>
 80073d4:	6819      	ldr	r1, [r3, #0]
 80073d6:	1858      	adds	r0, r3, r1
 80073d8:	42a0      	cmp	r0, r4
 80073da:	d10b      	bne.n	80073f4 <_free_r+0x74>
 80073dc:	6820      	ldr	r0, [r4, #0]
 80073de:	4401      	add	r1, r0
 80073e0:	1858      	adds	r0, r3, r1
 80073e2:	4282      	cmp	r2, r0
 80073e4:	6019      	str	r1, [r3, #0]
 80073e6:	d1dd      	bne.n	80073a4 <_free_r+0x24>
 80073e8:	6810      	ldr	r0, [r2, #0]
 80073ea:	6852      	ldr	r2, [r2, #4]
 80073ec:	605a      	str	r2, [r3, #4]
 80073ee:	4401      	add	r1, r0
 80073f0:	6019      	str	r1, [r3, #0]
 80073f2:	e7d7      	b.n	80073a4 <_free_r+0x24>
 80073f4:	d902      	bls.n	80073fc <_free_r+0x7c>
 80073f6:	230c      	movs	r3, #12
 80073f8:	602b      	str	r3, [r5, #0]
 80073fa:	e7d3      	b.n	80073a4 <_free_r+0x24>
 80073fc:	6820      	ldr	r0, [r4, #0]
 80073fe:	1821      	adds	r1, r4, r0
 8007400:	428a      	cmp	r2, r1
 8007402:	bf04      	itt	eq
 8007404:	6811      	ldreq	r1, [r2, #0]
 8007406:	6852      	ldreq	r2, [r2, #4]
 8007408:	6062      	str	r2, [r4, #4]
 800740a:	bf04      	itt	eq
 800740c:	1809      	addeq	r1, r1, r0
 800740e:	6021      	streq	r1, [r4, #0]
 8007410:	605c      	str	r4, [r3, #4]
 8007412:	e7c7      	b.n	80073a4 <_free_r+0x24>
 8007414:	bd38      	pop	{r3, r4, r5, pc}
 8007416:	bf00      	nop
 8007418:	200004dc 	.word	0x200004dc

0800741c <_malloc_r>:
 800741c:	b570      	push	{r4, r5, r6, lr}
 800741e:	1ccd      	adds	r5, r1, #3
 8007420:	f025 0503 	bic.w	r5, r5, #3
 8007424:	3508      	adds	r5, #8
 8007426:	2d0c      	cmp	r5, #12
 8007428:	bf38      	it	cc
 800742a:	250c      	movcc	r5, #12
 800742c:	2d00      	cmp	r5, #0
 800742e:	4606      	mov	r6, r0
 8007430:	db01      	blt.n	8007436 <_malloc_r+0x1a>
 8007432:	42a9      	cmp	r1, r5
 8007434:	d903      	bls.n	800743e <_malloc_r+0x22>
 8007436:	230c      	movs	r3, #12
 8007438:	6033      	str	r3, [r6, #0]
 800743a:	2000      	movs	r0, #0
 800743c:	bd70      	pop	{r4, r5, r6, pc}
 800743e:	f000 f85b 	bl	80074f8 <__malloc_lock>
 8007442:	4a23      	ldr	r2, [pc, #140]	; (80074d0 <_malloc_r+0xb4>)
 8007444:	6814      	ldr	r4, [r2, #0]
 8007446:	4621      	mov	r1, r4
 8007448:	b991      	cbnz	r1, 8007470 <_malloc_r+0x54>
 800744a:	4c22      	ldr	r4, [pc, #136]	; (80074d4 <_malloc_r+0xb8>)
 800744c:	6823      	ldr	r3, [r4, #0]
 800744e:	b91b      	cbnz	r3, 8007458 <_malloc_r+0x3c>
 8007450:	4630      	mov	r0, r6
 8007452:	f000 f841 	bl	80074d8 <_sbrk_r>
 8007456:	6020      	str	r0, [r4, #0]
 8007458:	4629      	mov	r1, r5
 800745a:	4630      	mov	r0, r6
 800745c:	f000 f83c 	bl	80074d8 <_sbrk_r>
 8007460:	1c43      	adds	r3, r0, #1
 8007462:	d126      	bne.n	80074b2 <_malloc_r+0x96>
 8007464:	230c      	movs	r3, #12
 8007466:	6033      	str	r3, [r6, #0]
 8007468:	4630      	mov	r0, r6
 800746a:	f000 f846 	bl	80074fa <__malloc_unlock>
 800746e:	e7e4      	b.n	800743a <_malloc_r+0x1e>
 8007470:	680b      	ldr	r3, [r1, #0]
 8007472:	1b5b      	subs	r3, r3, r5
 8007474:	d41a      	bmi.n	80074ac <_malloc_r+0x90>
 8007476:	2b0b      	cmp	r3, #11
 8007478:	d90f      	bls.n	800749a <_malloc_r+0x7e>
 800747a:	600b      	str	r3, [r1, #0]
 800747c:	50cd      	str	r5, [r1, r3]
 800747e:	18cc      	adds	r4, r1, r3
 8007480:	4630      	mov	r0, r6
 8007482:	f000 f83a 	bl	80074fa <__malloc_unlock>
 8007486:	f104 000b 	add.w	r0, r4, #11
 800748a:	1d23      	adds	r3, r4, #4
 800748c:	f020 0007 	bic.w	r0, r0, #7
 8007490:	1ac3      	subs	r3, r0, r3
 8007492:	d01b      	beq.n	80074cc <_malloc_r+0xb0>
 8007494:	425a      	negs	r2, r3
 8007496:	50e2      	str	r2, [r4, r3]
 8007498:	bd70      	pop	{r4, r5, r6, pc}
 800749a:	428c      	cmp	r4, r1
 800749c:	bf0d      	iteet	eq
 800749e:	6863      	ldreq	r3, [r4, #4]
 80074a0:	684b      	ldrne	r3, [r1, #4]
 80074a2:	6063      	strne	r3, [r4, #4]
 80074a4:	6013      	streq	r3, [r2, #0]
 80074a6:	bf18      	it	ne
 80074a8:	460c      	movne	r4, r1
 80074aa:	e7e9      	b.n	8007480 <_malloc_r+0x64>
 80074ac:	460c      	mov	r4, r1
 80074ae:	6849      	ldr	r1, [r1, #4]
 80074b0:	e7ca      	b.n	8007448 <_malloc_r+0x2c>
 80074b2:	1cc4      	adds	r4, r0, #3
 80074b4:	f024 0403 	bic.w	r4, r4, #3
 80074b8:	42a0      	cmp	r0, r4
 80074ba:	d005      	beq.n	80074c8 <_malloc_r+0xac>
 80074bc:	1a21      	subs	r1, r4, r0
 80074be:	4630      	mov	r0, r6
 80074c0:	f000 f80a 	bl	80074d8 <_sbrk_r>
 80074c4:	3001      	adds	r0, #1
 80074c6:	d0cd      	beq.n	8007464 <_malloc_r+0x48>
 80074c8:	6025      	str	r5, [r4, #0]
 80074ca:	e7d9      	b.n	8007480 <_malloc_r+0x64>
 80074cc:	bd70      	pop	{r4, r5, r6, pc}
 80074ce:	bf00      	nop
 80074d0:	200004dc 	.word	0x200004dc
 80074d4:	200004e0 	.word	0x200004e0

080074d8 <_sbrk_r>:
 80074d8:	b538      	push	{r3, r4, r5, lr}
 80074da:	4c06      	ldr	r4, [pc, #24]	; (80074f4 <_sbrk_r+0x1c>)
 80074dc:	2300      	movs	r3, #0
 80074de:	4605      	mov	r5, r0
 80074e0:	4608      	mov	r0, r1
 80074e2:	6023      	str	r3, [r4, #0]
 80074e4:	f7ff f980 	bl	80067e8 <_sbrk>
 80074e8:	1c43      	adds	r3, r0, #1
 80074ea:	d102      	bne.n	80074f2 <_sbrk_r+0x1a>
 80074ec:	6823      	ldr	r3, [r4, #0]
 80074ee:	b103      	cbz	r3, 80074f2 <_sbrk_r+0x1a>
 80074f0:	602b      	str	r3, [r5, #0]
 80074f2:	bd38      	pop	{r3, r4, r5, pc}
 80074f4:	20000c6c 	.word	0x20000c6c

080074f8 <__malloc_lock>:
 80074f8:	4770      	bx	lr

080074fa <__malloc_unlock>:
 80074fa:	4770      	bx	lr

080074fc <_init>:
 80074fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074fe:	bf00      	nop
 8007500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007502:	bc08      	pop	{r3}
 8007504:	469e      	mov	lr, r3
 8007506:	4770      	bx	lr

08007508 <_fini>:
 8007508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750a:	bf00      	nop
 800750c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800750e:	bc08      	pop	{r3}
 8007510:	469e      	mov	lr, r3
 8007512:	4770      	bx	lr
