#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fadb9f04080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fadb9f041f0 .scope module, "matrix_load_comp_tb" "matrix_load_comp_tb" 3 4;
 .timescale -9 -12;
v0x600002fa1b90_0 .net "a_addr_out", 4 0, v0x600002fa0e10_0;  1 drivers
v0x600002fa1c20_0 .net "a_row_out", 255 0, v0x600002fa0ea0_0;  1 drivers
v0x600002fa1cb0_0 .net "alg_col", 4 0, v0x600002fae5b0_0;  1 drivers
v0x600002fa1d40_0 .net "alg_row", 4 0, v0x600002faed90_0;  1 drivers
v0x600002fa1dd0_0 .net "alg_val", 0 0, v0x600002faf0f0_0;  1 drivers
v0x600002fa1e60_0 .var "axiid", 1 0;
v0x600002fa1ef0_0 .var "axiiv", 0 0;
v0x600002fa1f80_0 .net "b_addr_out", 4 0, v0x600002fa1050_0;  1 drivers
v0x600002fa2010_0 .net "b_col_out", 255 0, v0x600002fa10e0_0;  1 drivers
v0x600002fa20a0_0 .var "clk", 0 0;
v0x600002fa2130_0 .net "complete", 0 0, v0x600002fa1290_0;  1 drivers
v0x600002fa21c0_0 .var "data_request", 0 0;
v0x600002fa2250_0 .net "dibit", 1 0, v0x600002fad050_0;  1 drivers
v0x600002fa22e0_0 .net "done", 0 0, v0x600002fae9a0_0;  1 drivers
v0x600002fa2370_0 .net "output_element", 7 0, v0x600002faebe0_0;  1 drivers
v0x600002fa2400_0 .net "requested_a_row", 4 0, v0x600002faee20_0;  1 drivers
v0x600002fa2490_0 .net "requested_b_col", 4 0, v0x600002fae640_0;  1 drivers
v0x600002fa2520_0 .var "rst", 0 0;
v0x600002fa25b0_0 .net "valid_data_out", 0 0, v0x600002fad950_0;  1 drivers
v0x600002fa2640_0 .net "valid_request", 0 0, v0x600002faec70_0;  1 drivers
v0x600002fa26d0_0 .net "valid_rows", 0 0, v0x600002fa1a70_0;  1 drivers
S_0x7fadb9f04360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 123, 3 123 0, S_0x7fadb9f041f0;
 .timescale -9 -12;
v0x600002fac120_0 .var/2s "i", 31 0;
S_0x7fadb9f044d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 125, 3 125 0, S_0x7fadb9f04360;
 .timescale -9 -12;
v0x600002fac090_0 .var/2s "j", 31 0;
S_0x7fadb9f04640 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 127, 3 127 0, S_0x7fadb9f044d0;
 .timescale -9 -12;
v0x600002fac000_0 .var/2s "k", 31 0;
S_0x7fadb9f047b0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 140, 3 140 0, S_0x7fadb9f041f0;
 .timescale -9 -12;
v0x600002fac2d0_0 .var/2s "a", 31 0;
S_0x7fadb9f04920 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 142, 3 142 0, S_0x7fadb9f047b0;
 .timescale -9 -12;
v0x600002fac240_0 .var/2s "b", 31 0;
S_0x7fadb9f04a90 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 144, 3 144 0, S_0x7fadb9f04920;
 .timescale -9 -12;
v0x600002fac1b0_0 .var/2s "c", 31 0;
S_0x7fadb9f04c00 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 3 161, 3 161 0, S_0x7fadb9f041f0;
 .timescale -9 -12;
v0x600002fac360_0 .var/2s "t", 31 0;
S_0x7fadb9f04d70 .scope module, "test_comp" "matrix_compiler" 3 90, 4 4 0, S_0x7fadb9f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inter_refclk";
    .port_info 1 /INPUT 1 "eth_refclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "valid_data_in";
    .port_info 4 /INPUT 5 "row_addr";
    .port_info 5 /INPUT 5 "col_addr";
    .port_info 6 /INPUT 8 "matrix_element";
    .port_info 7 /INPUT 1 "data_request";
    .port_info 8 /OUTPUT 2 "dibit";
    .port_info 9 /OUTPUT 1 "valid_data_out";
P_0x6000028a0000 .param/l "MAX_ELEMENT_SIZE" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x6000028a0040 .param/l "MAX_SIZE_A" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x6000028a0080 .param/l "MAX_SIZE_B" 0 4 6, +C4<00000000000000000000000000100000>;
v0x600002faccf0_0 .var "addra", 9 0;
v0x600002facd80_0 .var "addrb", 9 0;
v0x600002face10_0 .var "bram_rst", 0 0;
v0x600002facea0_0 .var "bram_tracker", 1023 0;
v0x600002facf30_0 .net "col_addr", 4 0, v0x600002fae5b0_0;  alias, 1 drivers
v0x600002facfc0_0 .net "data_request", 0 0, v0x600002fa21c0_0;  1 drivers
v0x600002fad050_0 .var "dibit", 1 0;
v0x600002fad0e0_0 .var "dina", 7 0;
v0x600002fad170_0 .net "doutb", 7 0, L_0x6000036a81c0;  1 drivers
v0x600002fad200_0 .var "downtime", 0 0;
v0x600002fad290_0 .var "element_counter", 1 0;
v0x600002fad320_0 .var "enb", 0 0;
v0x600002fad3b0_0 .net "eth_refclk", 0 0, v0x600002fa20a0_0;  1 drivers
v0x600002fad440_0 .net "inter_refclk", 0 0, v0x600002fa20a0_0;  alias, 1 drivers
v0x600002fad4d0_0 .var "loading", 0 0;
v0x600002fad560_0 .net "matrix_element", 7 0, v0x600002faebe0_0;  alias, 1 drivers
v0x600002fad5f0_0 .var "old", 0 0;
v0x600002fad680_0 .var "regceb", 0 0;
v0x600002fad710_0 .net "row_addr", 4 0, v0x600002faed90_0;  alias, 1 drivers
v0x600002fad7a0_0 .net "rst", 0 0, v0x600002fa2520_0;  1 drivers
v0x600002fad830_0 .var "transmit", 0 0;
v0x600002fad8c0_0 .net "valid_data_in", 0 0, v0x600002faf0f0_0;  alias, 1 drivers
v0x600002fad950_0 .var "valid_data_out", 0 0;
v0x600002fad9e0_0 .var "waiting", 0 0;
v0x600002fada70_0 .var "wea", 0 0;
E_0x6000013af510 .event edge, v0x600002fad290_0, v0x600002fac990_0, v0x600002fad7a0_0, v0x600002fad5f0_0;
S_0x7fadb9f04ee0 .scope module, "matrix_output" "xilinx_simple_dual_port_2_clock_ram" 4 142, 5 7 0, S_0x7fadb9f04d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 8 "doutb";
P_0x6000021ac000 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x6000021ac040 .param/l "RAM_DEPTH" 0 5 9, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0x6000021ac080 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x6000021ac0c0 .param/l "RAM_WIDTH" 0 5 8, +C4<00000000000000000000000000001000>;
v0x600002fac630 .array "BRAM", 0 1023, 7 0;
v0x600002fac6c0_0 .net "addra", 9 0, v0x600002faccf0_0;  1 drivers
v0x600002fac750_0 .net "addrb", 9 0, v0x600002facd80_0;  1 drivers
v0x600002fac7e0_0 .net "clka", 0 0, v0x600002fa20a0_0;  alias, 1 drivers
v0x600002fac870_0 .net "clkb", 0 0, v0x600002fa20a0_0;  alias, 1 drivers
v0x600002fac900_0 .net "dina", 7 0, v0x600002fad0e0_0;  1 drivers
v0x600002fac990_0 .net "doutb", 7 0, L_0x6000036a81c0;  alias, 1 drivers
v0x600002faca20_0 .net "enb", 0 0, v0x600002fad320_0;  1 drivers
v0x600002facab0_0 .var "ram_data", 7 0;
v0x600002facb40_0 .net "regceb", 0 0, v0x600002fad680_0;  1 drivers
v0x600002facbd0_0 .net "rstb", 0 0, v0x600002face10_0;  1 drivers
v0x600002facc60_0 .net "wea", 0 0, v0x600002fada70_0;  1 drivers
S_0x7fadb9f05050 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x7fadb9f04ee0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fadb9f05050
v0x600002fac480_0 .var/i "depth", 31 0;
TD_matrix_load_comp_tb.test_comp.matrix_output.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x600002fac480_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x600002fac480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600002fac480_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fadb9f051c0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x7fadb9f04ee0;
 .timescale -9 -12;
v0x600002fac510_0 .var/i "ram_index", 31 0;
S_0x7fadb9f05330 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x7fadb9f04ee0;
 .timescale -9 -12;
L_0x6000036a81c0 .functor BUFZ 8, v0x600002fac5a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002fac5a0_0 .var "doutb_reg", 7 0;
E_0x6000013af300 .event posedge, v0x600002fac7e0_0;
S_0x7fadb9f054a0 .scope module, "test_iter" "iter_control" 3 66, 6 4 0, S_0x7fadb9f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "complete";
    .port_info 3 /INPUT 256 "matA_row";
    .port_info 4 /INPUT 256 "matB_col";
    .port_info 5 /INPUT 5 "row_in";
    .port_info 6 /INPUT 5 "col_in";
    .port_info 7 /INPUT 1 "val_rows";
    .port_info 8 /OUTPUT 5 "row_req";
    .port_info 9 /OUTPUT 5 "col_req";
    .port_info 10 /OUTPUT 1 "new_request";
    .port_info 11 /OUTPUT 5 "row_out";
    .port_info 12 /OUTPUT 5 "col_out";
    .port_info 13 /OUTPUT 8 "matrix_val";
    .port_info 14 /OUTPUT 1 "valid_out";
    .port_info 15 /OUTPUT 1 "done";
v0x600002fae370_0 .var "addr_col", 4 0;
v0x600002fae400_0 .var "addr_row", 4 0;
v0x600002fae490_0 .net "clk_in", 0 0, v0x600002fa20a0_0;  alias, 1 drivers
v0x600002fae520_0 .net "col_in", 4 0, v0x600002fa1050_0;  alias, 1 drivers
v0x600002fae5b0_0 .var "col_out", 4 0;
v0x600002fae640_0 .var "col_req", 4 0;
v0x600002fae6d0_0 .var "col_store", 255 0;
v0x600002fae760_0 .net "complete", 0 0, v0x600002fa1290_0;  alias, 1 drivers
v0x600002fae7f0_0 .var "complete_old", 0 0;
v0x600002fae880_0 .var "compute_val", 0 0;
v0x600002fae910_0 .var "control_state", 1 0;
v0x600002fae9a0_0 .var "done", 0 0;
v0x600002faea30_0 .net "element_out", 7 0, L_0x600002cac000;  1 drivers
v0x600002faeac0_0 .net "matA_row", 255 0, v0x600002fa0ea0_0;  alias, 1 drivers
v0x600002faeb50_0 .net "matB_col", 255 0, v0x600002fa10e0_0;  alias, 1 drivers
v0x600002faebe0_0 .var "matrix_val", 7 0;
v0x600002faec70_0 .var "new_request", 0 0;
v0x600002faed00_0 .net "row_in", 4 0, v0x600002fa0e10_0;  alias, 1 drivers
v0x600002faed90_0 .var "row_out", 4 0;
v0x600002faee20_0 .var "row_req", 4 0;
v0x600002faeeb0_0 .var "row_store", 255 0;
v0x600002faef40_0 .net "rst_in", 0 0, v0x600002fa2520_0;  alias, 1 drivers
v0x600002faefd0_0 .net "val_out", 0 0, v0x600002fadd40_0;  1 drivers
v0x600002faf060_0 .net "val_rows", 0 0, v0x600002fa1a70_0;  alias, 1 drivers
v0x600002faf0f0_0 .var "valid_out", 0 0;
S_0x7fadb9f05790 .scope module, "dot_prod" "iter_parallel" 6 41, 7 4 0, S_0x7fadb9f054a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 256 "row1";
    .port_info 1 /INPUT 256 "col2";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "axiov";
    .port_info 6 /OUTPUT 8 "axiod";
v0x600002fadc20_0 .net "axiiv", 0 0, v0x600002fae880_0;  1 drivers
v0x600002fadcb0_0 .net "axiod", 7 0, L_0x600002cac000;  alias, 1 drivers
v0x600002fadd40_0 .var "axiov", 0 0;
v0x600002faddd0_0 .net "clk", 0 0, v0x600002fa20a0_0;  alias, 1 drivers
v0x600002fade60_0 .net "col2", 255 0, v0x600002fae6d0_0;  1 drivers
v0x600002fadef0_0 .var "col_buff", 255 0;
v0x600002fadf80_0 .var "count", 5 0;
v0x600002fae010_0 .var "iter_state", 1 0;
v0x600002fae0a0_0 .var "prods", 255 0;
v0x600002fae130_0 .net "row1", 255 0, v0x600002faeeb0_0;  1 drivers
v0x600002fae1c0_0 .var "row_buff", 255 0;
v0x600002fae250_0 .net "rst", 0 0, v0x600002fa2520_0;  alias, 1 drivers
v0x600002fae2e0_0 .var "sums", 255 0;
E_0x6000013af390 .event edge, v0x600002fae0a0_0, v0x600002fae2e0_0;
L_0x600002cac000 .part v0x600002fae2e0_0, 248, 8;
S_0x7fadb9f05900 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 7 40, 7 40 0, S_0x7fadb9f05790;
 .timescale -9 -12;
v0x600002fadb00_0 .var/2s "i", 31 0;
S_0x7fadb9f05a70 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 7 57, 7 57 0, S_0x7fadb9f05790;
 .timescale -9 -12;
v0x600002fadb90_0 .var/2s "j", 31 0;
S_0x7fadb9f05be0 .scope module, "uut" "matrix_loader" 3 22, 8 7 0, S_0x7fadb9f041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inter_refclk";
    .port_info 1 /INPUT 1 "eth_refclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "axiiv";
    .port_info 4 /INPUT 2 "axiid";
    .port_info 5 /INPUT 1 "valid_request";
    .port_info 6 /INPUT 5 "requested_a_row";
    .port_info 7 /INPUT 5 "requested_b_col";
    .port_info 8 /OUTPUT 1 "valid_out";
    .port_info 9 /OUTPUT 5 "a_addr_out";
    .port_info 10 /OUTPUT 5 "b_addr_out";
    .port_info 11 /OUTPUT 256 "a_row_out";
    .port_info 12 /OUTPUT 256 "b_col_out";
    .port_info 13 /OUTPUT 1 "complete";
P_0x6000028a00c0 .param/l "MAX_ELEMENT_SIZE" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x6000028a0100 .param/l "MAX_SIZE_A" 0 8 8, +C4<00000000000000000000000000100000>;
P_0x6000028a0140 .param/l "MAX_SIZE_B" 0 8 9, +C4<00000000000000000000000000100000>;
v0x600002fa03f0_0 .var "A", 0 0;
v0x600002fa0480_0 .var "A_addr_buffer", 9 0;
v0x600002fa0510_0 .var "A_addra", 4 0;
v0x600002fa05a0_0 .var "A_addrb", 4 0;
v0x600002fa0630_0 .var "A_dina", 255 0;
v0x600002fa06c0_0 .net "A_dout", 255 0, L_0x6000036a8070;  1 drivers
v0x600002fa0750_0 .var "A_enb", 0 0;
v0x600002fa07e0_0 .var "A_regceb", 0 0;
v0x600002fa0870_0 .var "A_wea", 0 0;
v0x600002fa0900_0 .var "B", 0 0;
v0x600002fa0990_0 .var "B_addr_buffer", 9 0;
v0x600002fa0a20_0 .var "B_addra", 4 0;
v0x600002fa0ab0_0 .var "B_addrb", 4 0;
v0x600002fa0b40_0 .var "B_dina", 255 0;
v0x600002fa0bd0_0 .net "B_dout", 255 0, L_0x6000036a8150;  1 drivers
v0x600002fa0c60_0 .var "B_enb", 0 0;
v0x600002fa0cf0_0 .var "B_regceb", 0 0;
v0x600002fa0d80_0 .var "B_wea", 0 0;
v0x600002fa0e10_0 .var "a_addr_out", 4 0;
v0x600002fa0ea0_0 .var "a_row_out", 255 0;
v0x600002fa0f30_0 .net "axiid", 1 0, v0x600002fa1e60_0;  1 drivers
v0x600002fa0fc0_0 .net "axiiv", 0 0, v0x600002fa1ef0_0;  1 drivers
v0x600002fa1050_0 .var "b_addr_out", 4 0;
v0x600002fa10e0_0 .var "b_col_out", 255 0;
v0x600002fa1170_0 .var "bad", 0 0;
v0x600002fa1200_0 .var "bram_rst", 0 0;
v0x600002fa1290_0 .var "complete", 0 0;
v0x600002fa1320_0 .var "downtime", 0 0;
v0x600002fa13b0_0 .var "element_buffer", 5 0;
v0x600002fa1440_0 .var "element_counter", 1 0;
v0x600002fa14d0_0 .net "eth_refclk", 0 0, v0x600002fa20a0_0;  alias, 1 drivers
v0x600002fa1560_0 .net "inter_refclk", 0 0, v0x600002fa20a0_0;  alias, 1 drivers
v0x600002fa15f0_0 .var "loading", 0 0;
v0x600002fa1680_0 .var "matrix_counter", 9 0;
v0x600002fa1710_0 .net "requested_a_row", 4 0, v0x600002faee20_0;  alias, 1 drivers
v0x600002fa17a0_0 .net "requested_b_col", 4 0, v0x600002fae640_0;  alias, 1 drivers
v0x600002fa1830_0 .var "row_buffer", 255 0;
v0x600002fa18c0_0 .net "rst", 0 0, v0x600002fa2520_0;  alias, 1 drivers
v0x600002fa1950_0 .var "transmitting", 0 0;
v0x600002fa19e0_0 .var "valid_data_buffer", 1 0;
v0x600002fa1a70_0 .var "valid_out", 0 0;
v0x600002fa1b00_0 .net "valid_request", 0 0, v0x600002faec70_0;  alias, 1 drivers
E_0x6000013af8d0 .event edge, v0x600002fad7a0_0, v0x600002fa1170_0, v0x600002faee20_0, v0x600002fae640_0;
S_0x7fadb9f05ea0 .scope module, "Matrix_A_BRAM" "xilinx_simple_dual_port_2_clock_ram" 8 220, 5 7 0, S_0x7fadb9f05be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 5 "addrb";
    .port_info 2 /INPUT 256 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 256 "doutb";
P_0x6000021ac300 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x6000021ac340 .param/l "RAM_DEPTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x6000021ac380 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x6000021ac3c0 .param/l "RAM_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v0x600002faf3c0 .array "BRAM", 0 31, 255 0;
v0x600002faf450_0 .net "addra", 4 0, v0x600002fa0510_0;  1 drivers
v0x600002faf4e0_0 .net "addrb", 4 0, v0x600002fa05a0_0;  1 drivers
v0x600002faf570_0 .net "clka", 0 0, v0x600002fa20a0_0;  alias, 1 drivers
v0x600002faf600_0 .net "clkb", 0 0, v0x600002fa20a0_0;  alias, 1 drivers
v0x600002faf690_0 .net "dina", 255 0, v0x600002fa0630_0;  1 drivers
v0x600002faf720_0 .net "doutb", 255 0, L_0x6000036a8070;  alias, 1 drivers
v0x600002faf7b0_0 .net "enb", 0 0, v0x600002fa0750_0;  1 drivers
v0x600002faf840_0 .var "ram_data", 255 0;
v0x600002faf8d0_0 .net "regceb", 0 0, v0x600002fa07e0_0;  1 drivers
v0x600002faf960_0 .net "rstb", 0 0, v0x600002fa2520_0;  alias, 1 drivers
v0x600002faf9f0_0 .net "wea", 0 0, v0x600002fa0870_0;  1 drivers
S_0x7fadb9f06010 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x7fadb9f05ea0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fadb9f06010
v0x600002faf210_0 .var/i "depth", 31 0;
TD_matrix_load_comp_tb.uut.Matrix_A_BRAM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x600002faf210_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x600002faf210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600002faf210_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x7fadb9f06180 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x7fadb9f05ea0;
 .timescale -9 -12;
v0x600002faf2a0_0 .var/i "ram_index", 31 0;
S_0x7fadb9f062f0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x7fadb9f05ea0;
 .timescale -9 -12;
L_0x6000036a8070 .functor BUFZ 256, v0x600002faf330_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002faf330_0 .var "doutb_reg", 255 0;
S_0x7fadb9f06460 .scope module, "Matrix_B_BRAM" "xilinx_simple_dual_port_2_clock_ram" 8 239, 5 7 0, S_0x7fadb9f05be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 5 "addrb";
    .port_info 2 /INPUT 256 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 256 "doutb";
P_0x6000021ac400 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x6000021ac440 .param/l "RAM_DEPTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x6000021ac480 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x6000021ac4c0 .param/l "RAM_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v0x600002fafcc0 .array "BRAM", 0 31, 255 0;
v0x600002fafd50_0 .net "addra", 4 0, v0x600002fa0a20_0;  1 drivers
v0x600002fafde0_0 .net "addrb", 4 0, v0x600002fa0ab0_0;  1 drivers
v0x600002fafe70_0 .net "clka", 0 0, v0x600002fa20a0_0;  alias, 1 drivers
v0x600002faff00_0 .net "clkb", 0 0, v0x600002fa20a0_0;  alias, 1 drivers
v0x600002fa0000_0 .net "dina", 255 0, v0x600002fa0b40_0;  1 drivers
v0x600002fa0090_0 .net "doutb", 255 0, L_0x6000036a8150;  alias, 1 drivers
v0x600002fa0120_0 .net "enb", 0 0, v0x600002fa0c60_0;  1 drivers
v0x600002fa01b0_0 .var "ram_data", 255 0;
v0x600002fa0240_0 .net "regceb", 0 0, v0x600002fa0cf0_0;  1 drivers
v0x600002fa02d0_0 .net "rstb", 0 0, v0x600002fa2520_0;  alias, 1 drivers
v0x600002fa0360_0 .net "wea", 0 0, v0x600002fa0d80_0;  1 drivers
S_0x7fadb9f065d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x7fadb9f06460;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fadb9f065d0
v0x600002fafb10_0 .var/i "depth", 31 0;
TD_matrix_load_comp_tb.uut.Matrix_B_BRAM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x600002fafb10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x600002fafb10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600002fafb10_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x7fadb9f06740 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x7fadb9f06460;
 .timescale -9 -12;
v0x600002fafba0_0 .var/i "ram_index", 31 0;
S_0x7fadb9f068b0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x7fadb9f06460;
 .timescale -9 -12;
L_0x6000036a8150 .functor BUFZ 256, v0x600002fafc30_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002fafc30_0 .var "doutb_reg", 255 0;
    .scope S_0x7fadb9f06180;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002faf2a0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x600002faf2a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002faf2a0_0;
    %store/vec4a v0x600002faf3c0, 4, 0;
    %load/vec4 v0x600002faf2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002faf2a0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x7fadb9f062f0;
T_4 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002faf330_0, 0, 256;
    %end;
    .thread T_4, $init;
    .scope S_0x7fadb9f062f0;
T_5 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002faf960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002faf330_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002faf8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600002faf840_0;
    %assign/vec4 v0x600002faf330_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fadb9f05ea0;
T_6 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002faf840_0, 0, 256;
    %end;
    .thread T_6, $init;
    .scope S_0x7fadb9f05ea0;
T_7 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002faf9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x600002faf690_0;
    %load/vec4 v0x600002faf450_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002faf3c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fadb9f05ea0;
T_8 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002faf7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x600002faf4e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002faf3c0, 4;
    %assign/vec4 v0x600002faf840_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fadb9f06740;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fafba0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x600002fafba0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002fafba0_0;
    %store/vec4a v0x600002fafcc0, 4, 0;
    %load/vec4 v0x600002fafba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fafba0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x7fadb9f068b0;
T_10 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002fafc30_0, 0, 256;
    %end;
    .thread T_10, $init;
    .scope S_0x7fadb9f068b0;
T_11 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002fa02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002fafc30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002fa0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002fa01b0_0;
    %assign/vec4 v0x600002fafc30_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fadb9f06460;
T_12 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002fa01b0_0, 0, 256;
    %end;
    .thread T_12, $init;
    .scope S_0x7fadb9f06460;
T_13 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002fa0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x600002fa0000_0;
    %load/vec4 v0x600002fafd50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fafcc0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fadb9f06460;
T_14 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002fa0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x600002fafde0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002fafcc0, 4;
    %assign/vec4 v0x600002fa01b0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fadb9f05be0;
T_15 ;
Ewait_0 .event/or E_0x6000013af8d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x600002fa18c0_0;
    %load/vec4 v0x600002fa1170_0;
    %or;
    %store/vec4 v0x600002fa1200_0, 0, 1;
    %load/vec4 v0x600002fa1710_0;
    %store/vec4 v0x600002fa05a0_0, 0, 5;
    %load/vec4 v0x600002fa17a0_0;
    %store/vec4 v0x600002fa0ab0_0, 0, 5;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fadb9f05be0;
T_16 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002fa18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa1320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa15f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fa1440_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600002fa1680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa03f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa1290_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002fa1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002fa0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa1320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa15f0_0, 0;
    %load/vec4 v0x600002fa0f30_0;
    %concati/vec4 0, 0, 254;
    %assign/vec4 v0x600002fa1830_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x600002fa1680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa03f0_0, 0;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa1290_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x600002fa15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002fa0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x600002fa1440_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.10, 4;
    %load/vec4 v0x600002fa1680_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600002fa1680_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fa1440_0, 0;
    %load/vec4 v0x600002fa03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %load/vec4 v0x600002fa1830_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x600002fa13b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fa0f30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002fa0630_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x600002fa0510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa0870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa03f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa0900_0, 0;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v0x600002fa0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %load/vec4 v0x600002fa1830_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x600002fa13b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fa0f30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002fa0b40_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa0d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa15f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa1950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0900_0, 0;
T_16.16 ;
T_16.15 ;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa1290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fa1440_0, 0;
    %load/vec4 v0x600002fa1680_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x600002fa1680_0, 0;
    %load/vec4 v0x600002fa1680_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.18, 4;
    %load/vec4 v0x600002fa03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.20, 8;
    %load/vec4 v0x600002fa1830_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x600002fa13b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fa0f30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002fa0630_0, 0;
    %load/vec4 v0x600002fa1680_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %div;
    %pad/u 5;
    %assign/vec4 v0x600002fa0510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa0870_0, 0;
    %jmp T_16.21;
T_16.20 ;
    %load/vec4 v0x600002fa0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %load/vec4 v0x600002fa1830_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x600002fa13b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002fa0f30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002fa0b40_0, 0;
    %load/vec4 v0x600002fa1680_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %div;
    %pad/u 5;
    %assign/vec4 v0x600002fa0a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa0d80_0, 0;
T_16.22 ;
T_16.21 ;
    %jmp T_16.19;
T_16.18 ;
    %load/vec4 v0x600002fa13b0_0;
    %load/vec4 v0x600002fa0f30_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x600002fa1680_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %sub;
    %pad/u 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x600002fa1830_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0d80_0, 0;
T_16.19 ;
T_16.13 ;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x600002fa1440_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002fa1440_0, 0;
    %load/vec4 v0x600002fa0f30_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x600002fa1440_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x600002fa13b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0d80_0, 0;
T_16.11 ;
T_16.8 ;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002fa1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0d80_0, 0;
T_16.24 ;
T_16.7 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fadb9f05be0;
T_17 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002fa18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fa05a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa07e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fa0ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa1a70_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002fa1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa0750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa07e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa0c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa0cf0_0, 0;
    %load/vec4 v0x600002fa1710_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002fa0480_0, 4, 5;
    %load/vec4 v0x600002fa0480_0;
    %parti/s 5, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002fa0480_0, 4, 5;
    %load/vec4 v0x600002fa0480_0;
    %parti/s 5, 5, 4;
    %assign/vec4 v0x600002fa0e10_0, 0;
    %load/vec4 v0x600002fa17a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002fa0990_0, 4, 5;
    %load/vec4 v0x600002fa0990_0;
    %parti/s 5, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002fa0990_0, 4, 5;
    %load/vec4 v0x600002fa0990_0;
    %parti/s 5, 5, 4;
    %assign/vec4 v0x600002fa1050_0, 0;
    %load/vec4 v0x600002fa1b00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002fa19e0_0, 4, 5;
    %load/vec4 v0x600002fa19e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002fa19e0_0, 4, 5;
    %load/vec4 v0x600002fa19e0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x600002fa1a70_0, 0;
    %load/vec4 v0x600002fa06c0_0;
    %assign/vec4 v0x600002fa0ea0_0, 0;
    %load/vec4 v0x600002fa0bd0_0;
    %assign/vec4 v0x600002fa10e0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fa05a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa07e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fa0ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa0cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa1a70_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fadb9f05790;
T_18 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002fae250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fadd40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600002fadf80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fae010_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002fae010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x600002fadc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002fae130_0;
    %assign/vec4 v0x600002fae1c0_0, 0;
    %load/vec4 v0x600002fade60_0;
    %assign/vec4 v0x600002fadef0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002fae010_0, 0;
T_18.4 ;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x600002fae010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.6, 4;
    %fork t_1, S_0x7fadb9f05900;
    %jmp t_0;
    .scope S_0x7fadb9f05900;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fadb00_0, 0, 32;
T_18.8 ;
    %load/vec4 v0x600002fadb00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.9, 5;
    %load/vec4 v0x600002fae1c0_0;
    %load/vec4 v0x600002fadb00_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x600002fadef0_0;
    %load/vec4 v0x600002fadb00_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %mul;
    %ix/load 5, 0, 0;
    %load/vec4 v0x600002fadb00_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x600002fae0a0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002fadb00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600002fadb00_0, 0, 32;
    %jmp T_18.8;
T_18.9 ;
    %end;
    .scope S_0x7fadb9f05790;
t_0 %join;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002fae010_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002fae010_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fadd40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600002fae010_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fadd40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600002fadf80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fae010_0, 0;
T_18.11 ;
T_18.7 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fadb9f05790;
T_19 ;
    %wait E_0x6000013af390;
    %load/vec4 v0x600002fae0a0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002fae2e0_0, 4, 8;
    %fork t_3, S_0x7fadb9f05a70;
    %jmp t_2;
    .scope S_0x7fadb9f05a70;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002fadb90_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x600002fadb90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x600002fae2e0_0;
    %load/vec4 v0x600002fadb90_0;
    %subi 1, 0, 32;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x600002fae0a0_0;
    %load/vec4 v0x600002fadb90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %add;
    %load/vec4 v0x600002fadb90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x600002fae2e0_0, 4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002fadb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600002fadb90_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_0x7fadb9f05790;
t_2 %join;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fadb9f054a0;
T_20 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002fae760_0;
    %assign/vec4 v0x600002fae7f0_0, 0;
    %load/vec4 v0x600002faef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fae400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fae370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002faed90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fae5b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002faee20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fae640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fae9a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002faebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002faf0f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fae910_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002fae910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002fae7f0_0;
    %nor/r;
    %and;
    %load/vec4 v0x600002fae760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002fae910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002faee20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fae640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002faec70_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x600002fae910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002faf0f0_0, 0;
    %load/vec4 v0x600002faf060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002fae910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fae880_0, 0;
    %load/vec4 v0x600002faed00_0;
    %assign/vec4 v0x600002fae400_0, 0;
    %load/vec4 v0x600002fae520_0;
    %assign/vec4 v0x600002fae370_0, 0;
    %load/vec4 v0x600002faeac0_0;
    %assign/vec4 v0x600002faeeb0_0, 0;
    %load/vec4 v0x600002faeb50_0;
    %assign/vec4 v0x600002fae6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002faec70_0, 0;
T_20.6 ;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x600002fae910_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fae880_0, 0;
    %load/vec4 v0x600002faefd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0x600002faea30_0;
    %assign/vec4 v0x600002faebe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002faf0f0_0, 0;
    %load/vec4 v0x600002fae400_0;
    %assign/vec4 v0x600002faed90_0, 0;
    %load/vec4 v0x600002fae370_0;
    %assign/vec4 v0x600002fae5b0_0, 0;
    %load/vec4 v0x600002fae370_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.12, 5;
    %load/vec4 v0x600002fae400_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fae9a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fae910_0, 0;
    %jmp T_20.15;
T_20.14 ;
    %load/vec4 v0x600002fae400_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002faee20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fae640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002faec70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002fae910_0, 0;
T_20.15 ;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x600002fae400_0;
    %assign/vec4 v0x600002faee20_0, 0;
    %load/vec4 v0x600002fae370_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002fae640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002faec70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002fae910_0, 0;
T_20.13 ;
T_20.10 ;
T_20.8 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fadb9f051c0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fac510_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x600002fac510_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002fac510_0;
    %store/vec4a v0x600002fac630, 4, 0;
    %load/vec4 v0x600002fac510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fac510_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x7fadb9f05330;
T_22 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002fac5a0_0, 0, 8;
    %end;
    .thread T_22, $init;
    .scope S_0x7fadb9f05330;
T_23 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002facbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fac5a0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002facb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002facab0_0;
    %assign/vec4 v0x600002fac5a0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fadb9f04ee0;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002facab0_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_0x7fadb9f04ee0;
T_25 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002facc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x600002fac900_0;
    %load/vec4 v0x600002fac6c0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fac630, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fadb9f04ee0;
T_26 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002faca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x600002fac750_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x600002fac630, 4;
    %assign/vec4 v0x600002facab0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fadb9f04d70;
T_27 ;
Ewait_1 .event/or E_0x6000013af510, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x600002fad170_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x600002fad290_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %part/s 2;
    %store/vec4 v0x600002fad050_0, 0, 2;
    %load/vec4 v0x600002fad7a0_0;
    %load/vec4 v0x600002fad5f0_0;
    %or;
    %store/vec4 v0x600002face10_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fadb9f04d70;
T_28 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002fad7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fad200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fada70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad680_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x600002facea0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600002fad200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x600002fad8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fad4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fada70_0, 0;
    %load/vec4 v0x600002fad560_0;
    %assign/vec4 v0x600002fad0e0_0, 0;
    %load/vec4 v0x600002fad710_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x600002facf30_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x600002faccf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x600002fad710_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x600002facf30_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x600002facea0_0, 4, 5;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fada70_0, 0;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x600002fad4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002fad8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fada70_0, 0;
    %load/vec4 v0x600002fad560_0;
    %assign/vec4 v0x600002fad0e0_0, 0;
    %load/vec4 v0x600002fad710_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x600002facf30_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x600002faccf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x600002fad710_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x600002facf30_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x600002facea0_0, 4, 5;
    %jmp T_28.9;
T_28.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fada70_0, 0;
T_28.9 ;
    %load/vec4 v0x600002facea0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fad9e0_0, 0;
T_28.10 ;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x600002fad9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fada70_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x600002facea0_0, 0;
    %jmp T_28.13;
T_28.12 ;
    %load/vec4 v0x600002fad830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fada70_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x600002facea0_0, 0;
T_28.14 ;
T_28.13 ;
T_28.7 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fadb9f04d70;
T_29 ;
    %wait E_0x6000013af300;
    %load/vec4 v0x600002fad7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad680_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600002facd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad5f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002fad290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad950_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600002fad9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600002facd80_0, 0;
    %load/vec4 v0x600002facfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fad830_0, 0;
T_29.4 ;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x600002fad830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fad320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fad680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fad950_0, 0;
    %load/vec4 v0x600002fad290_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_29.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_29.9, 8;
T_29.8 ; End of true expr.
    %load/vec4 v0x600002fad290_0;
    %addi 1, 0, 2;
    %jmp/0 T_29.9, 8;
 ; End of false expr.
    %blend;
T_29.9;
    %assign/vec4 v0x600002fad290_0, 0;
    %load/vec4 v0x600002fad290_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.10, 4;
    %load/vec4 v0x600002facd80_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x600002facd80_0, 0;
T_29.10 ;
    %load/vec4 v0x600002facd80_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_29.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fad5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fad200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad830_0, 0;
T_29.12 ;
    %jmp T_29.7;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad680_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600002facd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fad950_0, 0;
T_29.7 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fadb9f041f0;
T_30 ;
    %delay 10000, 0;
    %load/vec4 v0x600002fa20a0_0;
    %nor/r;
    %store/vec4 v0x600002fa20a0_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fadb9f041f0;
T_31 ;
    %vpi_call/w 3 110 "$dumpfile", "matrix_load_comp.vcd" {0 0 0};
    %vpi_call/w 3 111 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fadb9f041f0 {0 0 0};
    %vpi_call/w 3 112 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fa20a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fa2520_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fa2520_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fa2520_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %fork t_5, S_0x7fadb9f04360;
    %jmp t_4;
    .scope S_0x7fadb9f04360;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fac120_0, 0, 32;
T_31.0 ;
    %load/vec4 v0x600002fac120_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_31.1, 5;
    %fork t_7, S_0x7fadb9f044d0;
    %jmp t_6;
    .scope S_0x7fadb9f044d0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fac090_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x600002fac090_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_31.3, 5;
    %fork t_9, S_0x7fadb9f04640;
    %jmp t_8;
    .scope S_0x7fadb9f04640;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fac000_0, 0, 32;
T_31.4 ;
    %load/vec4 v0x600002fac000_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_31.5, 5;
    %load/vec4 v0x600002fac120_0;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x600002fac090_0;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fa1ef0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002fa1e60_0, 0, 2;
    %jmp T_31.7;
T_31.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002fa1e60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fa1ef0_0, 0, 1;
T_31.7 ;
    %delay 20000, 0;
    %load/vec4 v0x600002fac000_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002fac000_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %end;
    .scope S_0x7fadb9f044d0;
t_8 %join;
    %load/vec4 v0x600002fac090_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002fac090_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %end;
    .scope S_0x7fadb9f04360;
t_6 %join;
    %load/vec4 v0x600002fac120_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002fac120_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %end;
    .scope S_0x7fadb9f041f0;
t_4 %join;
    %fork t_11, S_0x7fadb9f047b0;
    %jmp t_10;
    .scope S_0x7fadb9f047b0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fac2d0_0, 0, 32;
T_31.8 ;
    %load/vec4 v0x600002fac2d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_31.9, 5;
    %fork t_13, S_0x7fadb9f04920;
    %jmp t_12;
    .scope S_0x7fadb9f04920;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fac240_0, 0, 32;
T_31.10 ;
    %load/vec4 v0x600002fac240_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_31.11, 5;
    %fork t_15, S_0x7fadb9f04a90;
    %jmp t_14;
    .scope S_0x7fadb9f04a90;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fac1b0_0, 0, 32;
T_31.12 ;
    %load/vec4 v0x600002fac1b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_31.13, 5;
    %load/vec4 v0x600002fac2d0_0;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x600002fac240_0;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fa1ef0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002fa1e60_0, 0, 2;
    %jmp T_31.15;
T_31.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002fa1e60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fa1ef0_0, 0, 1;
T_31.15 ;
    %delay 20000, 0;
    %load/vec4 v0x600002fac1b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002fac1b0_0, 0, 32;
    %jmp T_31.12;
T_31.13 ;
    %end;
    .scope S_0x7fadb9f04920;
t_14 %join;
    %load/vec4 v0x600002fac240_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002fac240_0, 0, 32;
    %jmp T_31.10;
T_31.11 ;
    %end;
    .scope S_0x7fadb9f047b0;
t_12 %join;
    %load/vec4 v0x600002fac2d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002fac2d0_0, 0, 32;
    %jmp T_31.8;
T_31.9 ;
    %end;
    .scope S_0x7fadb9f041f0;
t_10 %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002fa1e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fa1ef0_0, 0, 1;
    %delay 20000, 0;
    %fork t_17, S_0x7fadb9f04c00;
    %jmp t_16;
    .scope S_0x7fadb9f04c00;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fac360_0, 0, 32;
T_31.16 ;
    %load/vec4 v0x600002fac360_0;
    %cmpi/s 5000, 0, 32;
    %jmp/0xz T_31.17, 5;
    %delay 20000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002fac360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600002fac360_0, 0, 32;
    %jmp T_31.16;
T_31.17 ;
    %end;
    .scope S_0x7fadb9f041f0;
t_16 %join;
    %vpi_call/w 3 165 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 166 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "sim/matrix_load_comp_tb.sv";
    "src/matrix_compiler.sv";
    "src/xilinx_simple_dual_port_2_clock_ram.v";
    "src/iter_control.sv";
    "src/iter_parallel.sv";
    "src/matrix_loader.sv";
