 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_out
Version: K-2015.06-SP2
Date   : Wed Mar 19 20:32:13 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__36_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__36_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__36_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__33_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__33_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__33_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__31_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__29_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__29_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__28_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__28_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__27_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__27_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__11_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__11_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__10_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__10_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__9_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__9_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__8_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__8_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__7_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__7_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__6_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__5_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__4_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__3_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__3_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__2_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__2_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__1_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__1_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_44__0_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__0_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__30_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__29_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__29_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__26_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__26_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__24_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__22_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__21_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__20_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__18_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__14_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__14_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__12_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__12_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__10_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__10_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__8_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__8_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__6_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__4_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__3_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__3_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_45__2_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__2_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__35_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__35_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__35_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__32_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__32_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__32_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__31_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__30_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__27_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__27_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__25_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__25_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__24_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__22_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__21_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__20_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__19_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__16_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__15_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__15_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__13_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__13_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__12_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__12_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__11_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__11_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__9_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__9_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__7_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__7_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__5_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__3_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__3_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_46__1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_46__1_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_46__1_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__34_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__34_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__34_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__32_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__32_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__32_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__30_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__28_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__28_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__27_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__27_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__24_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__23_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__23_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__22_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__21_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__20_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__19_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__18_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__17_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__17_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__16_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__15_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__15_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__14_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__14_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__13_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__13_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__12_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__12_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__10_/E (EDFQD1)                     0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__10_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__7_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__7_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__6_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__5_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_47__3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U1823/Z (BUFFD2)                                  0.421     0.267      0.907 r
  n1794 (net)                   78        0.148               0.000      0.907 r
  memory_reg_47__3_/E (EDFQD1)                      0.421     0.000      0.907 r
  data arrival time                                                      0.907

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_47__3_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.907
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__35_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__35_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__35_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__30_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__26_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__26_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__25_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__25_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__24_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__23_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__23_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__22_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__21_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__20_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__19_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__18_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__17_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__17_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__16_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__15_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__15_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__14_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__14_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__13_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__13_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_44__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_44__12_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_44__12_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_45__13_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__13_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_45__11_/E (EDFQD1)                     0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__11_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_45__9_/E (EDFQD1)                      0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__9_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_45__7_/E (EDFQD1)                      0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__7_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory_reg_45__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.010     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U1809/Z (OR2D1)                                   0.193     0.139      0.340 f
  n1814 (net)                   16        0.056               0.000      0.340 f
  U3178/ZN (INR2D2)                                 0.472     0.300      0.640 r
  N239 (net)                    45        0.084               0.000      0.640 r
  U3056/Z (CKBD1)                                   0.427     0.266      0.906 r
  n3453 (net)                   39        0.074               0.000      0.906 r
  memory_reg_45__5_/E (EDFQD1)                      0.427     0.000      0.906 r
  data arrival time                                                      0.906

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_45__5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.089      0.911
  data required time                                                     0.911
  -------------------------------------------------------------------------------
  data required time                                                     0.911
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


1
