
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b6  00800100  0001ee12  00000ea6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e12  0001e000  0001e000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002b7  008001b6  008001b6  00000f5c  2**0
                  ALLOC
  3 .debug_aranges 000000c0  00000000  00000000  00000f5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000002e2  00000000  00000000  0000101c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000fe6  00000000  00000000  000012fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000805  00000000  00000000  000022e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000ebd  00000000  00000000  00002ae9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001c0  00000000  00000000  000039a8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000044a  00000000  00000000  00003b68  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000799  00000000  00000000  00003fb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000108  00000000  00000000  0000474b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0001e000 <__vectors>:
   1e000:	0c 94 46 f0 	jmp	0x1e08c	; 0x1e08c <__ctors_end>
   1e004:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e008:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e00c:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e010:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e014:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e018:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e01c:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e020:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e024:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e028:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e02c:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e030:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e034:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e038:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e03c:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e040:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e044:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e048:	0c 94 d6 f2 	jmp	0x1e5ac	; 0x1e5ac <__vector_18>
   1e04c:	0c 94 59 f3 	jmp	0x1e6b2	; 0x1e6b2 <__vector_19>
   1e050:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e054:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e058:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e05c:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e060:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e064:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e068:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e06c:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e070:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e074:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e078:	0c 94 17 f3 	jmp	0x1e62e	; 0x1e62e <__vector_30>
   1e07c:	0c 94 a5 f3 	jmp	0x1e74a	; 0x1e74a <__vector_31>
   1e080:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e084:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>
   1e088:	0c 94 65 f0 	jmp	0x1e0ca	; 0x1e0ca <__bad_interrupt>

0001e08c <__ctors_end>:
   1e08c:	11 24       	eor	r1, r1
   1e08e:	1f be       	out	0x3f, r1	; 63
   1e090:	cf ef       	ldi	r28, 0xFF	; 255
   1e092:	d0 e1       	ldi	r29, 0x10	; 16
   1e094:	de bf       	out	0x3e, r29	; 62
   1e096:	cd bf       	out	0x3d, r28	; 61

0001e098 <__do_copy_data>:
   1e098:	11 e0       	ldi	r17, 0x01	; 1
   1e09a:	a0 e0       	ldi	r26, 0x00	; 0
   1e09c:	b1 e0       	ldi	r27, 0x01	; 1
   1e09e:	e2 e1       	ldi	r30, 0x12	; 18
   1e0a0:	fe ee       	ldi	r31, 0xEE	; 238
   1e0a2:	01 e0       	ldi	r16, 0x01	; 1
   1e0a4:	0b bf       	out	0x3b, r16	; 59
   1e0a6:	02 c0       	rjmp	.+4      	; 0x1e0ac <__do_copy_data+0x14>
   1e0a8:	07 90       	elpm	r0, Z+
   1e0aa:	0d 92       	st	X+, r0
   1e0ac:	a6 3b       	cpi	r26, 0xB6	; 182
   1e0ae:	b1 07       	cpc	r27, r17
   1e0b0:	d9 f7       	brne	.-10     	; 0x1e0a8 <__do_copy_data+0x10>

0001e0b2 <__do_clear_bss>:
   1e0b2:	14 e0       	ldi	r17, 0x04	; 4
   1e0b4:	a6 eb       	ldi	r26, 0xB6	; 182
   1e0b6:	b1 e0       	ldi	r27, 0x01	; 1
   1e0b8:	01 c0       	rjmp	.+2      	; 0x1e0bc <.do_clear_bss_start>

0001e0ba <.do_clear_bss_loop>:
   1e0ba:	1d 92       	st	X+, r1

0001e0bc <.do_clear_bss_start>:
   1e0bc:	ad 36       	cpi	r26, 0x6D	; 109
   1e0be:	b1 07       	cpc	r27, r17
   1e0c0:	e1 f7       	brne	.-8      	; 0x1e0ba <.do_clear_bss_loop>
   1e0c2:	0e 94 67 f0 	call	0x1e0ce	; 0x1e0ce <main>
   1e0c6:	0c 94 07 f7 	jmp	0x1ee0e	; 0x1ee0e <_exit>

0001e0ca <__bad_interrupt>:
   1e0ca:	0c 94 00 f0 	jmp	0x1e000	; 0x1e000 <__vectors>

0001e0ce <main>:
	extern volatile unsigned char uart_select; //1=uart0 2=uart1


// Main application routine.
int main(void)
{
   1e0ce:	ef 92       	push	r14
   1e0d0:	ff 92       	push	r15
   1e0d2:	1f 93       	push	r17
   1e0d4:	cf 93       	push	r28
   1e0d6:	df 93       	push	r29
	int timeout;
	char *char_ptr, failed, finished;
	
	if(uart_init())	// detect ' ' on com 1 or 0, then configure that port
   1e0d8:	0e 94 f6 f3 	call	0x1e7ec	; 0x1e7ec <uart_init>
   1e0dc:	88 23       	and	r24, r24
   1e0de:	09 f4       	brne	.+2      	; 0x1e0e2 <main+0x14>
   1e0e0:	bb c0       	rjmp	.+374    	; 0x1e258 <main+0x18a>
	{
		MCUCR = _BV(IVCE);
   1e0e2:	81 e0       	ldi	r24, 0x01	; 1
   1e0e4:	85 bf       	out	0x35, r24	; 53
		MCUCR = _BV(IVSEL);
   1e0e6:	82 e0       	ldi	r24, 0x02	; 2
   1e0e8:	85 bf       	out	0x35, r24	; 53
		
		sei();
   1e0ea:	78 94       	sei
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
   1e0ec:	80 e4       	ldi	r24, 0x40	; 64
   1e0ee:	e8 2e       	mov	r14, r24
   1e0f0:	8c e9       	ldi	r24, 0x9C	; 156
   1e0f2:	f8 2e       	mov	r15, r24
		do
		{
			timeout=TIMEOUT_ZPROMPT/0.010;
			UART_TX("\r\nMICKBOOT V1.1 Uart");
   1e0f4:	80 e0       	ldi	r24, 0x00	; 0
   1e0f6:	91 e0       	ldi	r25, 0x01	; 1
   1e0f8:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
			
			if(UCSR1B & _BV(RXEN1))
   1e0fc:	80 91 9a 00 	lds	r24, 0x009A
   1e100:	84 ff       	sbrs	r24, 4
   1e102:	03 c0       	rjmp	.+6      	; 0x1e10a <main+0x3c>
				UART_TX("1");
   1e104:	85 e1       	ldi	r24, 0x15	; 21
   1e106:	91 e0       	ldi	r25, 0x01	; 1
   1e108:	02 c0       	rjmp	.+4      	; 0x1e10e <main+0x40>
			else
				UART_TX("0");
   1e10a:	87 e1       	ldi	r24, 0x17	; 23
   1e10c:	91 e0       	ldi	r25, 0x01	; 1
   1e10e:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
			
			UART_TX("\r\nSend Z\r\n");
   1e112:	89 e1       	ldi	r24, 0x19	; 25
   1e114:	91 e0       	ldi	r25, 0x01	; 1
   1e116:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
   1e11a:	28 eb       	ldi	r18, 0xB8	; 184
   1e11c:	3b e0       	ldi	r19, 0x0B	; 11
			
			finished=FALSE;
			failed=FALSE;
			do
			{
				if(uart_fifo_rx.bytes_used)
   1e11e:	80 91 c7 02 	lds	r24, 0x02C7
   1e122:	88 23       	and	r24, r24
   1e124:	09 f4       	brne	.+2      	; 0x1e128 <main+0x5a>
   1e126:	70 c0       	rjmp	.+224    	; 0x1e208 <main+0x13a>
				{
					timeout=TIMEOUT_ZPROMPT/0.010;
					if(fifo_read_char()=='Z')
   1e128:	0e 94 34 f6 	call	0x1ec68	; 0x1ec68 <fifo_read_char>
   1e12c:	8a 35       	cpi	r24, 0x5A	; 90
   1e12e:	a9 f7       	brne	.-22     	; 0x1e11a <main+0x4c>
					{
						UART_TX("\r\nSend hex file in ASCII\r\n");
   1e130:	84 e2       	ldi	r24, 0x24	; 36
   1e132:	91 e0       	ldi	r25, 0x01	; 1
   1e134:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
						timeout=TIMEOUT_HEX_DATA/0.010;
						failed=FALSE;
						finished=FALSE;
						ihex_init();
   1e138:	0e 94 09 f5 	call	0x1ea12	; 0x1ea12 <ihex_init>
   1e13c:	c0 e7       	ldi	r28, 0x70	; 112
   1e13e:	d7 e1       	ldi	r29, 0x17	; 23
						do
						{
							if(uart_fifo_rx.bytes_used)
   1e140:	80 91 c7 02 	lds	r24, 0x02C7
   1e144:	88 23       	and	r24, r24
   1e146:	09 f4       	brne	.+2      	; 0x1e14a <main+0x7c>
   1e148:	41 c0       	rjmp	.+130    	; 0x1e1cc <main+0xfe>
							{
								timeout=TIMEOUT_HEX_DATA/0.010;
								ihex_char(fifo_read_char());
   1e14a:	0e 94 34 f6 	call	0x1ec68	; 0x1ec68 <fifo_read_char>
   1e14e:	0e 94 05 f6 	call	0x1ec0a	; 0x1ec0a <ihex_char>
								if(ihex_byte_count)
   1e152:	80 91 30 04 	lds	r24, 0x0430
   1e156:	88 23       	and	r24, r24
   1e158:	39 f1       	breq	.+78     	; 0x1e1a8 <main+0xda>
   1e15a:	c0 e2       	ldi	r28, 0x20	; 32
   1e15c:	d4 e0       	ldi	r29, 0x04	; 4
   1e15e:	1b c0       	rjmp	.+54     	; 0x1e196 <main+0xc8>
								{
									char_ptr = ihex_data;
									while(ihex_byte_count--)
										flash_byte(ihex_address++, *char_ptr++);
   1e160:	60 91 ba 01 	lds	r22, 0x01BA
   1e164:	70 91 bb 01 	lds	r23, 0x01BB
   1e168:	80 91 bc 01 	lds	r24, 0x01BC
   1e16c:	90 91 bd 01 	lds	r25, 0x01BD
   1e170:	6f 5f       	subi	r22, 0xFF	; 255
   1e172:	7f 4f       	sbci	r23, 0xFF	; 255
   1e174:	8f 4f       	sbci	r24, 0xFF	; 255
   1e176:	9f 4f       	sbci	r25, 0xFF	; 255
   1e178:	60 93 ba 01 	sts	0x01BA, r22
   1e17c:	70 93 bb 01 	sts	0x01BB, r23
   1e180:	80 93 bc 01 	sts	0x01BC, r24
   1e184:	90 93 bd 01 	sts	0x01BD, r25
   1e188:	61 50       	subi	r22, 0x01	; 1
   1e18a:	70 40       	sbci	r23, 0x00	; 0
   1e18c:	80 40       	sbci	r24, 0x00	; 0
   1e18e:	90 40       	sbci	r25, 0x00	; 0
   1e190:	49 91       	ld	r20, Y+
   1e192:	0e 94 00 f2 	call	0x1e400	; 0x1e400 <flash_byte>
								timeout=TIMEOUT_HEX_DATA/0.010;
								ihex_char(fifo_read_char());
								if(ihex_byte_count)
								{
									char_ptr = ihex_data;
									while(ihex_byte_count--)
   1e196:	80 91 30 04 	lds	r24, 0x0430
   1e19a:	81 50       	subi	r24, 0x01	; 1
   1e19c:	80 93 30 04 	sts	0x0430, r24
   1e1a0:	8f 5f       	subi	r24, 0xFF	; 255
   1e1a2:	f1 f6       	brne	.-68     	; 0x1e160 <main+0x92>
										flash_byte(ihex_address++, *char_ptr++);
									ihex_byte_count=0;
   1e1a4:	10 92 30 04 	sts	0x0430, r1
								};
								if(ihex_status==IHEX_STATUS_EOF)
   1e1a8:	80 91 1f 04 	lds	r24, 0x041F
   1e1ac:	81 30       	cpi	r24, 0x01	; 1
   1e1ae:	09 f0       	breq	.+2      	; 0x1e1b2 <main+0xe4>
   1e1b0:	60 c0       	rjmp	.+192    	; 0x1e272 <main+0x1a4>
								{
									flash_finish();
   1e1b2:	0e 94 fd f1 	call	0x1e3fa	; 0x1e3fa <flash_finish>
									if(!writer_failed)
   1e1b6:	80 91 b8 01 	lds	r24, 0x01B8
   1e1ba:	88 23       	and	r24, r24
   1e1bc:	09 f0       	breq	.+2      	; 0x1e1c0 <main+0xf2>
   1e1be:	59 c0       	rjmp	.+178    	; 0x1e272 <main+0x1a4>
									{
										UART_TX("Success!\r\n");
   1e1c0:	8f e3       	ldi	r24, 0x3F	; 63
   1e1c2:	91 e0       	ldi	r25, 0x01	; 1
   1e1c4:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
   1e1c8:	11 e0       	ldi	r17, 0x01	; 1
   1e1ca:	54 c0       	rjmp	.+168    	; 0x1e274 <main+0x1a6>
									};							
								};
							}
							else
							{
								timeout--;
   1e1cc:	21 97       	sbiw	r28, 0x01	; 1
   1e1ce:	c7 01       	movw	r24, r14
   1e1d0:	01 97       	sbiw	r24, 0x01	; 1
   1e1d2:	f1 f7       	brne	.-4      	; 0x1e1d0 <main+0x102>
								_delay_ms(10);
							};
							
							if(!timeout)	//if timeout looking for hex data, repeat Z prompt
   1e1d4:	20 97       	sbiw	r28, 0x00	; 0
   1e1d6:	11 f0       	breq	.+4      	; 0x1e1dc <main+0x10e>
   1e1d8:	90 e0       	ldi	r25, 0x00	; 0
   1e1da:	05 c0       	rjmp	.+10     	; 0x1e1e6 <main+0x118>
							{
								UART_TX("Timeout waiting for hex data\r\n");
   1e1dc:	8a e4       	ldi	r24, 0x4A	; 74
   1e1de:	91 e0       	ldi	r25, 0x01	; 1
   1e1e0:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
   1e1e4:	91 e0       	ldi	r25, 0x01	; 1
   1e1e6:	10 e0       	ldi	r17, 0x00	; 0
								failed=TRUE;
							};
							
							if(ihex_status == IHEX_STATUS_ERROR)
   1e1e8:	80 91 1f 04 	lds	r24, 0x041F
   1e1ec:	82 30       	cpi	r24, 0x02	; 2
   1e1ee:	29 f4       	brne	.+10     	; 0x1e1fa <main+0x12c>
							{
								UART_TX("Hex file ERROR!\r\n");
   1e1f0:	89 e6       	ldi	r24, 0x69	; 105
   1e1f2:	91 e0       	ldi	r25, 0x01	; 1
   1e1f4:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
   1e1f8:	41 c0       	rjmp	.+130    	; 0x1e27c <main+0x1ae>
								failed=TRUE;
							};
							
						}while(!failed && !finished);
   1e1fa:	99 23       	and	r25, r25
   1e1fc:	09 f0       	breq	.+2      	; 0x1e200 <main+0x132>
   1e1fe:	3e c0       	rjmp	.+124    	; 0x1e27c <main+0x1ae>
   1e200:	11 23       	and	r17, r17
   1e202:	09 f4       	brne	.+2      	; 0x1e206 <main+0x138>
   1e204:	9d cf       	rjmp	.-198    	; 0x1e140 <main+0x72>
   1e206:	0d c0       	rjmp	.+26     	; 0x1e222 <main+0x154>
					};
				}
				else
				{
					timeout--;
   1e208:	21 50       	subi	r18, 0x01	; 1
   1e20a:	30 40       	sbci	r19, 0x00	; 0
   1e20c:	c7 01       	movw	r24, r14
   1e20e:	01 97       	sbiw	r24, 0x01	; 1
   1e210:	f1 f7       	brne	.-4      	; 0x1e20e <main+0x140>
					_delay_ms(10);
					if(!timeout)	//if timeout looking for Z, finish and run main app
   1e212:	21 15       	cp	r18, r1
   1e214:	31 05       	cpc	r19, r1
   1e216:	09 f0       	breq	.+2      	; 0x1e21a <main+0x14c>
   1e218:	82 cf       	rjmp	.-252    	; 0x1e11e <main+0x50>
					{
						finished=TRUE;
						UART_TX("Timeout waiting for Z\r\n");
   1e21a:	8b e7       	ldi	r24, 0x7B	; 123
   1e21c:	91 e0       	ldi	r25, 0x01	; 1
   1e21e:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
			}while(!failed && !finished);
			
		//repeat Z prompt until finished
		}while(!finished);
		
		UART_TX("RUNNING\r\n");
   1e222:	83 e9       	ldi	r24, 0x93	; 147
   1e224:	91 e0       	ldi	r25, 0x01	; 1
   1e226:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
   1e22a:	88 e8       	ldi	r24, 0x88	; 136
   1e22c:	93 e1       	ldi	r25, 0x13	; 19
   1e22e:	20 e9       	ldi	r18, 0x90	; 144
   1e230:	31 e0       	ldi	r19, 0x01	; 1
   1e232:	f9 01       	movw	r30, r18
   1e234:	31 97       	sbiw	r30, 0x01	; 1
   1e236:	f1 f7       	brne	.-4      	; 0x1e234 <main+0x166>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
   1e238:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
   1e23a:	d9 f7       	brne	.-10     	; 0x1e232 <main+0x164>
		_delay_ms(500);
		cli();
   1e23c:	f8 94       	cli
		MCUCR = _BV(IVCE);
   1e23e:	81 e0       	ldi	r24, 0x01	; 1
   1e240:	85 bf       	out	0x35, r24	; 53
		MCUCR = 0;
   1e242:	15 be       	out	0x35, r1	; 53
		wdt_enable(WDTO_15MS);
   1e244:	28 e0       	ldi	r18, 0x08	; 8
   1e246:	88 e1       	ldi	r24, 0x18	; 24
   1e248:	90 e0       	ldi	r25, 0x00	; 0
   1e24a:	0f b6       	in	r0, 0x3f	; 63
   1e24c:	f8 94       	cli
   1e24e:	a8 95       	wdr
   1e250:	81 bd       	out	0x21, r24	; 33
   1e252:	0f be       	out	0x3f, r0	; 63
   1e254:	21 bd       	out	0x21, r18	; 33
   1e256:	ff cf       	rjmp	.-2      	; 0x1e256 <main+0x188>
		while(1);
		//once finished run main app
	};
	
	(*mainapp)();
   1e258:	e0 91 b6 01 	lds	r30, 0x01B6
   1e25c:	f0 91 b7 01 	lds	r31, 0x01B7
   1e260:	09 95       	icall

	return 0;
}
   1e262:	80 e0       	ldi	r24, 0x00	; 0
   1e264:	90 e0       	ldi	r25, 0x00	; 0
   1e266:	df 91       	pop	r29
   1e268:	cf 91       	pop	r28
   1e26a:	1f 91       	pop	r17
   1e26c:	ff 90       	pop	r15
   1e26e:	ef 90       	pop	r14
   1e270:	08 95       	ret
		wdt_enable(WDTO_15MS);
		while(1);
		//once finished run main app
	};
	
	(*mainapp)();
   1e272:	10 e0       	ldi	r17, 0x00	; 0
   1e274:	90 e0       	ldi	r25, 0x00	; 0
   1e276:	c0 e7       	ldi	r28, 0x70	; 112
   1e278:	d7 e1       	ldi	r29, 0x17	; 23
   1e27a:	b6 cf       	rjmp	.-148    	; 0x1e1e8 <main+0x11a>
				
			//look for Z while not failed and not finished (a failure must repeat z prompt)
			}while(!failed && !finished);
			
		//repeat Z prompt until finished
		}while(!finished);
   1e27c:	11 23       	and	r17, r17
   1e27e:	09 f4       	brne	.+2      	; 0x1e282 <main+0x1b4>
   1e280:	39 cf       	rjmp	.-398    	; 0x1e0f4 <main+0x26>
   1e282:	cf cf       	rjmp	.-98     	; 0x1e222 <main+0x154>

0001e284 <memcmp_farP>:
{
	write_page();
}

char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size)
{
   1e284:	1f 93       	push	r17
   1e286:	dc 01       	movw	r26, r24
   1e288:	10 e0       	ldi	r17, 0x00	; 0
   1e28a:	11 c0       	rjmp	.+34     	; 0x1e2ae <memcmp_farP+0x2a>
	char retval=0;

	while(size--)
	{
		if( (*(char*)ram_ptr++) != pgm_read_byte_far(progmem_add++) )
   1e28c:	6b bf       	out	0x3b, r22	; 59
   1e28e:	fa 01       	movw	r30, r20
   1e290:	97 91       	elpm	r25, Z+
   1e292:	8c 91       	ld	r24, X
   1e294:	89 17       	cp	r24, r25
   1e296:	21 f0       	breq	.+8      	; 0x1e2a0 <memcmp_farP+0x1c>
   1e298:	20 e0       	ldi	r18, 0x00	; 0
   1e29a:	30 e0       	ldi	r19, 0x00	; 0
   1e29c:	11 e0       	ldi	r17, 0x01	; 1
   1e29e:	02 c0       	rjmp	.+4      	; 0x1e2a4 <memcmp_farP+0x20>

char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size)
{
	char retval=0;

	while(size--)
   1e2a0:	21 50       	subi	r18, 0x01	; 1
   1e2a2:	30 40       	sbci	r19, 0x00	; 0
	{
		if( (*(char*)ram_ptr++) != pgm_read_byte_far(progmem_add++) )
   1e2a4:	4f 5f       	subi	r20, 0xFF	; 255
   1e2a6:	5f 4f       	sbci	r21, 0xFF	; 255
   1e2a8:	6f 4f       	sbci	r22, 0xFF	; 255
   1e2aa:	7f 4f       	sbci	r23, 0xFF	; 255
   1e2ac:	11 96       	adiw	r26, 0x01	; 1

char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size)
{
	char retval=0;

	while(size--)
   1e2ae:	21 15       	cp	r18, r1
   1e2b0:	31 05       	cpc	r19, r1
   1e2b2:	61 f7       	brne	.-40     	; 0x1e28c <memcmp_farP+0x8>
			retval=1;
			size=0;
		};
	};
	return retval;
}
   1e2b4:	81 2f       	mov	r24, r17
   1e2b6:	1f 91       	pop	r17
   1e2b8:	08 95       	ret

0001e2ba <write_page>:

void write_page(void)
{		
   1e2ba:	cf 92       	push	r12
   1e2bc:	df 92       	push	r13
   1e2be:	ef 92       	push	r14
   1e2c0:	ff 92       	push	r15
   1e2c2:	0f 93       	push	r16
   1e2c4:	1f 93       	push	r17
   1e2c6:	cf 93       	push	r28
   1e2c8:	df 93       	push	r29
   1e2ca:	0a e0       	ldi	r16, 0x0A	; 10
			tempint2=buffer_verify[tempint+1];
			tempint2<<=8;
			tempint2+=buffer_verify[tempint];
			ATOMIC_BLOCK(ATOMIC_FORCEON)
			{
				boot_page_fill(progmem_add, tempint2);	
   1e2cc:	cc 24       	eor	r12, r12
   1e2ce:	c3 94       	inc	r12
			tempint+=2;
		};
		
		ATOMIC_BLOCK(ATOMIC_FORCEON)
		{
			boot_page_erase(current_page);
   1e2d0:	23 e0       	ldi	r18, 0x03	; 3
   1e2d2:	d2 2e       	mov	r13, r18
		}
		boot_spm_busy_wait();      // Wait until the memory is erased.
		ATOMIC_BLOCK(ATOMIC_FORCEON)
		{
			boot_page_write(current_page);
   1e2d4:	95 e0       	ldi	r25, 0x05	; 5
   1e2d6:	e9 2e       	mov	r14, r25
		}
		boot_spm_busy_wait();      // Wait until the memory is programmed.
		
		progmem_add = current_page;
		boot_rww_enable();
   1e2d8:	81 e1       	ldi	r24, 0x11	; 17
   1e2da:	f8 2e       	mov	r15, r24
	unsigned int tempint, tempint2;
	
	do
	{
		//fill buffer
		progmem_add = current_page;
   1e2dc:	20 91 b1 01 	lds	r18, 0x01B1
   1e2e0:	30 91 b2 01 	lds	r19, 0x01B2
   1e2e4:	40 91 b3 01 	lds	r20, 0x01B3
   1e2e8:	50 91 b4 01 	lds	r21, 0x01B4
   1e2ec:	a6 ec       	ldi	r26, 0xC6	; 198
   1e2ee:	b1 e0       	ldi	r27, 0x01	; 1
		tempint=0;
		while(tempint!=FLASH_PAGE_SIZE)
		{
			tempint2=buffer_verify[tempint+1];
			tempint2<<=8;
   1e2f0:	11 96       	adiw	r26, 0x01	; 1
   1e2f2:	dc 91       	ld	r29, X
   1e2f4:	11 97       	sbiw	r26, 0x01	; 1
   1e2f6:	c0 e0       	ldi	r28, 0x00	; 0
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1e2f8:	f8 94       	cli
			tempint2+=buffer_verify[tempint];
			ATOMIC_BLOCK(ATOMIC_FORCEON)
			{
				boot_page_fill(progmem_add, tempint2);	
   1e2fa:	8c 91       	ld	r24, X
   1e2fc:	be 01       	movw	r22, r28
   1e2fe:	68 0f       	add	r22, r24
   1e300:	71 1d       	adc	r23, r1
   1e302:	0b 01       	movw	r0, r22
   1e304:	f9 01       	movw	r30, r18
   1e306:	40 93 5b 00 	sts	0x005B, r20
   1e30a:	c0 92 68 00 	sts	0x0068, r12
   1e30e:	e8 95       	spm
   1e310:	11 24       	eor	r1, r1
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
   1e312:	78 94       	sei
			}
			progmem_add+=2;
   1e314:	2e 5f       	subi	r18, 0xFE	; 254
   1e316:	3f 4f       	sbci	r19, 0xFF	; 255
   1e318:	4f 4f       	sbci	r20, 0xFF	; 255
   1e31a:	5f 4f       	sbci	r21, 0xFF	; 255
   1e31c:	12 96       	adiw	r26, 0x02	; 2
	do
	{
		//fill buffer
		progmem_add = current_page;
		tempint=0;
		while(tempint!=FLASH_PAGE_SIZE)
   1e31e:	72 e0       	ldi	r23, 0x02	; 2
   1e320:	a6 3c       	cpi	r26, 0xC6	; 198
   1e322:	b7 07       	cpc	r27, r23
   1e324:	29 f7       	brne	.-54     	; 0x1e2f0 <write_page+0x36>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1e326:	f8 94       	cli
			tempint+=2;
		};
		
		ATOMIC_BLOCK(ATOMIC_FORCEON)
		{
			boot_page_erase(current_page);
   1e328:	80 91 b1 01 	lds	r24, 0x01B1
   1e32c:	90 91 b2 01 	lds	r25, 0x01B2
   1e330:	a0 91 b3 01 	lds	r26, 0x01B3
   1e334:	b0 91 b4 01 	lds	r27, 0x01B4
   1e338:	fc 01       	movw	r30, r24
   1e33a:	a0 93 5b 00 	sts	0x005B, r26
   1e33e:	d0 92 68 00 	sts	0x0068, r13
   1e342:	e8 95       	spm
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
   1e344:	78 94       	sei
		}
		boot_spm_busy_wait();      // Wait until the memory is erased.
   1e346:	80 91 68 00 	lds	r24, 0x0068
   1e34a:	80 fd       	sbrc	r24, 0
   1e34c:	fc cf       	rjmp	.-8      	; 0x1e346 <write_page+0x8c>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1e34e:	f8 94       	cli
		ATOMIC_BLOCK(ATOMIC_FORCEON)
		{
			boot_page_write(current_page);
   1e350:	80 91 b1 01 	lds	r24, 0x01B1
   1e354:	90 91 b2 01 	lds	r25, 0x01B2
   1e358:	a0 91 b3 01 	lds	r26, 0x01B3
   1e35c:	b0 91 b4 01 	lds	r27, 0x01B4
   1e360:	fc 01       	movw	r30, r24
   1e362:	a0 93 5b 00 	sts	0x005B, r26
   1e366:	e0 92 68 00 	sts	0x0068, r14
   1e36a:	e8 95       	spm
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
   1e36c:	78 94       	sei
		}
		boot_spm_busy_wait();      // Wait until the memory is programmed.
   1e36e:	80 91 68 00 	lds	r24, 0x0068
   1e372:	80 fd       	sbrc	r24, 0
   1e374:	fc cf       	rjmp	.-8      	; 0x1e36e <write_page+0xb4>
		
		progmem_add = current_page;
   1e376:	20 91 b1 01 	lds	r18, 0x01B1
   1e37a:	30 91 b2 01 	lds	r19, 0x01B2
   1e37e:	40 91 b3 01 	lds	r20, 0x01B3
   1e382:	50 91 b4 01 	lds	r21, 0x01B4
		boot_rww_enable();
   1e386:	f0 92 68 00 	sts	0x0068, r15
   1e38a:	e8 95       	spm
   1e38c:	a6 ec       	ldi	r26, 0xC6	; 198
   1e38e:	b1 e0       	ldi	r27, 0x01	; 1
   1e390:	60 e0       	ldi	r22, 0x00	; 0
   1e392:	71 e0       	ldi	r23, 0x01	; 1
   1e394:	10 e0       	ldi	r17, 0x00	; 0
{
	char retval=0;

	while(size--)
	{
		if( (*(char*)ram_ptr++) != pgm_read_byte_far(progmem_add++) )
   1e396:	4b bf       	out	0x3b, r20	; 59
   1e398:	f9 01       	movw	r30, r18
   1e39a:	97 91       	elpm	r25, Z+
   1e39c:	8c 91       	ld	r24, X
   1e39e:	89 17       	cp	r24, r25
   1e3a0:	21 f0       	breq	.+8      	; 0x1e3aa <write_page+0xf0>
   1e3a2:	11 e0       	ldi	r17, 0x01	; 1
   1e3a4:	60 e0       	ldi	r22, 0x00	; 0
   1e3a6:	70 e0       	ldi	r23, 0x00	; 0
   1e3a8:	02 c0       	rjmp	.+4      	; 0x1e3ae <write_page+0xf4>

char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size)
{
	char retval=0;

	while(size--)
   1e3aa:	61 50       	subi	r22, 0x01	; 1
   1e3ac:	70 40       	sbci	r23, 0x00	; 0
	{
		if( (*(char*)ram_ptr++) != pgm_read_byte_far(progmem_add++) )
   1e3ae:	2f 5f       	subi	r18, 0xFF	; 255
   1e3b0:	3f 4f       	sbci	r19, 0xFF	; 255
   1e3b2:	4f 4f       	sbci	r20, 0xFF	; 255
   1e3b4:	5f 4f       	sbci	r21, 0xFF	; 255
   1e3b6:	11 96       	adiw	r26, 0x01	; 1

char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size)
{
	char retval=0;

	while(size--)
   1e3b8:	61 15       	cp	r22, r1
   1e3ba:	71 05       	cpc	r23, r1
   1e3bc:	61 f7       	brne	.-40     	; 0x1e396 <write_page+0xdc>
		boot_spm_busy_wait();      // Wait until the memory is programmed.
		
		progmem_add = current_page;
		boot_rww_enable();
		
		if( memcmp_farP(buffer_verify, progmem_add, FLASH_PAGE_SIZE) )
   1e3be:	11 23       	and	r17, r17
   1e3c0:	11 f4       	brne	.+4      	; 0x1e3c6 <write_page+0x10c>
   1e3c2:	81 e0       	ldi	r24, 0x01	; 1
   1e3c4:	06 c0       	rjmp	.+12     	; 0x1e3d2 <write_page+0x118>
		{
			UART_TX("Retrying\r\n");
   1e3c6:	8d e9       	ldi	r24, 0x9D	; 157
   1e3c8:	91 e0       	ldi	r25, 0x01	; 1
   1e3ca:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
			retry--;
   1e3ce:	01 50       	subi	r16, 0x01	; 1
   1e3d0:	80 e0       	ldi	r24, 0x00	; 0
		}
		else
			verified=TRUE;
			
	}while(retry && !verified);
   1e3d2:	00 23       	and	r16, r16
   1e3d4:	21 f0       	breq	.+8      	; 0x1e3de <write_page+0x124>
   1e3d6:	88 23       	and	r24, r24
   1e3d8:	09 f4       	brne	.+2      	; 0x1e3dc <write_page+0x122>
   1e3da:	80 cf       	rjmp	.-256    	; 0x1e2dc <write_page+0x22>
   1e3dc:	05 c0       	rjmp	.+10     	; 0x1e3e8 <write_page+0x12e>
	
	if(!verified)
   1e3de:	88 23       	and	r24, r24
   1e3e0:	19 f4       	brne	.+6      	; 0x1e3e8 <write_page+0x12e>
		writer_failed=TRUE;
   1e3e2:	81 e0       	ldi	r24, 0x01	; 1
   1e3e4:	80 93 b8 01 	sts	0x01B8, r24
}
   1e3e8:	df 91       	pop	r29
   1e3ea:	cf 91       	pop	r28
   1e3ec:	1f 91       	pop	r17
   1e3ee:	0f 91       	pop	r16
   1e3f0:	ff 90       	pop	r15
   1e3f2:	ef 90       	pop	r14
   1e3f4:	df 90       	pop	r13
   1e3f6:	cf 90       	pop	r12
   1e3f8:	08 95       	ret

0001e3fa <flash_finish>:
	write_needed=TRUE;
}

void flash_finish(void)
{
	write_page();
   1e3fa:	0e 94 5d f1 	call	0x1e2ba	; 0x1e2ba <write_page>
}
   1e3fe:	08 95       	ret

0001e400 <flash_byte>:
	char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size);
	void write_page(void);

// call with bytes, builds pages and writes pages to flash.
void flash_byte(unsigned long address, char byte)
{
   1e400:	9f 92       	push	r9
   1e402:	af 92       	push	r10
   1e404:	bf 92       	push	r11
   1e406:	cf 92       	push	r12
   1e408:	df 92       	push	r13
   1e40a:	ef 92       	push	r14
   1e40c:	ff 92       	push	r15
   1e40e:	0f 93       	push	r16
   1e410:	1f 93       	push	r17
   1e412:	df 93       	push	r29
   1e414:	cf 93       	push	r28
   1e416:	cd b7       	in	r28, 0x3d	; 61
   1e418:	de b7       	in	r29, 0x3e	; 62
   1e41a:	2a 97       	sbiw	r28, 0x0a	; 10
   1e41c:	0f b6       	in	r0, 0x3f	; 63
   1e41e:	f8 94       	cli
   1e420:	de bf       	out	0x3e, r29	; 62
   1e422:	0f be       	out	0x3f, r0	; 63
   1e424:	cd bf       	out	0x3d, r28	; 61
   1e426:	5b 01       	movw	r10, r22
   1e428:	6c 01       	movw	r12, r24
   1e42a:	94 2e       	mov	r9, r20
	static char write_needed=FALSE;
	int tempint=0;
	unsigned long progmem_add;

	//new page?
	if((address & FLASH_PAGE_MASK) != current_page)
   1e42c:	e1 2c       	mov	r14, r1
   1e42e:	3f ef       	ldi	r19, 0xFF	; 255
   1e430:	f3 2e       	mov	r15, r19
   1e432:	3f ef       	ldi	r19, 0xFF	; 255
   1e434:	03 2f       	mov	r16, r19
   1e436:	3f ef       	ldi	r19, 0xFF	; 255
   1e438:	13 2f       	mov	r17, r19
   1e43a:	e6 22       	and	r14, r22
   1e43c:	f7 22       	and	r15, r23
   1e43e:	08 23       	and	r16, r24
   1e440:	19 23       	and	r17, r25
   1e442:	80 91 b1 01 	lds	r24, 0x01B1
   1e446:	90 91 b2 01 	lds	r25, 0x01B2
   1e44a:	a0 91 b3 01 	lds	r26, 0x01B3
   1e44e:	b0 91 b4 01 	lds	r27, 0x01B4
   1e452:	e8 16       	cp	r14, r24
   1e454:	f9 06       	cpc	r15, r25
   1e456:	0a 07       	cpc	r16, r26
   1e458:	1b 07       	cpc	r17, r27
   1e45a:	09 f4       	brne	.+2      	; 0x1e45e <flash_byte+0x5e>
   1e45c:	44 c0       	rjmp	.+136    	; 0x1e4e6 <flash_byte+0xe6>
	{
		//write previous page (if there is one)
		if(write_needed)
   1e45e:	80 91 b9 01 	lds	r24, 0x01B9
   1e462:	88 23       	and	r24, r24
   1e464:	11 f0       	breq	.+4      	; 0x1e46a <flash_byte+0x6a>
			write_page();
   1e466:	0e 94 5d f1 	call	0x1e2ba	; 0x1e2ba <write_page>
		
		current_page = address & FLASH_PAGE_MASK;
   1e46a:	e0 92 b1 01 	sts	0x01B1, r14
   1e46e:	f0 92 b2 01 	sts	0x01B2, r15
   1e472:	00 93 b3 01 	sts	0x01B3, r16
   1e476:	10 93 b4 01 	sts	0x01B4, r17
		
		UART_TX("PAGE ");
   1e47a:	88 ea       	ldi	r24, 0xA8	; 168
   1e47c:	91 e0       	ldi	r25, 0x01	; 1
   1e47e:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
		UART_TX(ltoa(current_page, tempbuf, 16));
   1e482:	60 91 b1 01 	lds	r22, 0x01B1
   1e486:	70 91 b2 01 	lds	r23, 0x01B2
   1e48a:	80 91 b3 01 	lds	r24, 0x01B3
   1e48e:	90 91 b4 01 	lds	r25, 0x01B4
   1e492:	ae 01       	movw	r20, r28
   1e494:	4f 5f       	subi	r20, 0xFF	; 255
   1e496:	5f 4f       	sbci	r21, 0xFF	; 255
   1e498:	20 e1       	ldi	r18, 0x10	; 16
   1e49a:	30 e0       	ldi	r19, 0x00	; 0
   1e49c:	0e 94 9e f6 	call	0x1ed3c	; 0x1ed3c <ltoa>
   1e4a0:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
		UART_TX("\r\n");
   1e4a4:	8e ea       	ldi	r24, 0xAE	; 174
   1e4a6:	91 e0       	ldi	r25, 0x01	; 1
   1e4a8:	0e 94 8d f2 	call	0x1e51a	; 0x1e51a <uart_write_string>
		
		//read new page into buffer
		progmem_add = current_page;
   1e4ac:	80 91 b1 01 	lds	r24, 0x01B1
   1e4b0:	90 91 b2 01 	lds	r25, 0x01B2
   1e4b4:	a0 91 b3 01 	lds	r26, 0x01B3
   1e4b8:	b0 91 b4 01 	lds	r27, 0x01B4
   1e4bc:	26 ec       	ldi	r18, 0xC6	; 198
   1e4be:	31 e0       	ldi	r19, 0x01	; 1
		tempint=0;
		while(tempint!=FLASH_PAGE_SIZE)
			buffer_verify[tempint++]=pgm_read_byte_far(progmem_add++);
   1e4c0:	ac 01       	movw	r20, r24
   1e4c2:	bd 01       	movw	r22, r26
   1e4c4:	4f 5f       	subi	r20, 0xFF	; 255
   1e4c6:	5f 4f       	sbci	r21, 0xFF	; 255
   1e4c8:	6f 4f       	sbci	r22, 0xFF	; 255
   1e4ca:	7f 4f       	sbci	r23, 0xFF	; 255
   1e4cc:	ab bf       	out	0x3b, r26	; 59
   1e4ce:	fc 01       	movw	r30, r24
   1e4d0:	87 91       	elpm	r24, Z+
   1e4d2:	f9 01       	movw	r30, r18
   1e4d4:	81 93       	st	Z+, r24
   1e4d6:	9f 01       	movw	r18, r30
		UART_TX("\r\n");
		
		//read new page into buffer
		progmem_add = current_page;
		tempint=0;
		while(tempint!=FLASH_PAGE_SIZE)
   1e4d8:	f2 e0       	ldi	r31, 0x02	; 2
   1e4da:	26 3c       	cpi	r18, 0xC6	; 198
   1e4dc:	3f 07       	cpc	r19, r31
   1e4de:	19 f0       	breq	.+6      	; 0x1e4e6 <flash_byte+0xe6>
   1e4e0:	db 01       	movw	r26, r22
   1e4e2:	ca 01       	movw	r24, r20
   1e4e4:	ed cf       	rjmp	.-38     	; 0x1e4c0 <flash_byte+0xc0>
			buffer_verify[tempint++]=pgm_read_byte_far(progmem_add++);
	};

	buffer_verify[address&0xFF]=byte;
   1e4e6:	f5 01       	movw	r30, r10
   1e4e8:	f0 70       	andi	r31, 0x00	; 0
   1e4ea:	ea 53       	subi	r30, 0x3A	; 58
   1e4ec:	fe 4f       	sbci	r31, 0xFE	; 254
   1e4ee:	90 82       	st	Z, r9
//	buffer_verify[(address+1)&0xFF]=(char)(word>>8);
	write_needed=TRUE;
   1e4f0:	81 e0       	ldi	r24, 0x01	; 1
   1e4f2:	80 93 b9 01 	sts	0x01B9, r24
}
   1e4f6:	2a 96       	adiw	r28, 0x0a	; 10
   1e4f8:	0f b6       	in	r0, 0x3f	; 63
   1e4fa:	f8 94       	cli
   1e4fc:	de bf       	out	0x3e, r29	; 62
   1e4fe:	0f be       	out	0x3f, r0	; 63
   1e500:	cd bf       	out	0x3d, r28	; 61
   1e502:	cf 91       	pop	r28
   1e504:	df 91       	pop	r29
   1e506:	1f 91       	pop	r17
   1e508:	0f 91       	pop	r16
   1e50a:	ff 90       	pop	r15
   1e50c:	ef 90       	pop	r14
   1e50e:	df 90       	pop	r13
   1e510:	cf 90       	pop	r12
   1e512:	bf 90       	pop	r11
   1e514:	af 90       	pop	r10
   1e516:	9f 90       	pop	r9
   1e518:	08 95       	ret

0001e51a <uart_write_string>:
	};
	return found;
}

void uart_write_string(char*string)
{
   1e51a:	cf 93       	push	r28
   1e51c:	df 93       	push	r29
   1e51e:	ec 01       	movw	r28, r24
   1e520:	37 c0       	rjmp	.+110    	; 0x1e590 <uart_write_string+0x76>
	while(*string)
	{
		while(uart_fifo_tx.bytes_free==0);
   1e522:	80 91 d1 03 	lds	r24, 0x03D1
   1e526:	88 23       	and	r24, r24
   1e528:	e1 f3       	breq	.-8      	; 0x1e522 <uart_write_string+0x8>
		
		*((char*)uart_fifo_tx.head_ptr) = *string;
   1e52a:	e0 91 d3 03 	lds	r30, 0x03D3
   1e52e:	f0 91 d4 03 	lds	r31, 0x03D4
   1e532:	90 83       	st	Z, r25
		uart_fifo_tx.head_ptr++;
   1e534:	80 91 d3 03 	lds	r24, 0x03D3
   1e538:	90 91 d4 03 	lds	r25, 0x03D4
   1e53c:	01 96       	adiw	r24, 0x01	; 1
   1e53e:	90 93 d4 03 	sts	0x03D4, r25
   1e542:	80 93 d3 03 	sts	0x03D3, r24
		
		if(uart_fifo_tx.head_ptr == uart_fifo_tx.end)
   1e546:	20 91 d3 03 	lds	r18, 0x03D3
   1e54a:	30 91 d4 03 	lds	r19, 0x03D4
   1e54e:	80 91 d9 03 	lds	r24, 0x03D9
   1e552:	90 91 da 03 	lds	r25, 0x03DA
   1e556:	28 17       	cp	r18, r24
   1e558:	39 07       	cpc	r19, r25
   1e55a:	41 f4       	brne	.+16     	; 0x1e56c <uart_write_string+0x52>
			uart_fifo_tx.head_ptr = uart_fifo_tx.start;
   1e55c:	80 91 d7 03 	lds	r24, 0x03D7
   1e560:	90 91 d8 03 	lds	r25, 0x03D8
   1e564:	90 93 d4 03 	sts	0x03D4, r25
   1e568:	80 93 d3 03 	sts	0x03D3, r24
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1e56c:	f8 94       	cli
		
		ATOMIC_BLOCK(ATOMIC_FORCEON)
		{
			uart_fifo_tx.bytes_free --;
   1e56e:	80 91 d1 03 	lds	r24, 0x03D1
   1e572:	81 50       	subi	r24, 0x01	; 1
   1e574:	80 93 d1 03 	sts	0x03D1, r24
			uart_fifo_tx.bytes_used ++;
   1e578:	80 91 d2 03 	lds	r24, 0x03D2
   1e57c:	8f 5f       	subi	r24, 0xFF	; 255
   1e57e:	80 93 d2 03 	sts	0x03D2, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
   1e582:	78 94       	sei
		}
		
		uart_fifo_tx.post_fptr();
   1e584:	e0 91 db 03 	lds	r30, 0x03DB
   1e588:	f0 91 dc 03 	lds	r31, 0x03DC
   1e58c:	09 95       	icall
		string++;
   1e58e:	21 96       	adiw	r28, 0x01	; 1
	return found;
}

void uart_write_string(char*string)
{
	while(*string)
   1e590:	98 81       	ld	r25, Y
   1e592:	99 23       	and	r25, r25
   1e594:	31 f6       	brne	.-116    	; 0x1e522 <uart_write_string+0x8>
		}
		
		uart_fifo_tx.post_fptr();
		string++;
	};
}
   1e596:	df 91       	pop	r29
   1e598:	cf 91       	pop	r28
   1e59a:	08 95       	ret

0001e59c <uart0_isrtx_enable>:

void uart0_isrtx_enable(void)
{
	UCSR0B |= _BV(UDRIE0);	// tx interrupt
   1e59c:	55 9a       	sbi	0x0a, 5	; 10
}
   1e59e:	08 95       	ret

0001e5a0 <uart1_isrtx_enable>:

void uart1_isrtx_enable(void)
{
	UCSR1B |= _BV(UDRIE1);	// tx interrupt
   1e5a0:	ea e9       	ldi	r30, 0x9A	; 154
   1e5a2:	f0 e0       	ldi	r31, 0x00	; 0
   1e5a4:	80 81       	ld	r24, Z
   1e5a6:	80 62       	ori	r24, 0x20	; 32
   1e5a8:	80 83       	st	Z, r24
}
   1e5aa:	08 95       	ret

0001e5ac <__vector_18>:

ISR(USART0_RX_vect)
{
   1e5ac:	1f 92       	push	r1
   1e5ae:	0f 92       	push	r0
   1e5b0:	0f b6       	in	r0, 0x3f	; 63
   1e5b2:	0f 92       	push	r0
   1e5b4:	0b b6       	in	r0, 0x3b	; 59
   1e5b6:	0f 92       	push	r0
   1e5b8:	11 24       	eor	r1, r1
   1e5ba:	2f 93       	push	r18
   1e5bc:	3f 93       	push	r19
   1e5be:	8f 93       	push	r24
   1e5c0:	9f 93       	push	r25
   1e5c2:	ef 93       	push	r30
   1e5c4:	ff 93       	push	r31
	*((char*)uart_fifo_rx.head_ptr) = UDR0;
   1e5c6:	e0 91 c8 02 	lds	r30, 0x02C8
   1e5ca:	f0 91 c9 02 	lds	r31, 0x02C9
   1e5ce:	8c b1       	in	r24, 0x0c	; 12
   1e5d0:	80 83       	st	Z, r24
	uart_fifo_rx.head_ptr++;
   1e5d2:	80 91 c8 02 	lds	r24, 0x02C8
   1e5d6:	90 91 c9 02 	lds	r25, 0x02C9
   1e5da:	01 96       	adiw	r24, 0x01	; 1
   1e5dc:	90 93 c9 02 	sts	0x02C9, r25
   1e5e0:	80 93 c8 02 	sts	0x02C8, r24

	if(uart_fifo_rx.head_ptr == uart_fifo_rx.end)
   1e5e4:	20 91 c8 02 	lds	r18, 0x02C8
   1e5e8:	30 91 c9 02 	lds	r19, 0x02C9
   1e5ec:	80 91 ce 02 	lds	r24, 0x02CE
   1e5f0:	90 91 cf 02 	lds	r25, 0x02CF
   1e5f4:	28 17       	cp	r18, r24
   1e5f6:	39 07       	cpc	r19, r25
   1e5f8:	41 f4       	brne	.+16     	; 0x1e60a <__vector_18+0x5e>
		uart_fifo_rx.head_ptr = uart_fifo_rx.start;	
   1e5fa:	80 91 cc 02 	lds	r24, 0x02CC
   1e5fe:	90 91 cd 02 	lds	r25, 0x02CD
   1e602:	90 93 c9 02 	sts	0x02C9, r25
   1e606:	80 93 c8 02 	sts	0x02C8, r24
	uart_fifo_rx.bytes_used ++;
   1e60a:	80 91 c7 02 	lds	r24, 0x02C7
   1e60e:	8f 5f       	subi	r24, 0xFF	; 255
   1e610:	80 93 c7 02 	sts	0x02C7, r24
}
   1e614:	ff 91       	pop	r31
   1e616:	ef 91       	pop	r30
   1e618:	9f 91       	pop	r25
   1e61a:	8f 91       	pop	r24
   1e61c:	3f 91       	pop	r19
   1e61e:	2f 91       	pop	r18
   1e620:	0f 90       	pop	r0
   1e622:	0b be       	out	0x3b, r0	; 59
   1e624:	0f 90       	pop	r0
   1e626:	0f be       	out	0x3f, r0	; 63
   1e628:	0f 90       	pop	r0
   1e62a:	1f 90       	pop	r1
   1e62c:	18 95       	reti

0001e62e <__vector_30>:

ISR(USART1_RX_vect)
{
   1e62e:	1f 92       	push	r1
   1e630:	0f 92       	push	r0
   1e632:	0f b6       	in	r0, 0x3f	; 63
   1e634:	0f 92       	push	r0
   1e636:	0b b6       	in	r0, 0x3b	; 59
   1e638:	0f 92       	push	r0
   1e63a:	11 24       	eor	r1, r1
   1e63c:	2f 93       	push	r18
   1e63e:	3f 93       	push	r19
   1e640:	8f 93       	push	r24
   1e642:	9f 93       	push	r25
   1e644:	ef 93       	push	r30
   1e646:	ff 93       	push	r31
	*((char*)uart_fifo_rx.head_ptr) = UDR1;
   1e648:	e0 91 c8 02 	lds	r30, 0x02C8
   1e64c:	f0 91 c9 02 	lds	r31, 0x02C9
   1e650:	80 91 9c 00 	lds	r24, 0x009C
   1e654:	80 83       	st	Z, r24
	uart_fifo_rx.head_ptr++;
   1e656:	80 91 c8 02 	lds	r24, 0x02C8
   1e65a:	90 91 c9 02 	lds	r25, 0x02C9
   1e65e:	01 96       	adiw	r24, 0x01	; 1
   1e660:	90 93 c9 02 	sts	0x02C9, r25
   1e664:	80 93 c8 02 	sts	0x02C8, r24

	if(uart_fifo_rx.head_ptr == uart_fifo_rx.end)
   1e668:	20 91 c8 02 	lds	r18, 0x02C8
   1e66c:	30 91 c9 02 	lds	r19, 0x02C9
   1e670:	80 91 ce 02 	lds	r24, 0x02CE
   1e674:	90 91 cf 02 	lds	r25, 0x02CF
   1e678:	28 17       	cp	r18, r24
   1e67a:	39 07       	cpc	r19, r25
   1e67c:	41 f4       	brne	.+16     	; 0x1e68e <__vector_30+0x60>
		uart_fifo_rx.head_ptr = uart_fifo_rx.start;	
   1e67e:	80 91 cc 02 	lds	r24, 0x02CC
   1e682:	90 91 cd 02 	lds	r25, 0x02CD
   1e686:	90 93 c9 02 	sts	0x02C9, r25
   1e68a:	80 93 c8 02 	sts	0x02C8, r24
	uart_fifo_rx.bytes_used ++;
   1e68e:	80 91 c7 02 	lds	r24, 0x02C7
   1e692:	8f 5f       	subi	r24, 0xFF	; 255
   1e694:	80 93 c7 02 	sts	0x02C7, r24
}
   1e698:	ff 91       	pop	r31
   1e69a:	ef 91       	pop	r30
   1e69c:	9f 91       	pop	r25
   1e69e:	8f 91       	pop	r24
   1e6a0:	3f 91       	pop	r19
   1e6a2:	2f 91       	pop	r18
   1e6a4:	0f 90       	pop	r0
   1e6a6:	0b be       	out	0x3b, r0	; 59
   1e6a8:	0f 90       	pop	r0
   1e6aa:	0f be       	out	0x3f, r0	; 63
   1e6ac:	0f 90       	pop	r0
   1e6ae:	1f 90       	pop	r1
   1e6b0:	18 95       	reti

0001e6b2 <__vector_19>:

ISR(USART0_UDRE_vect)
{
   1e6b2:	1f 92       	push	r1
   1e6b4:	0f 92       	push	r0
   1e6b6:	0f b6       	in	r0, 0x3f	; 63
   1e6b8:	0f 92       	push	r0
   1e6ba:	0b b6       	in	r0, 0x3b	; 59
   1e6bc:	0f 92       	push	r0
   1e6be:	11 24       	eor	r1, r1
   1e6c0:	2f 93       	push	r18
   1e6c2:	3f 93       	push	r19
   1e6c4:	8f 93       	push	r24
   1e6c6:	9f 93       	push	r25
   1e6c8:	ef 93       	push	r30
   1e6ca:	ff 93       	push	r31
	if(uart_fifo_tx.bytes_used==0)
   1e6cc:	80 91 d2 03 	lds	r24, 0x03D2
   1e6d0:	88 23       	and	r24, r24
   1e6d2:	11 f4       	brne	.+4      	; 0x1e6d8 <__vector_19+0x26>
		UCSR0B &= ~_BV(UDRIE0);			// disable tx interrupt
   1e6d4:	55 98       	cbi	0x0a, 5	; 10
   1e6d6:	2c c0       	rjmp	.+88     	; 0x1e730 <__vector_19+0x7e>
	else
	{
		UDR0=*((char*)uart_fifo_tx.tail_ptr);
   1e6d8:	e0 91 d5 03 	lds	r30, 0x03D5
   1e6dc:	f0 91 d6 03 	lds	r31, 0x03D6
   1e6e0:	80 81       	ld	r24, Z
   1e6e2:	8c b9       	out	0x0c, r24	; 12
		uart_fifo_tx.tail_ptr++;	
   1e6e4:	80 91 d5 03 	lds	r24, 0x03D5
   1e6e8:	90 91 d6 03 	lds	r25, 0x03D6
   1e6ec:	01 96       	adiw	r24, 0x01	; 1
   1e6ee:	90 93 d6 03 	sts	0x03D6, r25
   1e6f2:	80 93 d5 03 	sts	0x03D5, r24
		
		if(uart_fifo_tx.tail_ptr == uart_fifo_tx.end)
   1e6f6:	20 91 d5 03 	lds	r18, 0x03D5
   1e6fa:	30 91 d6 03 	lds	r19, 0x03D6
   1e6fe:	80 91 d9 03 	lds	r24, 0x03D9
   1e702:	90 91 da 03 	lds	r25, 0x03DA
   1e706:	28 17       	cp	r18, r24
   1e708:	39 07       	cpc	r19, r25
   1e70a:	41 f4       	brne	.+16     	; 0x1e71c <__vector_19+0x6a>
			uart_fifo_tx.tail_ptr = uart_fifo_tx.start;
   1e70c:	80 91 d7 03 	lds	r24, 0x03D7
   1e710:	90 91 d8 03 	lds	r25, 0x03D8
   1e714:	90 93 d6 03 	sts	0x03D6, r25
   1e718:	80 93 d5 03 	sts	0x03D5, r24
		
		uart_fifo_tx.bytes_free ++;
   1e71c:	80 91 d1 03 	lds	r24, 0x03D1
   1e720:	8f 5f       	subi	r24, 0xFF	; 255
   1e722:	80 93 d1 03 	sts	0x03D1, r24
		uart_fifo_tx.bytes_used --;
   1e726:	80 91 d2 03 	lds	r24, 0x03D2
   1e72a:	81 50       	subi	r24, 0x01	; 1
   1e72c:	80 93 d2 03 	sts	0x03D2, r24
	};
}
   1e730:	ff 91       	pop	r31
   1e732:	ef 91       	pop	r30
   1e734:	9f 91       	pop	r25
   1e736:	8f 91       	pop	r24
   1e738:	3f 91       	pop	r19
   1e73a:	2f 91       	pop	r18
   1e73c:	0f 90       	pop	r0
   1e73e:	0b be       	out	0x3b, r0	; 59
   1e740:	0f 90       	pop	r0
   1e742:	0f be       	out	0x3f, r0	; 63
   1e744:	0f 90       	pop	r0
   1e746:	1f 90       	pop	r1
   1e748:	18 95       	reti

0001e74a <__vector_31>:

ISR(USART1_UDRE_vect)
{
   1e74a:	1f 92       	push	r1
   1e74c:	0f 92       	push	r0
   1e74e:	0f b6       	in	r0, 0x3f	; 63
   1e750:	0f 92       	push	r0
   1e752:	0b b6       	in	r0, 0x3b	; 59
   1e754:	0f 92       	push	r0
   1e756:	11 24       	eor	r1, r1
   1e758:	2f 93       	push	r18
   1e75a:	3f 93       	push	r19
   1e75c:	8f 93       	push	r24
   1e75e:	9f 93       	push	r25
   1e760:	ef 93       	push	r30
   1e762:	ff 93       	push	r31
	if(uart_fifo_tx.bytes_used==0)
   1e764:	80 91 d2 03 	lds	r24, 0x03D2
   1e768:	88 23       	and	r24, r24
   1e76a:	31 f4       	brne	.+12     	; 0x1e778 <__vector_31+0x2e>
		UCSR1B &= ~_BV(UDRIE1);			// disable tx interrupt
   1e76c:	80 91 9a 00 	lds	r24, 0x009A
   1e770:	8f 7d       	andi	r24, 0xDF	; 223
   1e772:	80 93 9a 00 	sts	0x009A, r24
   1e776:	2d c0       	rjmp	.+90     	; 0x1e7d2 <__vector_31+0x88>
	else
	{
		UDR1=*((char*)uart_fifo_tx.tail_ptr);
   1e778:	e0 91 d5 03 	lds	r30, 0x03D5
   1e77c:	f0 91 d6 03 	lds	r31, 0x03D6
   1e780:	80 81       	ld	r24, Z
   1e782:	80 93 9c 00 	sts	0x009C, r24
		uart_fifo_tx.tail_ptr++;
   1e786:	80 91 d5 03 	lds	r24, 0x03D5
   1e78a:	90 91 d6 03 	lds	r25, 0x03D6
   1e78e:	01 96       	adiw	r24, 0x01	; 1
   1e790:	90 93 d6 03 	sts	0x03D6, r25
   1e794:	80 93 d5 03 	sts	0x03D5, r24
		
		if(uart_fifo_tx.tail_ptr == uart_fifo_tx.end)
   1e798:	20 91 d5 03 	lds	r18, 0x03D5
   1e79c:	30 91 d6 03 	lds	r19, 0x03D6
   1e7a0:	80 91 d9 03 	lds	r24, 0x03D9
   1e7a4:	90 91 da 03 	lds	r25, 0x03DA
   1e7a8:	28 17       	cp	r18, r24
   1e7aa:	39 07       	cpc	r19, r25
   1e7ac:	41 f4       	brne	.+16     	; 0x1e7be <__vector_31+0x74>
			uart_fifo_tx.tail_ptr = uart_fifo_tx.start;
   1e7ae:	80 91 d7 03 	lds	r24, 0x03D7
   1e7b2:	90 91 d8 03 	lds	r25, 0x03D8
   1e7b6:	90 93 d6 03 	sts	0x03D6, r25
   1e7ba:	80 93 d5 03 	sts	0x03D5, r24
		
		uart_fifo_tx.bytes_free ++;
   1e7be:	80 91 d1 03 	lds	r24, 0x03D1
   1e7c2:	8f 5f       	subi	r24, 0xFF	; 255
   1e7c4:	80 93 d1 03 	sts	0x03D1, r24
		uart_fifo_tx.bytes_used --;
   1e7c8:	80 91 d2 03 	lds	r24, 0x03D2
   1e7cc:	81 50       	subi	r24, 0x01	; 1
   1e7ce:	80 93 d2 03 	sts	0x03D2, r24
	};
}
   1e7d2:	ff 91       	pop	r31
   1e7d4:	ef 91       	pop	r30
   1e7d6:	9f 91       	pop	r25
   1e7d8:	8f 91       	pop	r24
   1e7da:	3f 91       	pop	r19
   1e7dc:	2f 91       	pop	r18
   1e7de:	0f 90       	pop	r0
   1e7e0:	0b be       	out	0x3b, r0	; 59
   1e7e2:	0f 90       	pop	r0
   1e7e4:	0f be       	out	0x3f, r0	; 63
   1e7e6:	0f 90       	pop	r0
   1e7e8:	1f 90       	pop	r1
   1e7ea:	18 95       	reti

0001e7ec <uart_init>:

	struct fifo_control uart_fifo_tx;
	struct fifo_control uart_fifo_rx;

char uart_init(void)
{
   1e7ec:	cf 93       	push	r28
   1e7ee:	df 93       	push	r29
	int tempint;
	char found=FALSE;

	//Uart0 already configured? (means bootloader called from main app)
	if(UCSR0B & _BV(RXEN0))
   1e7f0:	54 9b       	sbis	0x0a, 4	; 10
   1e7f2:	08 c0       	rjmp	.+16     	; 0x1e804 <uart_init+0x18>
	{
		UCSR0B |= _BV(RXCIE0);	// enable rx interrupt (writes to fifo)
   1e7f4:	57 9a       	sbi	0x0a, 7	; 10
		fifo_init(&uart_fifo_tx,UART_FIFO_TX_SIZE, uart0_isrtx_enable, uart_fifo_data_tx);
   1e7f6:	81 ed       	ldi	r24, 0xD1	; 209
   1e7f8:	93 e0       	ldi	r25, 0x03	; 3
   1e7fa:	60 e4       	ldi	r22, 0x40	; 64
   1e7fc:	70 e0       	ldi	r23, 0x00	; 0
   1e7fe:	4e ec       	ldi	r20, 0xCE	; 206
   1e800:	52 ef       	ldi	r21, 0xF2	; 242
   1e802:	0f c0       	rjmp	.+30     	; 0x1e822 <uart_init+0x36>
		fifo_init(&uart_fifo_rx,UART_FIFO_RX_SIZE, NULL, uart_fifo_data_rx);
		found=TRUE;
	}
	else if(UCSR1B & _BV(RXEN1))
   1e804:	80 91 9a 00 	lds	r24, 0x009A
   1e808:	84 ff       	sbrs	r24, 4
   1e80a:	1b c0       	rjmp	.+54     	; 0x1e842 <uart_init+0x56>
	{
		UCSR1B |= _BV(RXCIE1);	// enable rx interrupt (writes to fifo)
   1e80c:	80 91 9a 00 	lds	r24, 0x009A
   1e810:	80 68       	ori	r24, 0x80	; 128
   1e812:	80 93 9a 00 	sts	0x009A, r24
		fifo_init(&uart_fifo_tx,UART_FIFO_TX_SIZE, uart1_isrtx_enable, uart_fifo_data_tx);
   1e816:	81 ed       	ldi	r24, 0xD1	; 209
   1e818:	93 e0       	ldi	r25, 0x03	; 3
   1e81a:	60 e4       	ldi	r22, 0x40	; 64
   1e81c:	70 e0       	ldi	r23, 0x00	; 0
   1e81e:	40 ed       	ldi	r20, 0xD0	; 208
   1e820:	52 ef       	ldi	r21, 0xF2	; 242
   1e822:	2d ed       	ldi	r18, 0xDD	; 221
   1e824:	33 e0       	ldi	r19, 0x03	; 3
   1e826:	0e 94 7b f6 	call	0x1ecf6	; 0x1ecf6 <fifo_init>
		fifo_init(&uart_fifo_rx,UART_FIFO_RX_SIZE, NULL, uart_fifo_data_rx);
   1e82a:	86 ec       	ldi	r24, 0xC6	; 198
   1e82c:	92 e0       	ldi	r25, 0x02	; 2
   1e82e:	6f ef       	ldi	r22, 0xFF	; 255
   1e830:	70 e0       	ldi	r23, 0x00	; 0
   1e832:	40 e0       	ldi	r20, 0x00	; 0
   1e834:	50 e0       	ldi	r21, 0x00	; 0
   1e836:	22 ed       	ldi	r18, 0xD2	; 210
   1e838:	32 e0       	ldi	r19, 0x02	; 2
   1e83a:	0e 94 7b f6 	call	0x1ecf6	; 0x1ecf6 <fifo_init>
   1e83e:	91 e0       	ldi	r25, 0x01	; 1
   1e840:	9b c0       	rjmp	.+310    	; 0x1e978 <uart_init+0x18c>
	}
	else 
	{
	
		// Setup Uart0
		DDRE &=~_BV(PE0);		// UTX0 input
   1e842:	10 98       	cbi	0x02, 0	; 2
		UCSR0B |= _BV(RXEN0);	// enable rx
   1e844:	54 9a       	sbi	0x0a, 4	; 10
		UCSR0B |= _BV(RXCIE0);	// enable rx interrupt (writes to fifo)
   1e846:	57 9a       	sbi	0x0a, 7	; 10
		UCSR0B &= ~_BV(UDRIE0);	// disable tx interrupt (for now)	
   1e848:	55 98       	cbi	0x0a, 5	; 10

		// Setup Uart1
		DDRD &=~_BV(PD2);		// URX1 input
   1e84a:	8a 98       	cbi	0x11, 2	; 17
		UCSR1B |= _BV(RXEN1);	// enable rx
   1e84c:	80 91 9a 00 	lds	r24, 0x009A
   1e850:	80 61       	ori	r24, 0x10	; 16
   1e852:	80 93 9a 00 	sts	0x009A, r24
		UCSR1B |= _BV(RXCIE1);	// enable rx interrupt (writes to fifo)
   1e856:	80 91 9a 00 	lds	r24, 0x009A
   1e85a:	80 68       	ori	r24, 0x80	; 128
   1e85c:	80 93 9a 00 	sts	0x009A, r24
		UCSR1B &= ~_BV(UDRIE1);	// disable tx interrupt (for now)	
   1e860:	80 91 9a 00 	lds	r24, 0x009A
   1e864:	8f 7d       	andi	r24, 0xDF	; 223
   1e866:	80 93 9a 00 	sts	0x009A, r24

		#define BAUD_TOL	5
		#define BAUD		UART0BAUD
		#include <util/setbaud.h>
		UBRR0H = (char)(UBRR_VALUE>>8);
   1e86a:	10 92 90 00 	sts	0x0090, r1
		UBRR0L = (char)(UBRR_VALUE);
   1e86e:	97 e6       	ldi	r25, 0x67	; 103
   1e870:	99 b9       	out	0x09, r25	; 9
		#if USE_2X
			UCSR0A |= _BV(U2X0);
		#else
			UCSR0A &= _BV(U2X0);
   1e872:	8b b1       	in	r24, 0x0b	; 11
   1e874:	82 70       	andi	r24, 0x02	; 2
   1e876:	8b b9       	out	0x0b, r24	; 11
		#endif
		
		#undef	BAUD
		#define	BAUD		UART1BAUD
		#include <util/setbaud.h>
		UBRR1H = (char)(UBRR_VALUE>>8);
   1e878:	10 92 98 00 	sts	0x0098, r1
		UBRR1L = (char)(UBRR_VALUE);
   1e87c:	90 93 99 00 	sts	0x0099, r25
		#if USE_2X
			UCSR1A |= _BV(U2X1);
		#else
			UCSR1A &= _BV(U2X1);
   1e880:	80 91 9b 00 	lds	r24, 0x009B
   1e884:	82 70       	andi	r24, 0x02	; 2
   1e886:	80 93 9b 00 	sts	0x009B, r24
   1e88a:	88 ec       	ldi	r24, 0xC8	; 200
   1e88c:	90 e0       	ldi	r25, 0x00	; 0
   1e88e:	40 e0       	ldi	r20, 0x00	; 0
   1e890:	c0 ea       	ldi	r28, 0xA0	; 160
   1e892:	df e0       	ldi	r29, 0x0F	; 15
   1e894:	59 c0       	rjmp	.+178    	; 0x1e948 <uart_init+0x15c>
		#endif
		
		tempint=BOOTWINDOW;
		while(tempint--)
		{
			if(UCSR0A & _BV(RXC0))
   1e896:	5f 9b       	sbis	0x0b, 7	; 11
   1e898:	27 c0       	rjmp	.+78     	; 0x1e8e8 <uart_init+0xfc>
			{
				if(UDR0==' ')
   1e89a:	8c b1       	in	r24, 0x0c	; 12
   1e89c:	80 32       	cpi	r24, 0x20	; 32
   1e89e:	21 f5       	brne	.+72     	; 0x1e8e8 <uart_init+0xfc>
				{
					UCSR1B &=~_BV(RXEN1);	// disable rx
   1e8a0:	80 91 9a 00 	lds	r24, 0x009A
   1e8a4:	8f 7e       	andi	r24, 0xEF	; 239
   1e8a6:	80 93 9a 00 	sts	0x009A, r24
					UCSR1B &=~_BV(RXCIE1);	// disable rx interrupt (writes to fifo)
   1e8aa:	80 91 9a 00 	lds	r24, 0x009A
   1e8ae:	8f 77       	andi	r24, 0x7F	; 127
   1e8b0:	80 93 9a 00 	sts	0x009A, r24
					fifo_init(&uart_fifo_tx,UART_FIFO_TX_SIZE, uart0_isrtx_enable, uart_fifo_data_tx);
   1e8b4:	81 ed       	ldi	r24, 0xD1	; 209
   1e8b6:	93 e0       	ldi	r25, 0x03	; 3
   1e8b8:	60 e4       	ldi	r22, 0x40	; 64
   1e8ba:	70 e0       	ldi	r23, 0x00	; 0
   1e8bc:	4e ec       	ldi	r20, 0xCE	; 206
   1e8be:	52 ef       	ldi	r21, 0xF2	; 242
   1e8c0:	2d ed       	ldi	r18, 0xDD	; 221
   1e8c2:	33 e0       	ldi	r19, 0x03	; 3
   1e8c4:	0e 94 7b f6 	call	0x1ecf6	; 0x1ecf6 <fifo_init>
					fifo_init(&uart_fifo_rx,UART_FIFO_RX_SIZE, NULL, uart_fifo_data_rx);
   1e8c8:	86 ec       	ldi	r24, 0xC6	; 198
   1e8ca:	92 e0       	ldi	r25, 0x02	; 2
   1e8cc:	6f ef       	ldi	r22, 0xFF	; 255
   1e8ce:	70 e0       	ldi	r23, 0x00	; 0
   1e8d0:	40 e0       	ldi	r20, 0x00	; 0
   1e8d2:	50 e0       	ldi	r21, 0x00	; 0
   1e8d4:	22 ed       	ldi	r18, 0xD2	; 210
   1e8d6:	32 e0       	ldi	r19, 0x02	; 2
   1e8d8:	0e 94 7b f6 	call	0x1ecf6	; 0x1ecf6 <fifo_init>
					DDRE |=_BV(PE1);		// UTX0 output
   1e8dc:	11 9a       	sbi	0x02, 1	; 2
					UCSR0B |= _BV(TXEN0);	// enable tx
   1e8de:	53 9a       	sbi	0x0a, 3	; 10
					UCSR0B |= _BV(UDRIE0);	// enable tx interrupt
   1e8e0:	55 9a       	sbi	0x0a, 5	; 10
   1e8e2:	20 e0       	ldi	r18, 0x00	; 0
   1e8e4:	30 e0       	ldi	r19, 0x00	; 0
   1e8e6:	41 e0       	ldi	r20, 0x01	; 1
					tempint=0;
					found=TRUE;
				};
			};
			
			if(UCSR1A & _BV(RXC1))
   1e8e8:	80 91 9b 00 	lds	r24, 0x009B
   1e8ec:	87 ff       	sbrs	r24, 7
   1e8ee:	28 c0       	rjmp	.+80     	; 0x1e940 <uart_init+0x154>
			{
				if(UDR1==' ')
   1e8f0:	80 91 9c 00 	lds	r24, 0x009C
   1e8f4:	80 32       	cpi	r24, 0x20	; 32
   1e8f6:	21 f5       	brne	.+72     	; 0x1e940 <uart_init+0x154>
				{
					UCSR0B &=~_BV(RXEN0);	// disable rx
   1e8f8:	54 98       	cbi	0x0a, 4	; 10
					UCSR0B &=~_BV(RXCIE0);	// disable rx interrupt (writes to fifo)
   1e8fa:	57 98       	cbi	0x0a, 7	; 10
					fifo_init(&uart_fifo_tx,UART_FIFO_TX_SIZE, uart1_isrtx_enable, uart_fifo_data_tx);
   1e8fc:	81 ed       	ldi	r24, 0xD1	; 209
   1e8fe:	93 e0       	ldi	r25, 0x03	; 3
   1e900:	60 e4       	ldi	r22, 0x40	; 64
   1e902:	70 e0       	ldi	r23, 0x00	; 0
   1e904:	40 ed       	ldi	r20, 0xD0	; 208
   1e906:	52 ef       	ldi	r21, 0xF2	; 242
   1e908:	2d ed       	ldi	r18, 0xDD	; 221
   1e90a:	33 e0       	ldi	r19, 0x03	; 3
   1e90c:	0e 94 7b f6 	call	0x1ecf6	; 0x1ecf6 <fifo_init>
					fifo_init(&uart_fifo_rx,UART_FIFO_RX_SIZE, NULL, uart_fifo_data_rx);
   1e910:	86 ec       	ldi	r24, 0xC6	; 198
   1e912:	92 e0       	ldi	r25, 0x02	; 2
   1e914:	6f ef       	ldi	r22, 0xFF	; 255
   1e916:	70 e0       	ldi	r23, 0x00	; 0
   1e918:	40 e0       	ldi	r20, 0x00	; 0
   1e91a:	50 e0       	ldi	r21, 0x00	; 0
   1e91c:	22 ed       	ldi	r18, 0xD2	; 210
   1e91e:	32 e0       	ldi	r19, 0x02	; 2
   1e920:	0e 94 7b f6 	call	0x1ecf6	; 0x1ecf6 <fifo_init>
					DDRD |=_BV(PD3);		// UTX1 output
   1e924:	8b 9a       	sbi	0x11, 3	; 17
					UCSR1B |= _BV(TXEN1);	// enable tx
   1e926:	80 91 9a 00 	lds	r24, 0x009A
   1e92a:	88 60       	ori	r24, 0x08	; 8
   1e92c:	80 93 9a 00 	sts	0x009A, r24
					UCSR1B |= _BV(UDRIE1);	// enable tx interrupt
   1e930:	80 91 9a 00 	lds	r24, 0x009A
   1e934:	80 62       	ori	r24, 0x20	; 32
   1e936:	80 93 9a 00 	sts	0x009A, r24
   1e93a:	20 e0       	ldi	r18, 0x00	; 0
   1e93c:	30 e0       	ldi	r19, 0x00	; 0
   1e93e:	41 e0       	ldi	r20, 0x01	; 1
   1e940:	ce 01       	movw	r24, r28
   1e942:	01 97       	sbiw	r24, 0x01	; 1
   1e944:	f1 f7       	brne	.-4      	; 0x1e942 <uart_init+0x156>
   1e946:	c9 01       	movw	r24, r18
		#else
			UCSR1A &= _BV(U2X1);
		#endif
		
		tempint=BOOTWINDOW;
		while(tempint--)
   1e948:	9c 01       	movw	r18, r24
   1e94a:	21 50       	subi	r18, 0x01	; 1
   1e94c:	30 40       	sbci	r19, 0x00	; 0
   1e94e:	89 2b       	or	r24, r25
   1e950:	09 f0       	breq	.+2      	; 0x1e954 <uart_init+0x168>
   1e952:	a1 cf       	rjmp	.-190    	; 0x1e896 <uart_init+0xaa>
   1e954:	94 2f       	mov	r25, r20
			};
			_delay_ms(1);
		};
	};
	
	if(!found)
   1e956:	44 23       	and	r20, r20
   1e958:	79 f4       	brne	.+30     	; 0x1e978 <uart_init+0x18c>
	{
		DDRD=0;
   1e95a:	11 ba       	out	0x11, r1	; 17
		UCSR0B=0;
   1e95c:	1a b8       	out	0x0a, r1	; 10
		UCSR1B=0;
   1e95e:	10 92 9a 00 	sts	0x009A, r1
	
		UBRR0H = 0;
   1e962:	10 92 90 00 	sts	0x0090, r1
		UBRR0L = 0;
   1e966:	19 b8       	out	0x09, r1	; 9
		UBRR1H = 0;
   1e968:	10 92 98 00 	sts	0x0098, r1
		UBRR1L = 0;
   1e96c:	10 92 99 00 	sts	0x0099, r1
	
		UCSR0A =0x20;
   1e970:	80 e2       	ldi	r24, 0x20	; 32
   1e972:	8b b9       	out	0x0b, r24	; 11
		UCSR1A =0x20;	
   1e974:	80 93 9b 00 	sts	0x009B, r24
	};
	return found;
}
   1e978:	89 2f       	mov	r24, r25
   1e97a:	df 91       	pop	r29
   1e97c:	cf 91       	pop	r28
   1e97e:	08 95       	ret

0001e980 <hex2ascii>:

// call to print memory to a text buffer as hex data
// option=0, ############
// option=1, ##:##:##:##:##:## (used for MAC)
char* hex2ascii(char* textbuf, void* startadd, unsigned char length, unsigned char option)
{
   1e980:	0f 93       	push	r16
   1e982:	1f 93       	push	r17
   1e984:	cf 93       	push	r28
   1e986:	df 93       	push	r29
   1e988:	18 2f       	mov	r17, r24
   1e98a:	09 2f       	mov	r16, r25
   1e98c:	eb 01       	movw	r28, r22
   1e98e:	62 2f       	mov	r22, r18
	void* endadd = (unsigned char*)startadd+length;
   1e990:	ce 01       	movw	r24, r28
   1e992:	84 0f       	add	r24, r20
   1e994:	91 1d       	adc	r25, r1
   1e996:	ac 01       	movw	r20, r24
   1e998:	21 2f       	mov	r18, r17
   1e99a:	30 2f       	mov	r19, r16
   1e99c:	c9 01       	movw	r24, r18
   1e99e:	fc 01       	movw	r30, r24
			textbuf[0]+=7;
		if(textbuf[1]>0x39)
			textbuf[1]+=7;
		textbuf+=2;
		if(option==1 && startadd != endadd)
			*textbuf++=':';
   1e9a0:	2a e3       	ldi	r18, 0x3A	; 58
	char* retval = textbuf;

	unsigned char tempchar;
	do
	{
		tempchar=*(unsigned char*)startadd++;
   1e9a2:	89 91       	ld	r24, Y+
		textbuf[0]=0x30+(tempchar>>4);
   1e9a4:	98 2f       	mov	r25, r24
   1e9a6:	92 95       	swap	r25
   1e9a8:	9f 70       	andi	r25, 0x0F	; 15
   1e9aa:	90 5d       	subi	r25, 0xD0	; 208
   1e9ac:	df 01       	movw	r26, r30
   1e9ae:	9d 93       	st	X+, r25
		textbuf[1]=0x30+(tempchar&0x0F);
   1e9b0:	8f 70       	andi	r24, 0x0F	; 15
   1e9b2:	80 5d       	subi	r24, 0xD0	; 208
   1e9b4:	81 83       	std	Z+1, r24	; 0x01
		if(textbuf[0]>0x39)
   1e9b6:	9a 33       	cpi	r25, 0x3A	; 58
   1e9b8:	10 f0       	brcs	.+4      	; 0x1e9be <hex2ascii+0x3e>
			textbuf[0]+=7;
   1e9ba:	99 5f       	subi	r25, 0xF9	; 249
   1e9bc:	90 83       	st	Z, r25
		if(textbuf[1]>0x39)
   1e9be:	8c 91       	ld	r24, X
   1e9c0:	8a 33       	cpi	r24, 0x3A	; 58
   1e9c2:	10 f0       	brcs	.+4      	; 0x1e9c8 <hex2ascii+0x48>
			textbuf[1]+=7;
   1e9c4:	89 5f       	subi	r24, 0xF9	; 249
   1e9c6:	8c 93       	st	X, r24
		textbuf+=2;
   1e9c8:	32 96       	adiw	r30, 0x02	; 2
		if(option==1 && startadd != endadd)
   1e9ca:	61 30       	cpi	r22, 0x01	; 1
   1e9cc:	29 f4       	brne	.+10     	; 0x1e9d8 <hex2ascii+0x58>
   1e9ce:	c4 17       	cp	r28, r20
   1e9d0:	d5 07       	cpc	r29, r21
   1e9d2:	29 f0       	breq	.+10     	; 0x1e9de <hex2ascii+0x5e>
			*textbuf++=':';
   1e9d4:	21 93       	st	Z+, r18
   1e9d6:	e5 cf       	rjmp	.-54     	; 0x1e9a2 <hex2ascii+0x22>
	}while(startadd != endadd);
   1e9d8:	c4 17       	cp	r28, r20
   1e9da:	d5 07       	cpc	r29, r21
   1e9dc:	11 f7       	brne	.-60     	; 0x1e9a2 <hex2ascii+0x22>
	*textbuf++=0;
   1e9de:	10 82       	st	Z, r1
	return retval;
}
   1e9e0:	81 2f       	mov	r24, r17
   1e9e2:	90 2f       	mov	r25, r16
   1e9e4:	df 91       	pop	r29
   1e9e6:	cf 91       	pop	r28
   1e9e8:	1f 91       	pop	r17
   1e9ea:	0f 91       	pop	r16
   1e9ec:	08 95       	ret

0001e9ee <read_bige_uint>:

unsigned int read_bige_uint(unsigned int bige)
{
   1e9ee:	df 93       	push	r29
   1e9f0:	cf 93       	push	r28
   1e9f2:	00 d0       	rcall	.+0      	; 0x1e9f4 <read_bige_uint+0x6>
   1e9f4:	cd b7       	in	r28, 0x3d	; 61
   1e9f6:	de b7       	in	r29, 0x3e	; 62
   1e9f8:	9a 83       	std	Y+2, r25	; 0x02
   1e9fa:	89 83       	std	Y+1, r24	; 0x01
	unsigned int retval;
	retval = ((unsigned char*)&bige)[0];
	retval<<=8;
   1e9fc:	38 2f       	mov	r19, r24
   1e9fe:	20 e0       	ldi	r18, 0x00	; 0
   1ea00:	8a 81       	ldd	r24, Y+2	; 0x02
   1ea02:	28 0f       	add	r18, r24
   1ea04:	31 1d       	adc	r19, r1
	retval+= ((unsigned char*)&bige)[1];
	return retval;
}
   1ea06:	c9 01       	movw	r24, r18
   1ea08:	0f 90       	pop	r0
   1ea0a:	0f 90       	pop	r0
   1ea0c:	cf 91       	pop	r28
   1ea0e:	df 91       	pop	r29
   1ea10:	08 95       	ret

0001ea12 <ihex_init>:
	char *line_ptr;

//call to initialise ihex parser
void ihex_init()
{
	ext_seg_add=0;
   1ea12:	10 92 be 01 	sts	0x01BE, r1
   1ea16:	10 92 bf 01 	sts	0x01BF, r1
   1ea1a:	10 92 c0 01 	sts	0x01C0, r1
   1ea1e:	10 92 c1 01 	sts	0x01C1, r1
	ext_lin_add=0;
   1ea22:	10 92 c2 01 	sts	0x01C2, r1
   1ea26:	10 92 c3 01 	sts	0x01C3, r1
   1ea2a:	10 92 c4 01 	sts	0x01C4, r1
   1ea2e:	10 92 c5 01 	sts	0x01C5, r1
	line_ptr=hexline.ascii;
   1ea32:	81 e3       	ldi	r24, 0x31	; 49
   1ea34:	94 e0       	ldi	r25, 0x04	; 4
   1ea36:	90 93 1e 04 	sts	0x041E, r25
   1ea3a:	80 93 1d 04 	sts	0x041D, r24
	*line_ptr=0;
   1ea3e:	10 92 31 04 	sts	0x0431, r1
	ihex_status=0;
   1ea42:	10 92 1f 04 	sts	0x041F, r1
}
   1ea46:	08 95       	ret

0001ea48 <ascii2hex>:
	else
		ihex_status=IHEX_STATUS_ERROR;
}

char ascii2hex(char* ascii)
{
   1ea48:	fc 01       	movw	r30, r24
	char retval=0;
	if(ascii[0] > '9')
   1ea4a:	80 81       	ld	r24, Z
   1ea4c:	8a 33       	cpi	r24, 0x3A	; 58
   1ea4e:	10 f0       	brcs	.+4      	; 0x1ea54 <ascii2hex+0xc>
		retval += 0x0A + ascii[0] -'A';
   1ea50:	87 53       	subi	r24, 0x37	; 55
   1ea52:	01 c0       	rjmp	.+2      	; 0x1ea56 <ascii2hex+0xe>
	else
		retval += 0x00 + ascii[0] -'0';
   1ea54:	80 53       	subi	r24, 0x30	; 48
	retval<<=4;
   1ea56:	98 2f       	mov	r25, r24
   1ea58:	92 95       	swap	r25
   1ea5a:	90 7f       	andi	r25, 0xF0	; 240
	if(ascii[1] > '9')
   1ea5c:	81 81       	ldd	r24, Z+1	; 0x01
   1ea5e:	8a 33       	cpi	r24, 0x3A	; 58
   1ea60:	18 f0       	brcs	.+6      	; 0x1ea68 <ascii2hex+0x20>
		retval += 0x0A + ascii[1] -'A';
   1ea62:	87 53       	subi	r24, 0x37	; 55
   1ea64:	89 0f       	add	r24, r25
   1ea66:	08 95       	ret
	else
		retval += 0x00 + ascii[1] -'0';
   1ea68:	80 53       	subi	r24, 0x30	; 48
   1ea6a:	89 0f       	add	r24, r25
	return retval;
}
   1ea6c:	08 95       	ret

0001ea6e <ihex_process_line>:
	};
}

//called from ihex_char when a hex line is complete
void ihex_process_line(void)
{
   1ea6e:	ef 92       	push	r14
   1ea70:	ff 92       	push	r15
   1ea72:	0f 93       	push	r16
   1ea74:	1f 93       	push	r17
   1ea76:	cf 93       	push	r28
   1ea78:	df 93       	push	r29
	char byte_count, *target, *source, checksum;
	unsigned char index;

	//if valid size
	if(isxdigit(hexline.ascii[1]) && isxdigit(hexline.ascii[2]))
   1ea7a:	80 91 32 04 	lds	r24, 0x0432
   1ea7e:	90 e0       	ldi	r25, 0x00	; 0
   1ea80:	0e 94 8a f6 	call	0x1ed14	; 0x1ed14 <isxdigit>
   1ea84:	89 2b       	or	r24, r25
   1ea86:	71 f0       	breq	.+28     	; 0x1eaa4 <ihex_process_line+0x36>
   1ea88:	80 91 33 04 	lds	r24, 0x0433
   1ea8c:	90 e0       	ldi	r25, 0x00	; 0
   1ea8e:	0e 94 8a f6 	call	0x1ed14	; 0x1ed14 <isxdigit>
   1ea92:	89 2b       	or	r24, r25
   1ea94:	39 f0       	breq	.+14     	; 0x1eaa4 <ihex_process_line+0x36>
		hexline.ihex.byte_count = ascii2hex(&hexline.ascii[1]);
   1ea96:	82 e3       	ldi	r24, 0x32	; 50
   1ea98:	94 e0       	ldi	r25, 0x04	; 4
   1ea9a:	0e 94 24 f5 	call	0x1ea48	; 0x1ea48 <ascii2hex>
   1ea9e:	80 93 31 04 	sts	0x0431, r24
   1eaa2:	02 c0       	rjmp	.+4      	; 0x1eaa8 <ihex_process_line+0x3a>
	else
		hexline.ihex.byte_count=0;
   1eaa4:	10 92 31 04 	sts	0x0431, r1

	//convert ascii to hex
	byte_count=hexline.ihex.byte_count+sizeof(struct ihex_struct)-1;
   1eaa8:	e0 90 31 04 	lds	r14, 0x0431
   1eaac:	84 e0       	ldi	r24, 0x04	; 4
   1eaae:	e8 0e       	add	r14, r24
	target = &hexline.raw[1];
	source = &hexline.ascii[3];	//skip : and length field
	if(byte_count > (MAXLEN-6)/2)	//MAXLEN -'CR' -':' -'0terminator' -'size low byte' -'size hi byte'
   1eab0:	eb e1       	ldi	r30, 0x1B	; 27
   1eab2:	ee 15       	cp	r30, r14
   1eab4:	08 f4       	brcc	.+2      	; 0x1eab8 <ihex_process_line+0x4a>
   1eab6:	ee 24       	eor	r14, r14
   1eab8:	02 e3       	ldi	r16, 0x32	; 50
   1eaba:	14 e0       	ldi	r17, 0x04	; 4
   1eabc:	e8 01       	movw	r28, r16
   1eabe:	22 96       	adiw	r28, 0x02	; 2
   1eac0:	08 c0       	rjmp	.+16     	; 0x1ead2 <ihex_process_line+0x64>
		byte_count=0;
	while(byte_count)
	{
		*target++=ascii2hex(source);
   1eac2:	ce 01       	movw	r24, r28
   1eac4:	0e 94 24 f5 	call	0x1ea48	; 0x1ea48 <ascii2hex>
   1eac8:	f8 01       	movw	r30, r16
   1eaca:	81 93       	st	Z+, r24
   1eacc:	8f 01       	movw	r16, r30
		source+=2;
   1eace:	22 96       	adiw	r28, 0x02	; 2
		byte_count--;
   1ead0:	ea 94       	dec	r14
	byte_count=hexline.ihex.byte_count+sizeof(struct ihex_struct)-1;
	target = &hexline.raw[1];
	source = &hexline.ascii[3];	//skip : and length field
	if(byte_count > (MAXLEN-6)/2)	//MAXLEN -'CR' -':' -'0terminator' -'size low byte' -'size hi byte'
		byte_count=0;
	while(byte_count)
   1ead2:	ee 20       	and	r14, r14
   1ead4:	b1 f7       	brne	.-20     	; 0x1eac2 <ihex_process_line+0x54>
		source+=2;
		byte_count--;
	};

	//test checksum
	byte_count=hexline.ihex.byte_count+sizeof(struct ihex_struct)-1;
   1ead6:	80 91 31 04 	lds	r24, 0x0431
   1eada:	8c 5f       	subi	r24, 0xFC	; 252
   1eadc:	e1 e3       	ldi	r30, 0x31	; 49
   1eade:	f4 e0       	ldi	r31, 0x04	; 4
   1eae0:	20 e0       	ldi	r18, 0x00	; 0
	checksum=0;
	index=0;
	while(byte_count--)
   1eae2:	90 e0       	ldi	r25, 0x00	; 0
   1eae4:	8e 0f       	add	r24, r30
   1eae6:	9f 1f       	adc	r25, r31
   1eae8:	02 c0       	rjmp	.+4      	; 0x1eaee <ihex_process_line+0x80>
		checksum-=hexline.raw[index++];
   1eaea:	23 1b       	sub	r18, r19
   1eaec:	31 96       	adiw	r30, 0x01	; 1
   1eaee:	30 81       	ld	r19, Z

	//test checksum
	byte_count=hexline.ihex.byte_count+sizeof(struct ihex_struct)-1;
	checksum=0;
	index=0;
	while(byte_count--)
   1eaf0:	e8 17       	cp	r30, r24
   1eaf2:	f9 07       	cpc	r31, r25
   1eaf4:	d1 f7       	brne	.-12     	; 0x1eaea <ihex_process_line+0x7c>
		checksum-=hexline.raw[index++];
	
	if(checksum == hexline.raw[index])
   1eaf6:	23 17       	cp	r18, r19
   1eaf8:	09 f0       	breq	.+2      	; 0x1eafc <ihex_process_line+0x8e>
   1eafa:	7d c0       	rjmp	.+250    	; 0x1ebf6 <ihex_process_line+0x188>
	{
		if(hexline.ihex.type == IHEX_TYPE_DATA)
   1eafc:	80 91 34 04 	lds	r24, 0x0434
   1eb00:	88 23       	and	r24, r24
   1eb02:	c1 f5       	brne	.+112    	; 0x1eb74 <ihex_process_line+0x106>
		{
			//calculate actual address
			ihex_address=(unsigned long)read_bige_uint(hexline.ihex.address);
   1eb04:	80 91 32 04 	lds	r24, 0x0432
   1eb08:	90 91 33 04 	lds	r25, 0x0433
   1eb0c:	0e 94 f7 f4 	call	0x1e9ee	; 0x1e9ee <read_bige_uint>
			ihex_address+=ext_seg_add;
			ihex_address+=ext_lin_add;
   1eb10:	20 91 c2 01 	lds	r18, 0x01C2
   1eb14:	30 91 c3 01 	lds	r19, 0x01C3
   1eb18:	40 91 c4 01 	lds	r20, 0x01C4
   1eb1c:	50 91 c5 01 	lds	r21, 0x01C5
   1eb20:	e0 90 be 01 	lds	r14, 0x01BE
   1eb24:	f0 90 bf 01 	lds	r15, 0x01BF
   1eb28:	00 91 c0 01 	lds	r16, 0x01C0
   1eb2c:	10 91 c1 01 	lds	r17, 0x01C1
   1eb30:	2e 0d       	add	r18, r14
   1eb32:	3f 1d       	adc	r19, r15
   1eb34:	40 1f       	adc	r20, r16
   1eb36:	51 1f       	adc	r21, r17
   1eb38:	a0 e0       	ldi	r26, 0x00	; 0
   1eb3a:	b0 e0       	ldi	r27, 0x00	; 0
   1eb3c:	28 0f       	add	r18, r24
   1eb3e:	39 1f       	adc	r19, r25
   1eb40:	4a 1f       	adc	r20, r26
   1eb42:	5b 1f       	adc	r21, r27
   1eb44:	20 93 ba 01 	sts	0x01BA, r18
   1eb48:	30 93 bb 01 	sts	0x01BB, r19
   1eb4c:	40 93 bc 01 	sts	0x01BC, r20
   1eb50:	50 93 bd 01 	sts	0x01BD, r21
			
			//copy data to output
			memcpy(ihex_data, hexline.ihex.data, hexline.ihex.byte_count);
   1eb54:	20 e2       	ldi	r18, 0x20	; 32
   1eb56:	34 e0       	ldi	r19, 0x04	; 4
   1eb58:	40 91 31 04 	lds	r20, 0x0431
   1eb5c:	e5 e3       	ldi	r30, 0x35	; 53
   1eb5e:	f4 e0       	ldi	r31, 0x04	; 4
   1eb60:	c9 01       	movw	r24, r18
   1eb62:	bf 01       	movw	r22, r30
   1eb64:	50 e0       	ldi	r21, 0x00	; 0
   1eb66:	0e 94 95 f6 	call	0x1ed2a	; 0x1ed2a <memcpy>
			//copy byte count to output
			ihex_byte_count=hexline.ihex.byte_count;
   1eb6a:	80 91 31 04 	lds	r24, 0x0431
   1eb6e:	80 93 30 04 	sts	0x0430, r24
   1eb72:	44 c0       	rjmp	.+136    	; 0x1ebfc <ihex_process_line+0x18e>
		}
		else if(hexline.ihex.type == IHEX_TYPE_EXT_SEG_ADD)
   1eb74:	82 30       	cpi	r24, 0x02	; 2
   1eb76:	f9 f4       	brne	.+62     	; 0x1ebb6 <ihex_process_line+0x148>
		{
			ext_seg_add=hexline.ihex.data[0];
			ext_seg_add<<=8;
			ext_seg_add+=hexline.ihex.data[1];
			ext_seg_add<<=4;
   1eb78:	80 91 35 04 	lds	r24, 0x0435
   1eb7c:	90 e0       	ldi	r25, 0x00	; 0
   1eb7e:	a0 e0       	ldi	r26, 0x00	; 0
   1eb80:	b0 e0       	ldi	r27, 0x00	; 0
   1eb82:	ba 2f       	mov	r27, r26
   1eb84:	a9 2f       	mov	r26, r25
   1eb86:	98 2f       	mov	r25, r24
   1eb88:	88 27       	eor	r24, r24
   1eb8a:	20 91 36 04 	lds	r18, 0x0436
   1eb8e:	82 0f       	add	r24, r18
   1eb90:	91 1d       	adc	r25, r1
   1eb92:	a1 1d       	adc	r26, r1
   1eb94:	b1 1d       	adc	r27, r1
   1eb96:	44 e0       	ldi	r20, 0x04	; 4
   1eb98:	88 0f       	add	r24, r24
   1eb9a:	99 1f       	adc	r25, r25
   1eb9c:	aa 1f       	adc	r26, r26
   1eb9e:	bb 1f       	adc	r27, r27
   1eba0:	4a 95       	dec	r20
   1eba2:	d1 f7       	brne	.-12     	; 0x1eb98 <ihex_process_line+0x12a>
   1eba4:	80 93 be 01 	sts	0x01BE, r24
   1eba8:	90 93 bf 01 	sts	0x01BF, r25
   1ebac:	a0 93 c0 01 	sts	0x01C0, r26
   1ebb0:	b0 93 c1 01 	sts	0x01C1, r27
   1ebb4:	23 c0       	rjmp	.+70     	; 0x1ebfc <ihex_process_line+0x18e>
		}
		else if(hexline.ihex.type == IHEX_TYPE_EXT_LIN_ADD)
   1ebb6:	84 30       	cpi	r24, 0x04	; 4
   1ebb8:	d9 f4       	brne	.+54     	; 0x1ebf0 <ihex_process_line+0x182>
		{
			ext_lin_add=hexline.ihex.data[0];
			ext_lin_add<<=8;
			ext_lin_add+=hexline.ihex.data[1];
			ext_lin_add<<=16;
   1ebba:	80 91 35 04 	lds	r24, 0x0435
   1ebbe:	90 e0       	ldi	r25, 0x00	; 0
   1ebc0:	a0 e0       	ldi	r26, 0x00	; 0
   1ebc2:	b0 e0       	ldi	r27, 0x00	; 0
   1ebc4:	ba 2f       	mov	r27, r26
   1ebc6:	a9 2f       	mov	r26, r25
   1ebc8:	98 2f       	mov	r25, r24
   1ebca:	88 27       	eor	r24, r24
   1ebcc:	20 91 36 04 	lds	r18, 0x0436
   1ebd0:	82 0f       	add	r24, r18
   1ebd2:	91 1d       	adc	r25, r1
   1ebd4:	a1 1d       	adc	r26, r1
   1ebd6:	b1 1d       	adc	r27, r1
   1ebd8:	dc 01       	movw	r26, r24
   1ebda:	99 27       	eor	r25, r25
   1ebdc:	88 27       	eor	r24, r24
   1ebde:	80 93 c2 01 	sts	0x01C2, r24
   1ebe2:	90 93 c3 01 	sts	0x01C3, r25
   1ebe6:	a0 93 c4 01 	sts	0x01C4, r26
   1ebea:	b0 93 c5 01 	sts	0x01C5, r27
   1ebee:	06 c0       	rjmp	.+12     	; 0x1ebfc <ihex_process_line+0x18e>
		}
		else if(hexline.ihex.type == IHEX_TYPE_EOF)
   1ebf0:	81 30       	cpi	r24, 0x01	; 1
   1ebf2:	21 f4       	brne	.+8      	; 0x1ebfc <ihex_process_line+0x18e>
   1ebf4:	01 c0       	rjmp	.+2      	; 0x1ebf8 <ihex_process_line+0x18a>
			ihex_status=IHEX_STATUS_EOF;
	}
	else
		ihex_status=IHEX_STATUS_ERROR;
   1ebf6:	82 e0       	ldi	r24, 0x02	; 2
   1ebf8:	80 93 1f 04 	sts	0x041F, r24
}
   1ebfc:	df 91       	pop	r29
   1ebfe:	cf 91       	pop	r28
   1ec00:	1f 91       	pop	r17
   1ec02:	0f 91       	pop	r16
   1ec04:	ff 90       	pop	r15
   1ec06:	ef 90       	pop	r14
   1ec08:	08 95       	ret

0001ec0a <ihex_char>:
	ihex_status=0;
}

//characters are passed to this function
void ihex_char(char x)
{
   1ec0a:	98 2f       	mov	r25, r24
	//start of new line?
	if(x==':')
   1ec0c:	8a 33       	cpi	r24, 0x3A	; 58
   1ec0e:	59 f4       	brne	.+22     	; 0x1ec26 <ihex_char+0x1c>
	{
		line_ptr=hexline.ascii;
		*line_ptr=x;
   1ec10:	80 93 31 04 	sts	0x0431, r24
		line_ptr++;
   1ec14:	82 e3       	ldi	r24, 0x32	; 50
   1ec16:	94 e0       	ldi	r25, 0x04	; 4
   1ec18:	90 93 1e 04 	sts	0x041E, r25
   1ec1c:	80 93 1d 04 	sts	0x041D, r24
		*line_ptr=0;
   1ec20:	10 92 32 04 	sts	0x0432, r1
   1ec24:	08 95       	ret
	}
	//else if line in progress, append to line
	else if(hexline.ascii[0]==':')
   1ec26:	80 91 31 04 	lds	r24, 0x0431
   1ec2a:	8a 33       	cpi	r24, 0x3A	; 58
   1ec2c:	e1 f4       	brne	.+56     	; 0x1ec66 <ihex_char+0x5c>
	{
		if(line_ptr != &hexline.ascii[MAXLEN-1])
   1ec2e:	a0 91 1d 04 	lds	r26, 0x041D
   1ec32:	b0 91 1e 04 	lds	r27, 0x041E
   1ec36:	84 e0       	ldi	r24, 0x04	; 4
   1ec38:	ac 36       	cpi	r26, 0x6C	; 108
   1ec3a:	b8 07       	cpc	r27, r24
   1ec3c:	41 f0       	breq	.+16     	; 0x1ec4e <ihex_char+0x44>
		{
			*line_ptr++=x;
   1ec3e:	fd 01       	movw	r30, r26
   1ec40:	91 93       	st	Z+, r25
   1ec42:	f0 93 1e 04 	sts	0x041E, r31
   1ec46:	e0 93 1d 04 	sts	0x041D, r30
			*line_ptr=0;
   1ec4a:	11 96       	adiw	r26, 0x01	; 1
   1ec4c:	1c 92       	st	X, r1
		};
		if(x=='\r')
   1ec4e:	9d 30       	cpi	r25, 0x0D	; 13
   1ec50:	51 f4       	brne	.+20     	; 0x1ec66 <ihex_char+0x5c>
		{
			ihex_process_line();
   1ec52:	0e 94 37 f5 	call	0x1ea6e	; 0x1ea6e <ihex_process_line>
			line_ptr=hexline.ascii;
   1ec56:	81 e3       	ldi	r24, 0x31	; 49
   1ec58:	94 e0       	ldi	r25, 0x04	; 4
   1ec5a:	90 93 1e 04 	sts	0x041E, r25
   1ec5e:	80 93 1d 04 	sts	0x041D, r24
			*line_ptr=0;
   1ec62:	10 92 31 04 	sts	0x0431, r1
   1ec66:	08 95       	ret

0001ec68 <fifo_read_char>:

char fifo_read_char(void)
{
	char retval=0;
	
	while(uart_fifo_rx.bytes_used==0);
   1ec68:	80 91 c7 02 	lds	r24, 0x02C7
   1ec6c:	88 23       	and	r24, r24
   1ec6e:	e1 f3       	breq	.-8      	; 0x1ec68 <fifo_read_char>

	retval=*((char*)uart_fifo_rx.tail_ptr);
   1ec70:	e0 91 ca 02 	lds	r30, 0x02CA
   1ec74:	f0 91 cb 02 	lds	r31, 0x02CB
   1ec78:	e0 81       	ld	r30, Z
	uart_fifo_rx.tail_ptr++;	
   1ec7a:	80 91 ca 02 	lds	r24, 0x02CA
   1ec7e:	90 91 cb 02 	lds	r25, 0x02CB
   1ec82:	01 96       	adiw	r24, 0x01	; 1
   1ec84:	90 93 cb 02 	sts	0x02CB, r25
   1ec88:	80 93 ca 02 	sts	0x02CA, r24
	
	if(uart_fifo_rx.tail_ptr == uart_fifo_rx.end)
   1ec8c:	20 91 ca 02 	lds	r18, 0x02CA
   1ec90:	30 91 cb 02 	lds	r19, 0x02CB
   1ec94:	80 91 ce 02 	lds	r24, 0x02CE
   1ec98:	90 91 cf 02 	lds	r25, 0x02CF
   1ec9c:	28 17       	cp	r18, r24
   1ec9e:	39 07       	cpc	r19, r25
   1eca0:	41 f4       	brne	.+16     	; 0x1ecb2 <fifo_read_char+0x4a>
		uart_fifo_rx.tail_ptr = uart_fifo_rx.start;
   1eca2:	80 91 cc 02 	lds	r24, 0x02CC
   1eca6:	90 91 cd 02 	lds	r25, 0x02CD
   1ecaa:	90 93 cb 02 	sts	0x02CB, r25
   1ecae:	80 93 ca 02 	sts	0x02CA, r24
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1ecb2:	f8 94       	cli

	ATOMIC_BLOCK(ATOMIC_FORCEON)
	{
		uart_fifo_rx.bytes_free ++;
   1ecb4:	80 91 c6 02 	lds	r24, 0x02C6
   1ecb8:	8f 5f       	subi	r24, 0xFF	; 255
   1ecba:	80 93 c6 02 	sts	0x02C6, r24
		uart_fifo_rx.bytes_used --;
   1ecbe:	80 91 c7 02 	lds	r24, 0x02C7
   1ecc2:	81 50       	subi	r24, 0x01	; 1
   1ecc4:	80 93 c7 02 	sts	0x02C7, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
   1ecc8:	78 94       	sei
	}

	return retval;
}
   1ecca:	8e 2f       	mov	r24, r30
   1eccc:	08 95       	ret

0001ecce <fifo_flush>:
	fifo_flush(obj);
} 

//100506, made atomic so pointers cannot be corrupted by ISR's
void fifo_flush(struct fifo_control *obj)
{
   1ecce:	fc 01       	movw	r30, r24
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
   1ecd0:	4f b7       	in	r20, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1ecd2:	f8 94       	cli
	{
		(*obj).tail_ptr = (*obj).start;
   1ecd4:	86 81       	ldd	r24, Z+6	; 0x06
   1ecd6:	97 81       	ldd	r25, Z+7	; 0x07
   1ecd8:	95 83       	std	Z+5, r25	; 0x05
   1ecda:	84 83       	std	Z+4, r24	; 0x04
		(*obj).head_ptr = (*obj).start;
   1ecdc:	86 81       	ldd	r24, Z+6	; 0x06
   1ecde:	97 81       	ldd	r25, Z+7	; 0x07
   1ece0:	93 83       	std	Z+3, r25	; 0x03
   1ece2:	82 83       	std	Z+2, r24	; 0x02
		(*obj).bytes_free=(*obj).end-(*obj).start;
   1ece4:	80 85       	ldd	r24, Z+8	; 0x08
   1ece6:	91 85       	ldd	r25, Z+9	; 0x09
   1ece8:	26 81       	ldd	r18, Z+6	; 0x06
   1ecea:	37 81       	ldd	r19, Z+7	; 0x07
   1ecec:	82 1b       	sub	r24, r18
   1ecee:	80 83       	st	Z, r24
		(*obj).bytes_used=0;
   1ecf0:	11 82       	std	Z+1, r1	; 0x01
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
   1ecf2:	4f bf       	out	0x3f, r20	; 63
	}
}
   1ecf4:	08 95       	ret

0001ecf6 <fifo_init>:
	return retval;
}


void fifo_init(struct fifo_control *obj, unsigned int size, void(*post_fptr)(void), void* data_space)
{
   1ecf6:	fc 01       	movw	r30, r24
	(*obj).start = data_space;
   1ecf8:	37 83       	std	Z+7, r19	; 0x07
   1ecfa:	26 83       	std	Z+6, r18	; 0x06
	(*obj).end=(*obj).start + size;		// note, end points to last item in buffer + 1
   1ecfc:	86 81       	ldd	r24, Z+6	; 0x06
   1ecfe:	97 81       	ldd	r25, Z+7	; 0x07
   1ed00:	86 0f       	add	r24, r22
   1ed02:	97 1f       	adc	r25, r23
   1ed04:	91 87       	std	Z+9, r25	; 0x09
   1ed06:	80 87       	std	Z+8, r24	; 0x08
	(*obj).post_fptr=post_fptr;
   1ed08:	53 87       	std	Z+11, r21	; 0x0b
   1ed0a:	42 87       	std	Z+10, r20	; 0x0a
	fifo_flush(obj);
   1ed0c:	cf 01       	movw	r24, r30
   1ed0e:	0e 94 67 f6 	call	0x1ecce	; 0x1ecce <fifo_flush>
} 
   1ed12:	08 95       	ret

0001ed14 <isxdigit>:
   1ed14:	91 11       	cpse	r25, r1
   1ed16:	46 c0       	rjmp	.+140    	; 0x1eda4 <__ctype_isfalse>
   1ed18:	80 53       	subi	r24, 0x30	; 48
   1ed1a:	8a 50       	subi	r24, 0x0A	; 10
   1ed1c:	28 f0       	brcs	.+10     	; 0x1ed28 <isxdigit+0x14>
   1ed1e:	86 5c       	subi	r24, 0xC6	; 198
   1ed20:	80 62       	ori	r24, 0x20	; 32
   1ed22:	81 56       	subi	r24, 0x61	; 97
   1ed24:	86 50       	subi	r24, 0x06	; 6
   1ed26:	b8 f7       	brcc	.-18     	; 0x1ed16 <isxdigit+0x2>
   1ed28:	08 95       	ret

0001ed2a <memcpy>:
   1ed2a:	fb 01       	movw	r30, r22
   1ed2c:	dc 01       	movw	r26, r24
   1ed2e:	02 c0       	rjmp	.+4      	; 0x1ed34 <memcpy+0xa>
   1ed30:	01 90       	ld	r0, Z+
   1ed32:	0d 92       	st	X+, r0
   1ed34:	41 50       	subi	r20, 0x01	; 1
   1ed36:	50 40       	sbci	r21, 0x00	; 0
   1ed38:	d8 f7       	brcc	.-10     	; 0x1ed30 <memcpy+0x6>
   1ed3a:	08 95       	ret

0001ed3c <ltoa>:
   1ed3c:	fa 01       	movw	r30, r20
   1ed3e:	cf 93       	push	r28
   1ed40:	ff 93       	push	r31
   1ed42:	ef 93       	push	r30
   1ed44:	22 30       	cpi	r18, 0x02	; 2
   1ed46:	44 f1       	brlt	.+80     	; 0x1ed98 <ltoa+0x5c>
   1ed48:	25 32       	cpi	r18, 0x25	; 37
   1ed4a:	34 f5       	brge	.+76     	; 0x1ed98 <ltoa+0x5c>
   1ed4c:	c2 2f       	mov	r28, r18
   1ed4e:	e8 94       	clt
   1ed50:	ca 30       	cpi	r28, 0x0A	; 10
   1ed52:	49 f4       	brne	.+18     	; 0x1ed66 <ltoa+0x2a>
   1ed54:	97 fb       	bst	r25, 7
   1ed56:	3e f4       	brtc	.+14     	; 0x1ed66 <ltoa+0x2a>
   1ed58:	90 95       	com	r25
   1ed5a:	80 95       	com	r24
   1ed5c:	70 95       	com	r23
   1ed5e:	61 95       	neg	r22
   1ed60:	7f 4f       	sbci	r23, 0xFF	; 255
   1ed62:	8f 4f       	sbci	r24, 0xFF	; 255
   1ed64:	9f 4f       	sbci	r25, 0xFF	; 255
   1ed66:	2c 2f       	mov	r18, r28
   1ed68:	33 27       	eor	r19, r19
   1ed6a:	44 27       	eor	r20, r20
   1ed6c:	55 27       	eor	r21, r21
   1ed6e:	ff 93       	push	r31
   1ed70:	ef 93       	push	r30
   1ed72:	0e 94 e5 f6 	call	0x1edca	; 0x1edca <__udivmodsi4>
   1ed76:	ef 91       	pop	r30
   1ed78:	ff 91       	pop	r31
   1ed7a:	60 5d       	subi	r22, 0xD0	; 208
   1ed7c:	6a 33       	cpi	r22, 0x3A	; 58
   1ed7e:	0c f0       	brlt	.+2      	; 0x1ed82 <ltoa+0x46>
   1ed80:	69 5d       	subi	r22, 0xD9	; 217
   1ed82:	61 93       	st	Z+, r22
   1ed84:	b9 01       	movw	r22, r18
   1ed86:	ca 01       	movw	r24, r20
   1ed88:	60 50       	subi	r22, 0x00	; 0
   1ed8a:	70 40       	sbci	r23, 0x00	; 0
   1ed8c:	80 40       	sbci	r24, 0x00	; 0
   1ed8e:	90 40       	sbci	r25, 0x00	; 0
   1ed90:	51 f7       	brne	.-44     	; 0x1ed66 <ltoa+0x2a>
   1ed92:	16 f4       	brtc	.+4      	; 0x1ed98 <ltoa+0x5c>
   1ed94:	cd e2       	ldi	r28, 0x2D	; 45
   1ed96:	c1 93       	st	Z+, r28
   1ed98:	10 82       	st	Z, r1
   1ed9a:	8f 91       	pop	r24
   1ed9c:	9f 91       	pop	r25
   1ed9e:	cf 91       	pop	r28
   1eda0:	0c 94 d5 f6 	jmp	0x1edaa	; 0x1edaa <strrev>

0001eda4 <__ctype_isfalse>:
   1eda4:	99 27       	eor	r25, r25
   1eda6:	88 27       	eor	r24, r24

0001eda8 <__ctype_istrue>:
   1eda8:	08 95       	ret

0001edaa <strrev>:
   1edaa:	dc 01       	movw	r26, r24
   1edac:	fc 01       	movw	r30, r24
   1edae:	67 2f       	mov	r22, r23
   1edb0:	71 91       	ld	r23, Z+
   1edb2:	77 23       	and	r23, r23
   1edb4:	e1 f7       	brne	.-8      	; 0x1edae <strrev+0x4>
   1edb6:	32 97       	sbiw	r30, 0x02	; 2
   1edb8:	04 c0       	rjmp	.+8      	; 0x1edc2 <strrev+0x18>
   1edba:	7c 91       	ld	r23, X
   1edbc:	6d 93       	st	X+, r22
   1edbe:	70 83       	st	Z, r23
   1edc0:	62 91       	ld	r22, -Z
   1edc2:	ae 17       	cp	r26, r30
   1edc4:	bf 07       	cpc	r27, r31
   1edc6:	c8 f3       	brcs	.-14     	; 0x1edba <strrev+0x10>
   1edc8:	08 95       	ret

0001edca <__udivmodsi4>:
   1edca:	a1 e2       	ldi	r26, 0x21	; 33
   1edcc:	1a 2e       	mov	r1, r26
   1edce:	aa 1b       	sub	r26, r26
   1edd0:	bb 1b       	sub	r27, r27
   1edd2:	fd 01       	movw	r30, r26
   1edd4:	0d c0       	rjmp	.+26     	; 0x1edf0 <__udivmodsi4_ep>

0001edd6 <__udivmodsi4_loop>:
   1edd6:	aa 1f       	adc	r26, r26
   1edd8:	bb 1f       	adc	r27, r27
   1edda:	ee 1f       	adc	r30, r30
   1eddc:	ff 1f       	adc	r31, r31
   1edde:	a2 17       	cp	r26, r18
   1ede0:	b3 07       	cpc	r27, r19
   1ede2:	e4 07       	cpc	r30, r20
   1ede4:	f5 07       	cpc	r31, r21
   1ede6:	20 f0       	brcs	.+8      	; 0x1edf0 <__udivmodsi4_ep>
   1ede8:	a2 1b       	sub	r26, r18
   1edea:	b3 0b       	sbc	r27, r19
   1edec:	e4 0b       	sbc	r30, r20
   1edee:	f5 0b       	sbc	r31, r21

0001edf0 <__udivmodsi4_ep>:
   1edf0:	66 1f       	adc	r22, r22
   1edf2:	77 1f       	adc	r23, r23
   1edf4:	88 1f       	adc	r24, r24
   1edf6:	99 1f       	adc	r25, r25
   1edf8:	1a 94       	dec	r1
   1edfa:	69 f7       	brne	.-38     	; 0x1edd6 <__udivmodsi4_loop>
   1edfc:	60 95       	com	r22
   1edfe:	70 95       	com	r23
   1ee00:	80 95       	com	r24
   1ee02:	90 95       	com	r25
   1ee04:	9b 01       	movw	r18, r22
   1ee06:	ac 01       	movw	r20, r24
   1ee08:	bd 01       	movw	r22, r26
   1ee0a:	cf 01       	movw	r24, r30
   1ee0c:	08 95       	ret

0001ee0e <_exit>:
   1ee0e:	f8 94       	cli

0001ee10 <__stop_program>:
   1ee10:	ff cf       	rjmp	.-2      	; 0x1ee10 <__stop_program>
