Information: Updating design information... (UID-85)
Warning: Design 'raven_soc' contains 6 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: There are 3236 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
ext_clk_sel
ext_reset
reset
ram_rdata[31]
ram_rdata[30]
ram_rdata[29]
ram_rdata[28]
ram_rdata[27]
ram_rdata[26]
ram_rdata[25]
ram_rdata[24]
ram_rdata[23]
ram_rdata[22]
ram_rdata[21]
ram_rdata[20]
ram_rdata[19]
ram_rdata[18]
ram_rdata[17]
ram_rdata[16]
ram_rdata[15]
ram_rdata[14]
ram_rdata[13]
ram_rdata[12]
ram_rdata[11]
ram_rdata[10]
ram_rdata[9]
ram_rdata[8]
ram_rdata[7]
ram_rdata[6]
ram_rdata[5]
ram_rdata[4]
ram_rdata[3]
ram_rdata[2]
ram_rdata[1]
ram_rdata[0]
gpio_in[15]
gpio_in[14]
gpio_in[13]
gpio_in[12]
gpio_in[11]
gpio_in[10]
gpio_in[9]
gpio_in[8]
gpio_in[7]
gpio_in[6]
gpio_in[5]
gpio_in[4]
gpio_in[3]
gpio_in[2]
gpio_in[1]
gpio_in[0]
adc0_data[9]
adc0_data[8]
adc0_data[7]
adc0_data[6]
adc0_data[5]
adc0_data[4]
adc0_data[3]
adc0_data[2]
adc0_data[1]
adc0_data[0]
adc0_done
adc1_data[9]
adc1_data[8]
adc1_data[7]
adc1_data[6]
adc1_data[5]
adc1_data[4]
adc1_data[3]
adc1_data[2]
adc1_data[1]
adc1_data[0]
adc1_done
overtemp
rcosc_in
xtal_in
comp_in
spi_sck
spi_ro_config[7]
spi_ro_config[6]
spi_ro_config[5]
spi_ro_config[4]
spi_ro_config[3]
spi_ro_config[2]
spi_ro_config[1]
spi_ro_config[0]
spi_ro_xtal_ena
spi_ro_reg_ena
spi_ro_pll_cp_ena
spi_ro_pll_vco_ena
spi_ro_pll_bias_ena
spi_ro_pll_trim[3]
spi_ro_pll_trim[2]
spi_ro_pll_trim[1]
spi_ro_pll_trim[0]
spi_ro_mfgr_id[11]
spi_ro_mfgr_id[10]
spi_ro_mfgr_id[9]
spi_ro_mfgr_id[8]
spi_ro_mfgr_id[7]
spi_ro_mfgr_id[6]
spi_ro_mfgr_id[5]
spi_ro_mfgr_id[4]
spi_ro_mfgr_id[3]
spi_ro_mfgr_id[2]
spi_ro_mfgr_id[1]
spi_ro_mfgr_id[0]
spi_ro_prod_id[7]
spi_ro_prod_id[6]
spi_ro_prod_id[5]
spi_ro_prod_id[4]
spi_ro_prod_id[3]
spi_ro_prod_id[2]
spi_ro_prod_id[1]
spi_ro_prod_id[0]
spi_ro_mask_rev[3]
spi_ro_mask_rev[2]
spi_ro_mask_rev[1]
spi_ro_mask_rev[0]
ser_rx
irq_pin
irq_spi
flash_io0_di
flash_io1_di
flash_io2_di
flash_io3_di

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
adc0_clk
adc0_convert
adc0_ena
adc0_inputsrc[0]
adc0_inputsrc[1]
adc1_clk
adc1_convert
adc1_ena
adc1_inputsrc[0]
adc1_inputsrc[1]
analog_out_sel
bg_ena
comp_ena
comp_ninputsrc[0]
comp_ninputsrc[1]
comp_pinputsrc[0]
comp_pinputsrc[1]
cpu/mem_la_wdata_reg[0]/data_in
cpu/mem_la_wdata_reg[1]/data_in
cpu/mem_la_wdata_reg[2]/data_in
cpu/mem_la_wdata_reg[3]/data_in
cpu/mem_la_wdata_reg[4]/data_in
cpu/mem_la_wdata_reg[5]/data_in
cpu/mem_la_wdata_reg[6]/data_in
cpu/mem_la_wdata_reg[7]/data_in
cpu/mem_la_wdata_reg[8]/data_in
cpu/mem_la_wdata_reg[9]/data_in
cpu/mem_la_wdata_reg[10]/data_in
cpu/mem_la_wdata_reg[11]/data_in
cpu/mem_la_wdata_reg[12]/data_in
cpu/mem_la_wdata_reg[13]/data_in
cpu/mem_la_wdata_reg[14]/data_in
cpu/mem_la_wdata_reg[15]/data_in
cpu/mem_la_wdata_reg[16]/data_in
cpu/mem_la_wdata_reg[17]/data_in
cpu/mem_la_wdata_reg[18]/data_in
cpu/mem_la_wdata_reg[19]/data_in
cpu/mem_la_wdata_reg[20]/data_in
cpu/mem_la_wdata_reg[21]/data_in
cpu/mem_la_wdata_reg[22]/data_in
cpu/mem_la_wdata_reg[23]/data_in
cpu/mem_la_wdata_reg[24]/data_in
cpu/mem_la_wdata_reg[25]/data_in
cpu/mem_la_wdata_reg[26]/data_in
cpu/mem_la_wdata_reg[27]/data_in
cpu/mem_la_wdata_reg[28]/data_in
cpu/mem_la_wdata_reg[29]/data_in
cpu/mem_la_wdata_reg[30]/data_in
cpu/mem_la_wdata_reg[31]/data_in
cpu/mem_la_wstrb_reg[0]/data_in
cpu/mem_la_wstrb_reg[1]/data_in
cpu/mem_la_wstrb_reg[2]/data_in
cpu/mem_la_wstrb_reg[3]/data_in
cpu/mem_rdata_word_reg[0]/data_in
cpu/mem_rdata_word_reg[1]/data_in
cpu/mem_rdata_word_reg[2]/data_in
cpu/mem_rdata_word_reg[3]/data_in
cpu/mem_rdata_word_reg[4]/data_in
cpu/mem_rdata_word_reg[5]/data_in
cpu/mem_rdata_word_reg[6]/data_in
cpu/mem_rdata_word_reg[7]/data_in
cpu/mem_rdata_word_reg[8]/data_in
cpu/mem_rdata_word_reg[9]/data_in
cpu/mem_rdata_word_reg[10]/data_in
cpu/mem_rdata_word_reg[11]/data_in
cpu/mem_rdata_word_reg[12]/data_in
cpu/mem_rdata_word_reg[13]/data_in
cpu/mem_rdata_word_reg[14]/data_in
cpu/mem_rdata_word_reg[15]/data_in
cpu/mem_rdata_word_reg[16]/data_in
cpu/mem_rdata_word_reg[17]/data_in
cpu/mem_rdata_word_reg[18]/data_in
cpu/mem_rdata_word_reg[19]/data_in
cpu/mem_rdata_word_reg[20]/data_in
cpu/mem_rdata_word_reg[21]/data_in
cpu/mem_rdata_word_reg[22]/data_in
cpu/mem_rdata_word_reg[23]/data_in
cpu/mem_rdata_word_reg[24]/data_in
cpu/mem_rdata_word_reg[25]/data_in
cpu/mem_rdata_word_reg[26]/data_in
cpu/mem_rdata_word_reg[27]/data_in
cpu/mem_rdata_word_reg[28]/data_in
cpu/mem_rdata_word_reg[29]/data_in
cpu/mem_rdata_word_reg[30]/data_in
cpu/mem_rdata_word_reg[31]/data_in
cpu/mem_wdata_reg[0]/next_state
cpu/mem_wdata_reg[1]/next_state
cpu/mem_wdata_reg[2]/next_state
cpu/mem_wdata_reg[3]/next_state
cpu/mem_wdata_reg[4]/next_state
cpu/mem_wdata_reg[5]/next_state
cpu/mem_wdata_reg[6]/next_state
cpu/mem_wdata_reg[7]/next_state
cpu/mem_wdata_reg[8]/next_state
cpu/mem_wdata_reg[9]/next_state
cpu/mem_wdata_reg[10]/next_state
cpu/mem_wdata_reg[11]/next_state
cpu/mem_wdata_reg[12]/next_state
cpu/mem_wdata_reg[13]/next_state
cpu/mem_wdata_reg[14]/next_state
cpu/mem_wdata_reg[15]/next_state
cpu/mem_wdata_reg[16]/next_state
cpu/mem_wdata_reg[17]/next_state
cpu/mem_wdata_reg[18]/next_state
cpu/mem_wdata_reg[19]/next_state
cpu/mem_wdata_reg[20]/next_state
cpu/mem_wdata_reg[21]/next_state
cpu/mem_wdata_reg[22]/next_state
cpu/mem_wdata_reg[23]/next_state
cpu/mem_wdata_reg[24]/next_state
cpu/mem_wdata_reg[25]/next_state
cpu/mem_wdata_reg[26]/next_state
cpu/mem_wdata_reg[27]/next_state
cpu/mem_wdata_reg[28]/next_state
cpu/mem_wdata_reg[29]/next_state
cpu/mem_wdata_reg[30]/next_state
cpu/mem_wdata_reg[31]/next_state
dac_ena
dac_value[0]
dac_value[1]
dac_value[2]
dac_value[3]
dac_value[4]
dac_value[5]
dac_value[6]
dac_value[7]
dac_value[8]
dac_value[9]
flash_clk
flash_csb
flash_io0_do
flash_io0_oeb
flash_io1_do
flash_io1_oeb
flash_io2_do
flash_io2_oeb
flash_io3_do
flash_io3_oeb
gpio_out[0]
gpio_out[1]
gpio_out[2]
gpio_out[3]
gpio_out[4]
gpio_out[5]
gpio_out[6]
gpio_out[7]
gpio_out[8]
gpio_out[9]
gpio_out[10]
gpio_out[11]
gpio_out[12]
gpio_out[13]
gpio_out[14]
gpio_out[15]
gpio_outenb[0]
gpio_outenb[1]
gpio_outenb[2]
gpio_outenb[3]
gpio_outenb[4]
gpio_outenb[5]
gpio_outenb[6]
gpio_outenb[7]
gpio_outenb[8]
gpio_outenb[9]
gpio_outenb[10]
gpio_outenb[11]
gpio_outenb[12]
gpio_outenb[13]
gpio_outenb[14]
gpio_outenb[15]
gpio_pulldown[0]
gpio_pulldown[1]
gpio_pulldown[2]
gpio_pulldown[3]
gpio_pulldown[4]
gpio_pulldown[5]
gpio_pulldown[6]
gpio_pulldown[7]
gpio_pulldown[8]
gpio_pulldown[9]
gpio_pulldown[10]
gpio_pulldown[11]
gpio_pulldown[12]
gpio_pulldown[13]
gpio_pulldown[14]
gpio_pulldown[15]
gpio_pullup[0]
gpio_pullup[1]
gpio_pullup[2]
gpio_pullup[3]
gpio_pullup[4]
gpio_pullup[5]
gpio_pullup[6]
gpio_pullup[7]
gpio_pullup[8]
gpio_pullup[9]
gpio_pullup[10]
gpio_pullup[11]
gpio_pullup[12]
gpio_pullup[13]
gpio_pullup[14]
gpio_pullup[15]
iomem_ready_reg/synch_enable
opamp_bias_ena
opamp_ena
overtemp_ena
ram_addr[0]
ram_addr[1]
ram_addr[2]
ram_addr[3]
ram_addr[4]
ram_addr[5]
ram_addr[6]
ram_addr[7]
ram_addr[8]
ram_addr[9]
ram_wdata[0]
ram_wdata[1]
ram_wdata[2]
ram_wdata[3]
ram_wdata[4]
ram_wdata[5]
ram_wdata[6]
ram_wdata[7]
ram_wdata[8]
ram_wdata[9]
ram_wdata[10]
ram_wdata[11]
ram_wdata[12]
ram_wdata[13]
ram_wdata[14]
ram_wdata[15]
ram_wdata[16]
ram_wdata[17]
ram_wdata[18]
ram_wdata[19]
ram_wdata[20]
ram_wdata[21]
ram_wdata[22]
ram_wdata[23]
ram_wdata[24]
ram_wdata[25]
ram_wdata[26]
ram_wdata[27]
ram_wdata[28]
ram_wdata[29]
ram_wdata[30]
ram_wdata[31]
ram_wenb
rcosc_ena
ser_tx
simpleuart/recv_pattern_reg[7]/D
trap

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
