# ATM_verilog
# final project of lesson of logical circuit ;
# in this project we should design an ATM with verilog ;
