<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>IPexpress Output Files for Modules</title><link rel="Prev" href="Generating_an_IP_or_Module.htm" title="Previous" /><link rel="Next" href="Regenerating_an_Existing_Module.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/module.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pMVDGuj6srwYP2ec8iVLCpA" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Design%20Entry/Module_Output_Files.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="performing_design_entry.htm#1371446">Entering the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="designing_with_modules.htm#1371446">Designing with Modules</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="IPexpress_intro.htm#1371446">Creating IPexpress Modules and IP</a> &gt; IPexpress Output Files for Modules</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1371446" class="Heading3"><span></span>IPexpress Output Files for Modules</h4><p id="ww1371447" class="BodyAfterHead"><span></span>IPexpress creates the following output files for modules under the specified Project Path. The &lt;<em class="Emphasis">file_name</em>&gt; comes from the File Name specified in the Configuration tab.</p><p id="ww1387629" class="Body"><span></span>IPexpress creates some different files for IP. These are documented in the IPâ€™s associated user guide.</p><div class="ww_skin_page_overflow"><table class="Format_A" cellspacing="0" summary=""><caption style="caption-side: top"></caption><tr><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371454" class="CellHeading"><span></span>File Name</div></th><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371456" class="CellHeading"><span></span>Description</div></th></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371459" class="CellBody"><span></span>&lt;<em class="Emphasis">file_name</em>&gt;.ipx</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371461" class="CellBody"><span></span>Manifest file. This file is loaded into IPexpress so that modifications can be made to the module.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371464" class="CellBody"><span></span>&lt;<span style="font-style: italic">file_name</span>&gt;.lpc</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371466" class="CellBody"><span></span>Parameter file.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371469" class="CellBody"><span></span>&lt;<span style="font-style: italic">file_name</span>&gt;.naf</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371471" class="CellBody"><span></span>Internal file. Do not edit.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371474" class="CellBody"><span></span>&lt;<span style="font-style: italic">file_nam</span>e&gt;.srp</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371476" class="CellBody"><span></span>Report file.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371479" class="CellBody"><span></span>&lt;<span style="font-style: italic">file_name</span>&gt;.sym</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371481" class="CellBody"><span></span>Internal file. Do not edit.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371484" class="CellBody"><span></span>&lt;<span style="font-style: italic">file_name</span>&gt;.tmpl.v</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371486" class="CellBody"><span></span>Instantiation template for Verilog netlist.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371489" class="CellBody"><span></span>&lt;<span style="font-style: italic">file_name</span>&gt;.tmpl.vhd</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371491" class="CellBody"><span></span>Component/instantiation template for VHDL netlist.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371494" class="CellBody"><span></span>&lt;<span style="font-style: italic">file_name</span>&gt;.txt</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371496" class="CellBody"><span></span>Configuration file for PCS and System Bus modules.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371499" class="CellBody"><span></span>&lt;<span style="font-style: italic">file_name</span>&gt;.v</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371501" class="CellBody"><span></span>Verilog HDL file for both synthesis and simulation. Verilog output files declare implicit wire types.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371504" class="CellBody"><span></span>&lt;<span style="font-style: italic">file_name</span>&gt;.vhd</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371506" class="CellBody"><span></span>VHDL file for both synthesis and simulation.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371509" class="CellBody"><span></span>&lt;<span style="font-style: italic">file_name</span>&gt;_generate.log</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371511" class="CellBody"><span></span>IPexpress log file.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371514" class="CellBody"><span></span>msg_file.log</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371516" class="CellBody"><span></span>Log message file.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371519" class="CellBody"><span></span>tb_&lt;<span style="font-style: italic">file_name</span>&gt;_tmpl.v</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371521" class="CellBody"><span></span>Verilog test bench template.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371524" class="CellBody"><span></span>tb_&lt;<span style="font-style: italic">file_name</span>&gt;_tmpl.vhd</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371526" class="CellBody"><span></span>VHDL test bench template.</div></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>