bin/champsim --warmup-instructions 10000000 --simulation-instructions 40000000 perlbench_135B.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2920628 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2920628 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2920628 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 14015587 heartbeat IPC: 0.9013 cumulative IPC: 0.9013 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 23933145 heartbeat IPC: 1.008 cumulative IPC: 0.9518 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 32761486 heartbeat IPC: 1.133 cumulative IPC: 1.005 (Simulation time: 00 hr 03 min 00 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39703306 cumulative IPC: 1.007 (Simulation time: 00 hr 03 min 50 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39703306 cumulative IPC: 1.007 (Simulation time: 00 hr 03 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.007 instructions: 40000000 cycles: 39703306
CPU 0 Branch Prediction Accuracy: 91.81% MPKI: 18.19 Average ROB Occupancy at Mispredict: 25.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 15.4
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331619 HIT:     330071 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331619 HIT:     330071 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 351.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     874777 HIT:     830928 MISS:      43849 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711665 HIT:     679143 MISS:      32522 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43296 HIT:      35116 MISS:       8180 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116597 HIT:     116476 MISS:        121 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3219 HIT:        193 MISS:       3026 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 62.12 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4524054 HIT:    4121308 MISS:     402746 MSHR_MERGE:      96166
cpu0->cpu0_L1I LOAD         ACCESS:    4524054 HIT:    4121308 MISS:     402746 MSHR_MERGE:      96166
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.869 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14752799 HIT:   14149843 MISS:     602956 MSHR_MERGE:     151356
cpu0->cpu0_L1D LOAD         ACCESS:    8415170 HIT:    7930701 MISS:     484469 MSHR_MERGE:      79384
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6334161 HIT:    6218900 MISS:     115261 MSHR_MERGE:      71965
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        242 MISS:       3226 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.65 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3974792 HIT:    3878327 MISS:      96465 MSHR_MERGE:      59097
cpu0->cpu0_ITLB LOAD         ACCESS:    3974792 HIT:    3878327 MISS:      96465 MSHR_MERGE:      59097
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.853 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14053505 HIT:   13683973 MISS:     369532 MSHR_MERGE:      75281
cpu0->cpu0_DTLB LOAD         ACCESS:   14053505 HIT:   13683973 MISS:     369532 MSHR_MERGE:      75281
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.745 cycles
cpu0->LLC TOTAL        ACCESS:      57830 HIT:      45625 MISS:      12205 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32522 HIT:      24853 MISS:       7669 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8180 HIT:       5326 MISS:       2854 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14102 HIT:      14073 MISS:         29 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3026 HIT:       1373 MISS:       1653 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        667
  ROW_BUFFER_MISS:      11509
  AVG DBUS CONGESTED CYCLE: 18.55
Channel 0 WQ ROW_BUFFER_HIT:        227
  ROW_BUFFER_MISS:        927
  FULL:          0
Channel 0 REFRESHES ISSUED:       3308