INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link
	Log files: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin.link_summary, at Wed Jan 13 16:13:20 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 13 16:13:20 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/v++_link_PNA_compute_one_graph.link_guidance.html', at Wed Jan 13 16:13:21 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.1
INFO: [v++ 60-1302] Platform 'xilinx_u50_gen3x16_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [16:13:28] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int --temp_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan 13 16:13:31 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [16:13:32] build_xd_ip_db started: /tools/reconfig/xilinx/Vitis/2021.1/Vitis/2021.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/hw.hpfm -clkid 0 -ip /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/iprepo/xilinx_com_hls_PNA_compute_one_graph_1_0,PNA_compute_one_graph -o /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [16:13:39] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2019.703 ; gain = 0.000 ; free physical = 230292 ; free virtual = 235772
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [16:13:39] cfgen started: /tools/reconfig/xilinx/Vitis/2021.1/Vitis/2021.1/bin/cfgen -dmclkid 0 -r /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: PNA_compute_one_graph, num: 1  {PNA_compute_one_graph_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.task to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_feature_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.edge_list_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.graph_attr to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_0_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_1_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_2_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_3_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_4_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_5_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_6_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_7_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_8_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_0_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_0_bias_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_2_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_2_bias_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_4_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_4_bias_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.convs_ALL_post_nn_0_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.convs_ALL_post_nn_0_bias_fixed_in to HBM[0]
INFO: [SYSTEM_LINK 82-37] [16:13:43] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2019.703 ; gain = 0.000 ; free physical = 230292 ; free virtual = 235771
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [16:13:43] cf2bd started: /tools/reconfig/xilinx/Vitis/2021.1/Vitis/2021.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.xsd --temp_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link --output_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [16:13:48] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2019.703 ; gain = 0.000 ; free physical = 230284 ; free virtual = 235767
INFO: [v++ 60-1441] [16:13:48] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 230334 ; free virtual = 235818
INFO: [v++ 60-1443] [16:13:48] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/sdsl.dat -rtd /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/cf2sw.rtd -nofilter /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/cf2sw_full.rtd -xclbin /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xclbin_orig.xml -o /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [16:13:52] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 230336 ; free virtual = 235821
INFO: [v++ 60-1443] [16:13:52] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [16:13:52] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 230329 ; free virtual = 235813
INFO: [v++ 60-1443] [16:13:52] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_gen3x16_xdma_201920_3 --remote_ip_cache /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/.ipcache -s --output_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int --log_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link --report_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link --config /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/vplConfig.ini -k /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link --no-info --iprepo /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_PNA_compute_one_graph_1_0 --messageDb /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link/vpl.pb /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link

****** vpl v2021.1.1 (64-bit)
  **** SW Build 3278995 on 2021-07-20-20:33:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.1
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/vivado/vpl/.local/hw_platform
[16:14:27] Run vpl: Step create_project: Started
Creating Vivado project.
[16:14:31] Run vpl: Step create_project: Completed
[16:14:31] Run vpl: Step create_bd: Started
[16:15:48] Run vpl: Step create_bd: Completed
[16:15:48] Run vpl: Step update_bd: Started
[16:15:49] Run vpl: Step update_bd: Completed
[16:15:49] Run vpl: Step generate_target: Started
[16:17:07] Run vpl: Step generate_target: RUNNING...
[16:17:09] Run vpl: Step generate_target: Completed
[16:17:09] Run vpl: Step config_hw_runs: Started
[16:17:55] Run vpl: Step config_hw_runs: Completed
[16:17:55] Run vpl: Step synth: Started
[16:18:58] Block-level synthesis in progress, 24 of 85 jobs complete, 0 jobs running.
[16:19:29] Block-level synthesis in progress, 48 of 85 jobs complete, 0 jobs running.
[16:20:00] Block-level synthesis in progress, 72 of 85 jobs complete, 0 jobs running.
[16:20:31] Block-level synthesis in progress, 84 of 85 jobs complete, 0 jobs running.
[16:21:02] Block-level synthesis in progress, 85 of 85 jobs complete, 0 jobs running.
[16:21:33] Top-level synthesis in progress.
[16:22:05] Top-level synthesis in progress.
[16:22:46] Run vpl: Step synth: Completed
[16:22:46] Run vpl: Step impl: Started
[16:36:45] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 22m 49s 

[16:36:45] Starting logic optimization..
[16:37:48] Phase 1 Retarget
[16:38:19] Phase 2 Constant propagation
[16:38:19] Phase 3 Sweep
[16:38:50] Phase 4 BUFG optimization
[16:38:50] Phase 5 Shift Register Optimization
[16:39:21] Phase 6 Post Processing Netlist
[16:40:55] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 09s 

[16:40:55] Starting logic placement..
[16:41:26] Phase 1 Placer Initialization
[16:41:57] Phase 1.1 Placer Initialization Netlist Sorting
[16:43:30] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[16:44:32] Phase 1.3 Build Placer Netlist Model
[16:46:06] Phase 1.4 Constrain Clocks/Macros
[16:46:06] Phase 2 Global Placement
[16:46:06] Phase 2.1 Floorplanning
[16:47:08] Phase 2.1.1 Partition Driven Placement
[16:47:08] Phase 2.1.1.1 PBP: Partition Driven Placement
[16:48:11] Phase 2.1.1.2 PBP: Clock Region Placement
[16:49:13] Phase 2.1.1.3 PBP: Discrete Incremental
[16:49:13] Phase 2.1.1.4 PBP: Compute Congestion
[16:49:13] Phase 2.1.1.5 PBP: Macro Placement
[16:49:13] Phase 2.1.1.6 PBP: UpdateTiming
[16:49:45] Phase 2.1.1.7 PBP: Add part constraints
[16:49:45] Phase 2.2 Physical Synthesis After Floorplan
[16:50:16] Phase 2.3 Update Timing before SLR Path Opt
[16:50:16] Phase 2.4 Post-Processing in Floorplanning
[16:50:16] Phase 2.5 Global Placement Core
[16:57:02] Phase 2.5.1 Physical Synthesis In Placer
[17:00:09] Phase 3 Detail Placement
[17:00:09] Phase 3.1 Commit Multi Column Macros
[17:00:09] Phase 3.2 Commit Most Macros & LUTRAMs
[17:03:17] Phase 3.3 Small Shape DP
[17:03:17] Phase 3.3.1 Small Shape Clustering
[17:03:48] Phase 3.3.2 Flow Legalize Slice Clusters
[17:03:48] Phase 3.3.3 Slice Area Swap
[17:04:50] Phase 3.4 Place Remaining
[17:04:50] Phase 3.5 Re-assign LUT pins
[17:05:22] Phase 3.6 Pipeline Register Optimization
[17:05:22] Phase 3.7 Fast Optimization
[17:06:55] Phase 4 Post Placement Optimization and Clean-Up
[17:06:55] Phase 4.1 Post Commit Optimization
[17:07:58] Phase 4.1.1 Post Placement Optimization
[17:07:58] Phase 4.1.1.1 BUFG Insertion
[17:07:58] Phase 1 Physical Synthesis Initialization
[17:08:29] Phase 4.1.1.2 BUFG Replication
[17:08:29] Phase 4.1.1.3 Post Placement Timing Optimization
[17:11:05] Phase 4.1.1.4 Replication
[17:12:39] Phase 4.2 Post Placement Cleanup
[17:12:39] Phase 4.3 Placer Reporting
[17:12:39] Phase 4.3.1 Print Estimated Congestion
[17:12:39] Phase 4.4 Final Placement Cleanup
[17:22:02] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 41m 07s 

[17:22:02] Starting logic routing..
[17:22:33] Phase 1 Build RT Design
[17:24:07] Phase 2 Router Initialization
[17:24:07] Phase 2.1 Fix Topology Constraints
[17:25:09] Phase 2.2 Pre Route Cleanup
[17:25:09] Phase 2.3 Global Clock Net Routing
[17:25:41] Phase 2.4 Update Timing
[17:27:46] Phase 2.5 Update Timing for Bus Skew
[17:27:46] Phase 2.5.1 Update Timing
[17:28:49] Phase 3 Initial Routing
[17:28:49] Phase 3.1 Global Routing
[17:29:51] Phase 4 Rip-up And Reroute
[17:29:51] Phase 4.1 Global Iteration 0
[17:37:40] Phase 4.2 Global Iteration 1
[17:38:42] Phase 4.3 Global Iteration 2
[17:39:45] Phase 5 Delay and Skew Optimization
[17:39:45] Phase 5.1 Delay CleanUp
[17:39:45] Phase 5.1.1 Update Timing
[17:40:47] Phase 5.1.2 Update Timing
[17:41:19] Phase 5.2 Clock Skew Optimization
[17:41:50] Phase 6 Post Hold Fix
[17:41:50] Phase 6.1 Hold Fix Iter
[17:41:50] Phase 6.1.1 Update Timing
[17:42:21] Phase 7 Leaf Clock Prog Delay Opt
[17:44:26] Phase 7.1 Delay CleanUp
[17:44:26] Phase 7.1.1 Update Timing
[17:44:57] Phase 7.1.2 Update Timing
[17:45:29] Phase 7.2 Hold Fix Iter
[17:45:29] Phase 7.2.1 Update Timing
[17:46:00] Phase 7.3 Additional Hold Fix
[17:47:34] Phase 7.4 Global Iteration for Hold
[17:47:34] Phase 7.4.1 Update Timing
[17:49:08] Phase 8 Route finalize
[17:49:08] Phase 9 Verifying routed nets
[17:49:08] Phase 10 Depositing Routes
[17:50:10] Phase 11 Post Router Timing
[17:50:41] Phase 12 Physical Synthesis in Router
[17:50:41] Phase 12.1 Physical Synthesis Initialization
[17:51:44] Phase 12.2 Critical Path Optimization
[17:52:15] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 30m 13s 

[17:52:15] Starting bitstream generation..
[18:02:10] Creating bitmap...
[18:08:56] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[18:08:56] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 16m 41s 
[18:09:21] Run vpl: Step impl: Completed
[18:09:22] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [18:09:23] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:19 ; elapsed = 01:55:30 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 224650 ; free virtual = 232748
INFO: [v++ 60-1443] [18:09:23] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 340, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 221
INFO: [v++ 60-1453] Command Line: cf2sw -a /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/address_map.xml -sdsl /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/sdsl.dat -xclbin /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xclbin_orig.xml -rtd /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link.rtd -o /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [18:09:26] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 224648 ; free virtual = 232746
INFO: [v++ 60-1443] [18:09:26] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link.rtd --append-section :JSON:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link_xml.rtd --add-section BUILD_METADATA:JSON:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link.xml --add-section SYSTEM_METADATA:RAW:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
XRT Build Version: 2.11.634 (2021.1)
       Build Date: 2021-06-08 22:10:49
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 42924906 bytes
Format : RAW
File   : '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 5479 bytes
Format : JSON
File   : '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 185858 bytes
Format : RAW
File   : '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 25577 bytes
Format : RAW
File   : '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (43175733 bytes) to the output file: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [18:09:27] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 224604 ; free virtual = 232744
INFO: [v++ 60-1443] [18:09:27] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin.info --input /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [18:09:28] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 224599 ; free virtual = 232740
INFO: [v++ 60-1443] [18:09:28] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [18:09:28] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 224598 ; free virtual = 232738
WARNING: [v++ 60-2336] Parameter compiler.enableSlrComputeUnitDrc was set to true, but no SLRs were specified via the command line.
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/system_estimate_PNA_compute_one_graph.link.xtxt
INFO: [v++ 60-586] Created /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.ltx
INFO: [v++ 60-586] Created ./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/v++_link_PNA_compute_one_graph.link_guidance.html
	Timing Report: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link/vivado.log
	Steps Log File: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 56m 24s
INFO: [v++ 60-1653] Closing dispatch client.
