// Seed: 3658306728
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    input uwire id_3
    , id_14,
    input tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output supply1 id_12
);
  reg id_15, id_16, id_17;
  wire id_18, id_19;
  always id_17 <= 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    output tri1 id_3
    , id_5
);
  assign id_5 = id_2;
  assign id_5 = 1'b0;
  module_0(
      id_5, id_2, id_5, id_5, id_5, id_1, id_2, id_5, id_1, id_5, id_2, id_1, id_3
  );
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
