module shift_r(
input logic in,
output logic out );

assign out = {'0,in[31:2]};
endmodule 