{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 21:22:00 2017 " "Info: Processing started: Tue Apr 11 21:22:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off new1 -c new1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off new1 -c new1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 8 -1 0 } } { "d:/software/quartus9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register buff2\[6\]~reg0 register buff1\[31\]~reg0 258.06 MHz 3.875 ns Internal " "Info: Clock \"clk\" has Internal fmax of 258.06 MHz between source register \"buff2\[6\]~reg0\" and destination register \"buff1\[31\]~reg0\" (period= 3.875 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.614 ns + Longest register register " "Info: + Longest register to register delay is 3.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buff2\[6\]~reg0 1 REG LC_X21_Y17_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y17_N0; Fanout = 4; REG Node = 'buff2\[6\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff2[6]~reg0 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.423 ns) 1.675 ns buff1\[6\]~11 2 COMB LC_X20_Y16_N0 2 " "Info: 2: + IC(1.252 ns) + CELL(0.423 ns) = 1.675 ns; Loc. = LC_X20_Y16_N0; Fanout = 2; COMB Node = 'buff1\[6\]~11'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { buff2[6]~reg0 buff1[6]~11 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.753 ns buff1\[7\]~13 3 COMB LC_X20_Y16_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.753 ns; Loc. = LC_X20_Y16_N1; Fanout = 2; COMB Node = 'buff1\[7\]~13'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { buff1[6]~11 buff1[7]~13 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.831 ns buff1\[8\]~15 4 COMB LC_X20_Y16_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.831 ns; Loc. = LC_X20_Y16_N2; Fanout = 2; COMB Node = 'buff1\[8\]~15'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { buff1[7]~13 buff1[8]~15 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.909 ns buff1\[9\]~17 5 COMB LC_X20_Y16_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 1.909 ns; Loc. = LC_X20_Y16_N3; Fanout = 2; COMB Node = 'buff1\[9\]~17'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { buff1[8]~15 buff1[9]~17 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.087 ns buff1\[10\]~19 6 COMB LC_X20_Y16_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 2.087 ns; Loc. = LC_X20_Y16_N4; Fanout = 6; COMB Node = 'buff1\[10\]~19'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { buff1[9]~17 buff1[10]~19 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 2.295 ns buff1\[15\]~29 7 COMB LC_X20_Y16_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 2.295 ns; Loc. = LC_X20_Y16_N9; Fanout = 6; COMB Node = 'buff1\[15\]~29'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { buff1[10]~19 buff1[15]~29 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.431 ns buff1\[20\]~39 8 COMB LC_X20_Y15_N4 6 " "Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 2.431 ns; Loc. = LC_X20_Y15_N4; Fanout = 6; COMB Node = 'buff1\[20\]~39'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { buff1[15]~29 buff1[20]~39 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 2.639 ns buff1\[25\]~49 9 COMB LC_X20_Y15_N9 6 " "Info: 9: + IC(0.000 ns) + CELL(0.208 ns) = 2.639 ns; Loc. = LC_X20_Y15_N9; Fanout = 6; COMB Node = 'buff1\[25\]~49'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { buff1[20]~39 buff1[25]~49 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.775 ns buff1\[30\]~59 10 COMB LC_X20_Y14_N4 1 " "Info: 10: + IC(0.000 ns) + CELL(0.136 ns) = 2.775 ns; Loc. = LC_X20_Y14_N4; Fanout = 1; COMB Node = 'buff1\[30\]~59'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { buff1[25]~49 buff1[30]~59 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 3.614 ns buff1\[31\]~reg0 11 REG LC_X20_Y14_N5 3 " "Info: 11: + IC(0.000 ns) + CELL(0.839 ns) = 3.614 ns; Loc. = LC_X20_Y14_N5; Fanout = 3; REG Node = 'buff1\[31\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { buff1[30]~59 buff1[31]~reg0 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.362 ns ( 65.36 % ) " "Info: Total cell delay = 2.362 ns ( 65.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.252 ns ( 34.64 % ) " "Info: Total interconnect delay = 1.252 ns ( 34.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { buff2[6]~reg0 buff1[6]~11 buff1[7]~13 buff1[8]~15 buff1[9]~17 buff1[10]~19 buff1[15]~29 buff1[20]~39 buff1[25]~49 buff1[30]~59 buff1[31]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "3.614 ns" { buff2[6]~reg0 {} buff1[6]~11 {} buff1[7]~13 {} buff1[8]~15 {} buff1[9]~17 {} buff1[10]~19 {} buff1[15]~29 {} buff1[20]~39 {} buff1[25]~49 {} buff1[30]~59 {} buff1[31]~reg0 {} } { 0.000ns 1.252ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.962 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 64; CLK Node = 'clk'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns buff1\[31\]~reg0 2 REG LC_X20_Y14_N5 3 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X20_Y14_N5; Fanout = 3; REG Node = 'buff1\[31\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk buff1[31]~reg0 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff1[31]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff1[31]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.962 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 64; CLK Node = 'clk'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns buff2\[6\]~reg0 2 REG LC_X21_Y17_N0 4 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X21_Y17_N0; Fanout = 4; REG Node = 'buff2\[6\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk buff2[6]~reg0 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff2[6]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff2[6]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff1[31]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff1[31]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff2[6]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff2[6]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { buff2[6]~reg0 buff1[6]~11 buff1[7]~13 buff1[8]~15 buff1[9]~17 buff1[10]~19 buff1[15]~29 buff1[20]~39 buff1[25]~49 buff1[30]~59 buff1[31]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "3.614 ns" { buff2[6]~reg0 {} buff1[6]~11 {} buff1[7]~13 {} buff1[8]~15 {} buff1[9]~17 {} buff1[10]~19 {} buff1[15]~29 {} buff1[20]~39 {} buff1[25]~49 {} buff1[30]~59 {} buff1[31]~reg0 {} } { 0.000ns 1.252ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff1[31]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff1[31]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff2[6]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff2[6]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "buff2\[29\]~reg0 aluopt clk 6.225 ns register " "Info: tsu for register \"buff2\[29\]~reg0\" (data pin = \"aluopt\", clock pin = \"clk\") is 6.225 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.150 ns + Longest pin register " "Info: + Longest pin to register delay is 9.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns aluopt 1 PIN PIN_202 96 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_202; Fanout = 96; PIN Node = 'aluopt'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluopt } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.808 ns) + CELL(0.867 ns) 9.150 ns buff2\[29\]~reg0 2 REG LC_X20_Y13_N4 4 " "Info: 2: + IC(6.808 ns) + CELL(0.867 ns) = 9.150 ns; Loc. = LC_X20_Y13_N4; Fanout = 4; REG Node = 'buff2\[29\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.675 ns" { aluopt buff2[29]~reg0 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.342 ns ( 25.60 % ) " "Info: Total cell delay = 2.342 ns ( 25.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.808 ns ( 74.40 % ) " "Info: Total interconnect delay = 6.808 ns ( 74.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.150 ns" { aluopt buff2[29]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "9.150 ns" { aluopt {} aluopt~out0 {} buff2[29]~reg0 {} } { 0.000ns 0.000ns 6.808ns } { 0.000ns 1.475ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.962 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 64; CLK Node = 'clk'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns buff2\[29\]~reg0 2 REG LC_X20_Y13_N4 4 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X20_Y13_N4; Fanout = 4; REG Node = 'buff2\[29\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk buff2[29]~reg0 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff2[29]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff2[29]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.150 ns" { aluopt buff2[29]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "9.150 ns" { aluopt {} aluopt~out0 {} buff2[29]~reg0 {} } { 0.000ns 0.000ns 6.808ns } { 0.000ns 1.475ns 0.867ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff2[29]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff2[29]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk result\[26\] buff1\[26\]~reg0 10.380 ns register " "Info: tco from clock \"clk\" to destination pin \"result\[26\]\" through register \"buff1\[26\]~reg0\" is 10.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.962 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 64; CLK Node = 'clk'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns buff1\[26\]~reg0 2 REG LC_X20_Y14_N0 3 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X20_Y14_N0; Fanout = 3; REG Node = 'buff1\[26\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk buff1[26]~reg0 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff1[26]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff1[26]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.194 ns + Longest register pin " "Info: + Longest register to pin delay is 7.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buff1\[26\]~reg0 1 REG LC_X20_Y14_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y14_N0; Fanout = 3; REG Node = 'buff1\[26\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff1[26]~reg0 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.590 ns) 2.184 ns result~58 2 COMB LC_X24_Y15_N2 1 " "Info: 2: + IC(1.594 ns) + CELL(0.590 ns) = 2.184 ns; Loc. = LC_X24_Y15_N2; Fanout = 1; COMB Node = 'result~58'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { buff1[26]~reg0 result~58 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.886 ns) + CELL(2.124 ns) 7.194 ns result\[26\] 3 PIN PIN_143 0 " "Info: 3: + IC(2.886 ns) + CELL(2.124 ns) = 7.194 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'result\[26\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { result~58 result[26] } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.714 ns ( 37.73 % ) " "Info: Total cell delay = 2.714 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 62.27 % ) " "Info: Total interconnect delay = 4.480 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.194 ns" { buff1[26]~reg0 result~58 result[26] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "7.194 ns" { buff1[26]~reg0 {} result~58 {} result[26] {} } { 0.000ns 1.594ns 2.886ns } { 0.000ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff1[26]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff1[26]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.194 ns" { buff1[26]~reg0 result~58 result[26] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "7.194 ns" { buff1[26]~reg0 {} result~58 {} result[26] {} } { 0.000ns 1.594ns 2.886ns } { 0.000ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "aluopt result\[30\] 13.924 ns Longest " "Info: Longest tpd from source pin \"aluopt\" to destination pin \"result\[30\]\" is 13.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns aluopt 1 PIN PIN_202 96 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_202; Fanout = 96; PIN Node = 'aluopt'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluopt } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.772 ns) + CELL(0.292 ns) 8.539 ns result~62 2 COMB LC_X20_Y13_N6 1 " "Info: 2: + IC(6.772 ns) + CELL(0.292 ns) = 8.539 ns; Loc. = LC_X20_Y13_N6; Fanout = 1; COMB Node = 'result~62'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.064 ns" { aluopt result~62 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.277 ns) + CELL(2.108 ns) 13.924 ns result\[30\] 3 PIN PIN_106 0 " "Info: 3: + IC(3.277 ns) + CELL(2.108 ns) = 13.924 ns; Loc. = PIN_106; Fanout = 0; PIN Node = 'result\[30\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.385 ns" { result~62 result[30] } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.875 ns ( 27.83 % ) " "Info: Total cell delay = 3.875 ns ( 27.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.049 ns ( 72.17 % ) " "Info: Total interconnect delay = 10.049 ns ( 72.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.924 ns" { aluopt result~62 result[30] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "13.924 ns" { aluopt {} aluopt~out0 {} result~62 {} result[30] {} } { 0.000ns 0.000ns 6.772ns 3.277ns } { 0.000ns 1.475ns 0.292ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "buff2\[22\]~reg0 aluopt clk -5.051 ns register " "Info: th for register \"buff2\[22\]~reg0\" (data pin = \"aluopt\", clock pin = \"clk\") is -5.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.962 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 64; CLK Node = 'clk'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns buff2\[22\]~reg0 2 REG LC_X24_Y15_N0 4 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X24_Y15_N0; Fanout = 4; REG Node = 'buff2\[22\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk buff2[22]~reg0 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff2[22]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff2[22]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.028 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns aluopt 1 PIN PIN_202 96 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_202; Fanout = 96; PIN Node = 'aluopt'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluopt } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.686 ns) + CELL(0.867 ns) 8.028 ns buff2\[22\]~reg0 2 REG LC_X24_Y15_N0 4 " "Info: 2: + IC(5.686 ns) + CELL(0.867 ns) = 8.028 ns; Loc. = LC_X24_Y15_N0; Fanout = 4; REG Node = 'buff2\[22\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { aluopt buff2[22]~reg0 } "NODE_NAME" } } { "new1.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE1/new1/new1.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.342 ns ( 29.17 % ) " "Info: Total cell delay = 2.342 ns ( 29.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.686 ns ( 70.83 % ) " "Info: Total interconnect delay = 5.686 ns ( 70.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.028 ns" { aluopt buff2[22]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.028 ns" { aluopt {} aluopt~out0 {} buff2[22]~reg0 {} } { 0.000ns 0.000ns 5.686ns } { 0.000ns 1.475ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk buff2[22]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} buff2[22]~reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.028 ns" { aluopt buff2[22]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.028 ns" { aluopt {} aluopt~out0 {} buff2[22]~reg0 {} } { 0.000ns 0.000ns 5.686ns } { 0.000ns 1.475ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 21:22:00 2017 " "Info: Processing ended: Tue Apr 11 21:22:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
