Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan  6 15:13:52 2023
| Host         : DESKTOP-ROSU00D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.934        0.000                      0                  112        0.134        0.000                      0                  112       41.160        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.934        0.000                      0                  112        0.134        0.000                      0                  112       41.160        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.934ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.149ns (24.484%)  route 3.544ns (75.516%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.147    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.803    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.152     6.955 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.433     7.388    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.326     7.714 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.054     8.768    uart_reader/etu_full__10
    SLICE_X38Y30         LUT4 (Prop_lut4_I1_O)        0.153     8.921 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.919     9.840    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    88.182    uart_reader/pio1_OBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/C
                         clock pessimism              0.259    88.441    
                         clock uncertainty           -0.035    88.406    
    SLICE_X37Y31         FDSE (Setup_fdse_C_S)       -0.632    87.774    uart_reader/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         87.774    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 77.934    

Slack (MET) :             77.992ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.120ns (23.560%)  route 3.634ns (76.440%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.147    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.803    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.152     6.955 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.433     7.388    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.326     7.714 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.047     8.761    uart_reader/etu_full__10
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          1.015     9.901    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    88.180    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[1]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X40Y27         FDRE (Setup_fdre_C_R)       -0.524    87.893    uart_reader/etu_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.893    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 77.992    

Slack (MET) :             77.992ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.120ns (23.560%)  route 3.634ns (76.440%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.147    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.803    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.152     6.955 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.433     7.388    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.326     7.714 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.047     8.761    uart_reader/etu_full__10
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          1.015     9.901    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    88.180    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X40Y27         FDRE (Setup_fdre_C_R)       -0.524    87.893    uart_reader/etu_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         87.893    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 77.992    

Slack (MET) :             77.992ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.120ns (23.560%)  route 3.634ns (76.440%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.147    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.803    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.152     6.955 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.433     7.388    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.326     7.714 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.047     8.761    uart_reader/etu_full__10
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          1.015     9.901    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    88.180    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[3]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X40Y27         FDRE (Setup_fdre_C_R)       -0.524    87.893    uart_reader/etu_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         87.893    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 77.992    

Slack (MET) :             77.992ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.120ns (23.560%)  route 3.634ns (76.440%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.147    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.803    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.152     6.955 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.433     7.388    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.326     7.714 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.047     8.761    uart_reader/etu_full__10
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          1.015     9.901    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    88.180    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[4]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X40Y27         FDRE (Setup_fdre_C_R)       -0.524    87.893    uart_reader/etu_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         87.893    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 77.992    

Slack (MET) :             78.158ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.120ns (24.280%)  route 3.493ns (75.720%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.147    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.803    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.152     6.955 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.433     7.388    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.326     7.714 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.047     8.761    uart_reader/etu_full__10
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.874     9.760    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    88.182    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
                         clock pessimism              0.295    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.524    87.918    uart_reader/etu_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                 78.158    

Slack (MET) :             78.158ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.120ns (24.280%)  route 3.493ns (75.720%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.147    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.803    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.152     6.955 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.433     7.388    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.326     7.714 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.047     8.761    uart_reader/etu_full__10
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.874     9.760    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    88.182    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[6]/C
                         clock pessimism              0.295    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.524    87.918    uart_reader/etu_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                 78.158    

Slack (MET) :             78.158ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.120ns (24.280%)  route 3.493ns (75.720%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.147    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.803    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.152     6.955 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.433     7.388    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.326     7.714 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.047     8.761    uart_reader/etu_full__10
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.874     9.760    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    88.182    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
                         clock pessimism              0.295    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.524    87.918    uart_reader/etu_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                 78.158    

Slack (MET) :             78.158ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.120ns (24.280%)  route 3.493ns (75.720%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.147    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.803    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.152     6.955 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.433     7.388    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.326     7.714 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.047     8.761    uart_reader/etu_full__10
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.874     9.760    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504    88.182    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
                         clock pessimism              0.295    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X40Y28         FDRE (Setup_fdre_C_R)       -0.524    87.918    uart_reader/etu_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                 78.158    

Slack (MET) :             78.211ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/bit_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.149ns (25.939%)  route 3.281ns (74.061%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 88.183 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.147    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.803    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.152     6.955 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.433     7.388    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.326     7.714 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.054     8.768    uart_reader/etu_full__10
    SLICE_X38Y30         LUT4 (Prop_lut4_I1_O)        0.153     8.921 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.655     9.577    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X39Y29         FDSE                                         r  uart_reader/bit_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505    88.183    uart_reader/pio1_OBUF_BUFG
    SLICE_X39Y29         FDSE                                         r  uart_reader/bit_cnt_reg[0]/C
                         clock pessimism              0.272    88.455    
                         clock uncertainty           -0.035    88.420    
    SLICE_X39Y29         FDSE (Setup_fdse_C_S)       -0.632    87.788    uart_reader/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.788    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 78.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uart_writer/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.472    uart_writer/pio1_OBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  uart_writer/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_writer/data_reg[4]/Q
                         net (fo=1, routed)           0.053     1.666    uart_writer/data_reg_n_0_[4]
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.711 r  uart_writer/data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.711    uart_writer/data[3]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  uart_writer/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.984    uart_writer/pio1_OBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  uart_writer/data_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092     1.577    uart_writer/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.475    uart_reader/pio1_OBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  uart_reader/data_out_reg[0]/Q
                         net (fo=2, routed)           0.098     1.714    uart_reader/rx_data_out[0]
    SLICE_X36Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.759 r  uart_reader/en_i_1/O
                         net (fo=1, routed)           0.000     1.759    uart_reader_n_1
    SLICE_X36Y31         FDRE                                         r  en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.854     1.988    pio1_OBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  en_reg/C
                         clock pessimism             -0.500     1.488    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.120     1.608    en_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.475    uart_reader/pio1_OBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  uart_reader/data_out_reg[0]/Q
                         net (fo=2, routed)           0.102     1.718    uart_reader/rx_data_out[0]
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.763 r  uart_reader/state_i_1/O
                         net (fo=1, routed)           0.000     1.763    uart_reader_n_0
    SLICE_X36Y31         FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.854     1.988    pio1_OBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  state_reg/C
                         clock pessimism             -0.500     1.488    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.121     1.609    state_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart_writer/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.754%)  route 0.148ns (51.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.472    uart_writer/pio1_OBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  uart_writer/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_writer/data_reg[6]/Q
                         net (fo=2, routed)           0.148     1.761    uart_writer/data_reg_n_0_[6]
    SLICE_X34Y27         FDRE                                         r  uart_writer/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.984    uart_writer/pio1_OBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  uart_writer/data_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.060     1.545    uart_writer/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart_writer/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.718%)  route 0.166ns (50.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.472    uart_writer/pio1_OBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  uart_writer/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  uart_writer/data_reg[0]/Q
                         net (fo=2, routed)           0.166     1.802    uart_writer/data_reg_n_0_[0]
    SLICE_X34Y27         FDRE                                         r  uart_writer/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.984    uart_writer/pio1_OBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  uart_writer/data_reg[7]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.078     1.563    uart_writer/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_reader/etu_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.474    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  uart_reader/etu_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  uart_reader/etu_cnt_reg[11]/Q
                         net (fo=2, routed)           0.125     1.763    uart_reader/etu_cnt_reg_n_0_[11]
    SLICE_X40Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  uart_reader/etu_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.873    uart_reader/etu_cnt0_carry__1_n_5
    SLICE_X40Y29         FDRE                                         r  uart_reader/etu_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.987    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  uart_reader/etu_cnt_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.134     1.608    uart_reader/etu_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uart_reader/etu_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.473    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uart_reader/etu_cnt_reg[7]/Q
                         net (fo=3, routed)           0.126     1.763    uart_reader/etu_cnt_reg_n_0_[7]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  uart_reader/etu_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.873    uart_reader/etu_cnt0_carry__0_n_5
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.852     1.986    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.134     1.607    uart_reader/etu_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uart_writer/rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.472    uart_writer/pio1_OBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  uart_writer/rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_writer/rdy_reg/Q
                         net (fo=3, routed)           0.172     1.785    uart_writer/rdy
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  uart_writer/rdy_i_1/O
                         net (fo=1, routed)           0.000     1.830    uart_writer/rdy_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  uart_writer/rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.984    uart_writer/pio1_OBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  uart_writer/rdy_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092     1.564    uart_writer/rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uart_reader/etu_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.473    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uart_reader/etu_cnt_reg[3]/Q
                         net (fo=3, routed)           0.127     1.763    uart_reader/etu_cnt_reg_n_0_[3]
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  uart_reader/etu_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.873    uart_reader/etu_cnt0_carry_n_5
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.985    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[3]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.134     1.607    uart_reader/etu_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uart_reader/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.474    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  uart_reader/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_reader/bit_cnt_reg[2]/Q
                         net (fo=3, routed)           0.173     1.788    uart_reader/bit_cnt_reg_n_0_[2]
    SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  uart_reader/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    uart_reader/bit_cnt[2]_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  uart_reader/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.987    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  uart_reader/bit_cnt_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.092     1.566    uart_reader/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  pio1_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y31   en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y31   state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y29   uart_reader/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y30   uart_reader/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y29   uart_reader/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X39Y29   uart_reader/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y29   uart_reader/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y29   uart_reader/bit_cnt_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X37Y31   uart_reader/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y31   en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y31   en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y31   state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y31   state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y29   uart_reader/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y29   uart_reader/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y30   uart_reader/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y30   uart_reader/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y29   uart_reader/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y29   uart_reader/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y31   en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y31   en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y31   state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y31   state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y29   uart_reader/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y29   uart_reader/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y30   uart_reader/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y30   uart_reader/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y29   uart_reader/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y29   uart_reader/FSM_onehot_state_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.969ns  (logic 5.071ns (50.862%)  route 4.899ns (49.138%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    M9                                                0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.125 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    45.091    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.187 f  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          2.933    48.120    pio1_OBUF_BUFG
    L1                   OBUF (Prop_obuf_I_O)         3.510    51.629 f  pio1_OBUF_inst/O
                         net (fo=0)                   0.000    51.629    pio1
    L1                                                                f  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.503ns  (logic 3.972ns (52.938%)  route 3.531ns (47.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.614     5.141    uart_writer/pio1_OBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           3.531     9.128    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    12.644 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.644    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.747ns  (logic 4.047ns (70.421%)  route 1.700ns (29.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.621     5.148    pio1_OBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  state_reg/Q
                         net (fo=2, routed)           1.700     7.366    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.529    10.895 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.895    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.844ns  (logic 1.470ns (51.674%)  route 1.374ns (48.326%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.743     1.634    pio1_OBUF_BUFG
    L1                   OBUF (Prop_obuf_I_O)         1.211     2.844 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     2.844    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.394ns (79.842%)  route 0.352ns (20.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.475    pio1_OBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  state_reg/Q
                         net (fo=2, routed)           0.352     1.991    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.230     3.221 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.221    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.358ns (51.050%)  route 1.302ns (48.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.580     1.470    uart_writer/pio1_OBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.302     2.913    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     4.130 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.130    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.877ns  (logic 1.700ns (28.933%)  route 4.177ns (71.067%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.226     4.678    uart_reader/uart_rx_IBUF
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.802 r  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.951     5.753    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.877 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.877    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505     4.853    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.930ns (33.085%)  route 3.904ns (66.915%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.065     4.517    uart_reader/uart_rx_IBUF
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152     4.669 r  uart_reader/bit_cnt[2]_i_2/O
                         net (fo=2, routed)           0.839     5.509    uart_reader/bit_cnt[2]_i_2_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.326     5.835 r  uart_reader/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.835    uart_reader/bit_cnt[1]_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  uart_reader/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505     4.853    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  uart_reader/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.829ns  (logic 1.930ns (33.116%)  route 3.899ns (66.884%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.065     4.517    uart_reader/uart_rx_IBUF
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152     4.669 r  uart_reader/bit_cnt[2]_i_2/O
                         net (fo=2, routed)           0.834     5.503    uart_reader/bit_cnt[2]_i_2_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.326     5.829 r  uart_reader/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.829    uart_reader/bit_cnt[2]_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  uart_reader/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.505     4.853    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  uart_reader/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 1.576ns (28.107%)  route 4.032ns (71.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.017     4.469    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.593 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          1.015     5.609    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502     4.850    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 1.576ns (28.107%)  route 4.032ns (71.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.017     4.469    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.593 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          1.015     5.609    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502     4.850    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 1.576ns (28.107%)  route 4.032ns (71.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.017     4.469    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.593 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          1.015     5.609    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502     4.850    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 1.576ns (28.107%)  route 4.032ns (71.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.017     4.469    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.593 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          1.015     5.609    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502     4.850    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.545ns  (logic 1.605ns (28.950%)  route 3.940ns (71.050%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.021     4.474    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT4 (Prop_lut4_I2_O)        0.153     4.627 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.919     5.545    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.852    uart_reader/pio1_OBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.468ns  (logic 1.576ns (28.831%)  route 3.891ns (71.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.017     4.469    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.593 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.874     5.468    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.852    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.468ns  (logic 1.576ns (28.831%)  route 3.891ns (71.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.017     4.469    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.593 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.874     5.468    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.852    uart_reader/pio1_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  uart_reader/etu_cnt_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.266ns (15.471%)  route 1.451ns (84.529%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.451     1.671    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.716 r  uart_reader/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.716    uart_reader/data_out[7]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  uart_reader/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.854     1.988    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  uart_reader/data_out_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.266ns (14.625%)  route 1.550ns (85.375%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.439     1.659    uart_reader/uart_rx_IBUF
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.704 r  uart_reader/valid_i_1/O
                         net (fo=1, routed)           0.111     1.816    uart_reader/valid_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  uart_reader/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.854     1.988    uart_reader/pio1_OBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  uart_reader/valid_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.266ns (14.276%)  route 1.594ns (85.724%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.457     1.678    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.723 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.137     1.860    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.989    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.266ns (14.276%)  route 1.594ns (85.724%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.457     1.678    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.723 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.137     1.860    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.989    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.266ns (14.276%)  route 1.594ns (85.724%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.457     1.678    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.723 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.137     1.860    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.989    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.266ns (14.276%)  route 1.594ns (85.724%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.457     1.678    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.723 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.137     1.860    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.989    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.266ns (14.276%)  route 1.594ns (85.724%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.457     1.678    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.723 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.137     1.860    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.989    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.266ns (14.276%)  route 1.594ns (85.724%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.457     1.678    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.723 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.137     1.860    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.989    uart_reader/pio1_OBUF_BUFG
    SLICE_X38Y31         FDSE                                         r  uart_reader/data_out_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.266ns (14.238%)  route 1.599ns (85.762%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.457     1.678    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.723 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.142     1.865    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.854     1.988    uart_reader/pio1_OBUF_BUFG
    SLICE_X37Y31         FDSE                                         r  uart_reader/data_out_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.266ns (14.034%)  route 1.626ns (85.966%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.457     1.678    uart_reader/uart_rx_IBUF
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.723 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.169     1.892    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X39Y29         FDSE                                         r  uart_reader/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio1_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.987    uart_reader/pio1_OBUF_BUFG
    SLICE_X39Y29         FDSE                                         r  uart_reader/bit_cnt_reg[0]/C





