Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/aluno/Desktop/projeto/ --output-directory=C:/Users/aluno/Desktop/projeto/final/ --report-file=bsf:C:/Users/aluno/Desktop/projeto/final.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/aluno/Desktop/projeto/final.qsys
Progress: Loading projeto/final.qsys
Progress: Reading input file
Progress: Adding clock_principal [clock_source 13.0]
Progress: Parameterizing module clock_principal
Progress: Adding nios2_proc [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_proc
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory
Progress: Adding leds [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module leds
Progress: Adding seven_segments [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module seven_segments
Progress: Adding sysid_1337 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_1337
Progress: Adding switcher [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module switcher
Progress: Adding push_buttons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module push_buttons
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final.sysid_1337: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final.sysid_1337: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/aluno/Desktop/projeto/ --output-directory=C:/Users/aluno/Desktop/projeto/final/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/aluno/Desktop/projeto/final.sopcinfo --report-file=html:C:/Users/aluno/Desktop/projeto/final.html --report-file=qip:C:/Users/aluno/Desktop/projeto/final/synthesis/final.qip --report-file=cmp:C:/Users/aluno/Desktop/projeto/final.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/aluno/Desktop/projeto/final.qsys --language=VERILOG
Progress: Loading projeto/final.qsys
Progress: Reading input file
Progress: Adding clock_principal [clock_source 13.0]
Progress: Parameterizing module clock_principal
Progress: Adding nios2_proc [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_proc
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory
Progress: Adding leds [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module leds
Progress: Adding seven_segments [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module seven_segments
Progress: Adding sysid_1337 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_1337
Progress: Adding switcher [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module switcher
Progress: Adding push_buttons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module push_buttons
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final.sysid_1337: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final.sysid_1337: Time stamp will be automatically updated when this component is generated.
Info: final: Generating final "final" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 55 connections
Info: merlin_domain_transform: After transform: 34 modules, 151 connections
Info: merlin_router_transform: After transform: 43 modules, 181 connections
Info: reset_adaptation_transform: After transform: 45 modules, 172 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 208 connections
Info: merlin_mm_transform: After transform: 62 modules, 208 connections
Info: merlin_interrupt_mapper_transform: After transform: 63 modules, 211 connections
Info: nios2_proc: Starting RTL generation for module 'final_nios2_proc'
Info: nios2_proc:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=final_nios2_proc --dir=C:/Users/aluno/AppData/Local/Temp/alt7338_6109433955434619553.dir/0001_nios2_proc_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt7338_6109433955434619553.dir/0001_nios2_proc_gen//final_nios2_proc_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_proc: # 2017.06.21 10:36:11 (*) Starting Nios II generation
Info: nios2_proc: # 2017.06.21 10:36:11 (*)   Checking for plaintext license.
Info: nios2_proc: # 2017.06.21 10:36:26 (*)   Plaintext license not found.
Info: nios2_proc: # 2017.06.21 10:36:26 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_proc: # 2017.06.21 10:36:26 (*)   Elaborating CPU configuration settings
Info: nios2_proc: # 2017.06.21 10:36:26 (*)   Creating all objects for CPU
Info: nios2_proc: # 2017.06.21 10:36:28 (*)   Generating RTL from CPU objects
Info: nios2_proc: # 2017.06.21 10:36:28 (*)   Creating plain-text RTL
Info: nios2_proc: # 2017.06.21 10:36:32 (*) Done Nios II generation
Info: nios2_proc: Done RTL generation for module 'final_nios2_proc'
Info: nios2_proc: "final" instantiated altera_nios2_qsys "nios2_proc"
Info: onchip_memory: Starting RTL generation for module 'final_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_onchip_memory --dir=C:/Users/aluno/AppData/Local/Temp/alt7338_6109433955434619553.dir/0002_onchip_memory_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt7338_6109433955434619553.dir/0002_onchip_memory_gen//final_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'final_onchip_memory'
Info: onchip_memory: "final" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: leds: Starting Generation of Parallel Port
Info: leds: "final" instantiated altera_up_avalon_parallel_port "leds"
Info: seven_segments: Starting Generation of Parallel Port
Info: seven_segments: "final" instantiated altera_up_avalon_parallel_port "seven_segments"
Info: sysid_1337: "final" instantiated altera_avalon_sysid_qsys "sysid_1337"
Info: switcher: Starting Generation of Parallel Port
Info: switcher: "final" instantiated altera_up_avalon_parallel_port "switcher"
Info: push_buttons: Starting Generation of Parallel Port
Info: push_buttons: "final" instantiated altera_up_avalon_parallel_port "push_buttons"
Info: nios2_proc_instruction_master_translator: "final" instantiated altera_merlin_master_translator "nios2_proc_instruction_master_translator"
Info: nios2_proc_jtag_debug_module_translator: "final" instantiated altera_merlin_slave_translator "nios2_proc_jtag_debug_module_translator"
Info: nios2_proc_instruction_master_translator_avalon_universal_master_0_agent: "final" instantiated altera_merlin_master_agent "nios2_proc_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent: "final" instantiated altera_merlin_slave_agent "nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "final" instantiated altera_avalon_sc_fifo "nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "final" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "final" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "final" instantiated altera_merlin_router "id_router"
Info: id_router_002: "final" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "final" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "final" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "final" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "final" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "final" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "final" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/aluno/Desktop/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "final" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/aluno/Desktop/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "final" instantiated altera_irq_mapper "irq_mapper"
Info: final: Done final" with 25 modules, 81 files, 1602789 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
