# Reading G:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do FPGA2AR9331_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying G:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied G:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO {E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FPGA2AR9331
# -- Compiling module fifo_control
# 
# Top level modules:
# 	FPGA2AR9331
# 	fifo_control
# vlog -vlog01compat -work work +incdir+E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO {E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
vsim +altera -do FPGA2AR9331_run_msim_rtl_verilog.do -l msim_transcript -gui work.FPGA2AR9331
# vsim +altera -do FPGA2AR9331_run_msim_rtl_verilog.do -l msim_transcript -gui work.FPGA2AR9331 
# Loading work.FPGA2AR9331
# do FPGA2AR9331_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO {E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FPGA2AR9331
# -- Compiling module fifo_control
# 
# Top level modules:
# 	FPGA2AR9331
# 	fifo_control
# vlog -vlog01compat -work work +incdir+E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO {E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
add wave -position insertpoint  \
sim:/FPGA2AR9331/ack \
sim:/FPGA2AR9331/clk \
sim:/FPGA2AR9331/clk_out \
sim:/FPGA2AR9331/data_out \
sim:/FPGA2AR9331/rst_n
force -freeze sim:/FPGA2AR9331/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/FPGA2AR9331/rst_n Hi1 0
force -freeze sim:/FPGA2AR9331/rst_n HiH 0
# Invalid binary digit: H.
# ** Error: (vsim-4011) Invalid force value: HiH 0.
# 
add wave -position insertpoint  \
sim:/FPGA2AR9331/en
force -freeze sim:/FPGA2AR9331/en HiH 0
# Invalid binary digit: H.
# ** Error: (vsim-4011) Invalid force value: HiH 0.
# 
run
run
run
run
force -freeze sim:/FPGA2AR9331/en HiH 0
# Invalid binary digit: H.
# ** Error: (vsim-4011) Invalid force value: HiH 0.
# 
run
force -freeze sim:/FPGA2AR9331/en Hi1 0
run
run
run
run
run
run
force -freeze sim:/FPGA2AR9331/ack 0 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/FPGA2AR9331/ack St1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
change sim:/FPGA2AR9331/ack_save 0
run
run
run
run
run
run
run
run
run
force -freeze sim:/FPGA2AR9331/ack St0 0
run
run
run
run
run
run
run
force -freeze sim:/FPGA2AR9331/ack St1 0
run
run
run
run
run
force -freeze sim:/FPGA2AR9331/ack St0 0
run
run
run
run
run
run
force -freeze sim:/FPGA2AR9331/ack St1 0
run
run
run
run
run
run
force -freeze sim:/FPGA2AR9331/ack St0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
