****** CSE471 --- Computer Design and Organization
 ******
===============================================================================
***** General Information
 *****
Meets: MWF 10:30-11:20, Loew 102
Instructor: Larry Snyder
Office Hours: MW 4:30-5:30 or by appointment.
E-mail address: snyder@cs
Office: Sieg 426B 543-9265
Assistant: Judy Watson (jwatson@cs), Sieg 426E, 543-0374.
TA: Robert Chen
Office Hours: Sieg 326A, 4:30-5:30 Tuesdays/Thursdays
E-mail address: chensg@cs

===============================================================================
***** Catalog Description
 *****
CPU instruction addressing models, CPU structure and functions, computer
arithmetic and logic unit, register transfer level design, hardware and
microprogram control, memory hierarchy design and organization, I/O and system
components interconnection. Laboratory project involves design and simulation
of an instruction set processor.
Prerequisite: CSE 370 and CSE 378.
===============================================================================
***** Class notes *****
Monday,_30_Sep_96_(Postscript) Reading: 1.1-1.4
Wednesday,_2_Oct_96_(Postscript) Reading: 1.5-1.6
Friday,_4_Oct_96_(Postscript) Reading: 1.7-1.10
Monday,_7_Oct_96_(Postscript), Review_Sheet and Answer_Sheet.
Wednesday,_9_Oct_96_(Postscript)
Friday,_11_Oct_96_(Postscript)
Monday,_14_Oct_96_(Postscript), Homework_1, ALU_in_HTML, Reading: Skim Appendix
A
Wednesday,_16_Oct_96_(Postscript)
Friday,_18_Oct_96_(Color_Postscript), Reading: 3.1-3.2
Monday,_21_Oct_96_(Postscript), Reading: 3.3-3.4
Wednesday,_23_Oct_96_(Postscript), Homework_2, Reading: 4.1-4.2
Friday,_25_Oct_96_(Postscript), Reading: 4.3.1-2
Monday,_28_Oct_96_(Postscript), Homework_3, Reading: Skim H&P, Chap 6.
Wednesday,_30_Oct_96_(Postscript)
Friday,_1_Nov_96_(Postscript)
Monday,_4_Nov_96 (Revised), Review
Wednesday,_6_Nov_96_(Postscript), Review_Answers
Friday, 8 Nov 96 Midterm Fast_Answers
Holiday Monday, 11 Nov 96
Wednesday,_13_Nov_96_(Postscript), Homework_4, Reading: 4.6
Friday,_15_Nov_96_(Postscript)
Monday,_18_Nov_96_(Postscript)
Wednesday,_20_Nov_96_(Postscript), Homework_5,6,7
Friday, 22 Nov 96 (Postscript)
Monday, 25 Nov 96 (Postscript)
Wednesday, 27 Nov 96 (Postscript)
Holiday Friday, 29 Nov 96 (Postscript)
Monday, 2 Dec 96 (Postscript)
Wednesday, 4 Dec 96 (Postscript)
Friday, 6 Dec 96 (Postscript)
Monday, 9 Dec 96 (Postscript)
Wednesday, 11 Dec 96 (Postscript)
===============================================================================
***** Lab Materials *****
The following files are available for the Verilog pipeline design:
Verilog simulation of MIPS pipeline, pipeline.v.
Additional modules for pipeline design, common.v.
Sample program, source form, test.s.
Sample program, program segment in "binary", prog.bin.
Sample program, data segment in "binary", data.bin.
Simple assembler for MIPS assembly language, asm.bin.
Man page for the assembler, man.
===============================================================================
***** Previous Quarters *****
Fall_95
Fall_94
===============================================================================
***** Verilog References *****
This is a free Postscript Verilog_reference_card.
===============================================================================
TA
TA@cs.washington.edu
