/*
 * Copyright (c) 2015-2016, Renesas Electronics Corporation
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 *   - Redistributions of source code must retain the above copyright notice,
 *     this list of conditions and the following disclaimer.
 *
 *   - Redistributions in binary form must reproduce the above copyright
 *     notice, this list of conditions and the following disclaimer in the
 *     documentation and/or other materials provided with the distribution.
 *
 *   - Neither the name of Renesas nor the names of its contributors may be
 *     used to endorse or promote products derived from this software without
 *     specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef	__INIT_DRAM_TBL_H3_ES10_
#define	__INIT_DRAM_TBL_H3_ES10_

#define PI_WRLAT 0x0e //F2=0x0e,F1=0x0e,F0=4
#define PI_WRLAT_ADJ 0x0c

#define PI_TFC  0x018D
#define PI_TRTP 0x0c
#define PI_TCCD 0x08   //common for all F
#define PI_TWR  0x1f
#define PI_TWTR 0x12
#define PI_TRCD 0x1d
#define PI_TRP  0x22
#define PI_TRAS_MIN 0x43
#define PI_TRAS_MAX 0x01b267
#define PI_TMRW 0x0a
#define PI_TMRD 0x17
#define PI_TCCDMW 0x20
#define PI_TDQSCK_MAX 0x6
//////////////////////////////////////////////////////////////////////////////
#define PI_MR1  0xd4	//MRW DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16//OK
#define PI_MR2  0x2e	//MRW DeviceFeature2(0,0SetA,101=WL14,110=RL32(nRTP14))//NG
#define PI_MR3  0x31
#define PI_MR11 0x36
#define PI_MR12 0x11
#define PI_MR14 0x11
#define PI_MR13 0x00

/*RDLAT*/
#define PI_RDLAT_ADJ (0x12) //try 0e+4 OK

/*CASLAT*/
#define PI_CASLAT_LIN 0x50 //try OK
	

#define DDR_PHY_NUM 827
#define DDR_PI_NUM  181
#define DDR_PHY_PVT_OVERWRITE_NUM 8


#define DDR_PHY_DRIVE_TERM_OVERWRITE_NUM (8+1+2+7+3+1)
static const uint32_t DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[DDR_PHY_DRIVE_TERM_OVERWRITE_NUM][2] = 
{
	{	0x00000404, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
	{	0x00000405, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
	{	0x00000484, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
	{	0x00000485, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
	{	0x00000504, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
	{	0x00000505, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
	{	0x00000584, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
	{	0x00000585, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555

	//CKE 27F6E(LVSTL) -> 03fee(CMOS40orm)
	{	0x00000723, 0x00003fee}, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
	//RST 27F6E(LVSTL) -> 03fee(CMOS40orm)
	{	0x00000725, 0x00003fee}, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
	{	0x00000726, 0x0001154f}, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410

	// TERM 10F68(PVTR=10,PVTN=3D,PVTP=28) -> 1154f(PVTR=11,PVTN=15,PVTP=0f
	{	0x0000071E, 0x0003154f}, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 // TSEL = ON
	{	0x0000071F, 0x0001154f}, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
	{	0x00000720, 0x0001154f}, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
	{	0x00000721, 0x0001154f}, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
	{	0x00000722, 0x0001154f}, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
	{	0x00000724, 0x0001154f}, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
	{	0x00000728, 0x0001154f}, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410

	// VREF
	{	0x0000070F, 0x000F1900}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x00
//	{	0x0000070F, 0x000F1901}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x01
	{	0x00000710, 0x0F190F19}, // PHY_PAD_VREF_CTRL_DQ_2:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW+:0:14:=0x0100
	{	0x00000711, 0x0F190F19}, // PHY_PAD_VREF_CTRL_AC:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_3:RW+:0:14:=0x0100
	// PAD CAL?
	{	0x0000072C, 0x75000000}, // PHY_CAL_MODE_0:RW:24:8:=0x64 PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000		
};


// 2015/07/20 suresh regconfig
static const uint32_t DDR_PHY_suresh[827][2] = 
{
	{	0x00000400, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_0:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_0:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:0:11:=0x04f0
	{	0x00000401, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_0:RW:0:5:=0x00
	{	0x00000402, 0x00000000}, // PHY_SW_WRDM_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_0:RW:0:5:=0x00
//	{	0x00000403, 0x00000100}, // PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
	{	0x00000403, 0x00000300}, // PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
//	{	0x00000404, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
	{	0x00000404, 0x030e6E0E}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
//	{	0x00000404, 0x036e6E0E}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
//	{	0x00000405, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
	{	0x00000405, 0x020e6E0E}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
//	{	0x00000405, 0x026e6E0E}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
	{	0x00000406, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_0:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_0:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_0:RW:8:2:=0x0f PHY_DBI_MODE_0:RW:0:1:=0x00
	{	0x00000407, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_0:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_0:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0:RW:0:2:=0x00
	{	0x00000408, 0x00000133}, // PHY_LPBK_CONTROL_0:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_0:RW:0:10:=0x0133
	{	0x00000409, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
	{	0x0000040A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_0:RW:16:9:=0x00cc PHY_LPDDR_TYPE_0:RW:8:2:=0x02 PHY_LPDDR_0:RW:0:1:=0x01
	{	0x0000040B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_0:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_0:RW:0:9:=0x0066
	{	0x0000040C, 0x00000000}, // PHY_GATE_TRACKING_OBS_0:RD:0:32:=0x00000000
	{	0x0000040D, 0x00000000}, // PHY_LP4_PST_AMBLE_0:RW:0:1:=0x00
	{	0x0000040E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
	{	0x0000040F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_0:RW:0:32:=0x00000000
	{	0x00000410, 0x00000000}, // PHY_LP4_RDLVL_PATT10_0:RW:0:32:=0x00000000
	{	0x00000411, 0x00000000}, // PHY_LP4_RDLVL_PATT11_0:RW:0:32:=0x00000000
	{	0x00000412, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
	{	0x00000413, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
	{	0x00000414, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_0:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
	{	0x00000415, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:0:6:=0x00
	{	0x00000416, 0x00000000}, // PHY_RDLVL_DATA_MASK_0:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_0:RW:0:2:=0x00
	{	0x00000417, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_0:RW:0:32:=0x32103210
	{	0x00000418, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_0:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_0:RW:0:6:=0x08
	{	0x00000419, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_0:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_0:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_0:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_0:RW:0:4:=0x0c
	{	0x0000041A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_0:RW:0:9:=0x0100
	{	0x0000041B, 0x55555555}, // PHY_USER_PATT0_0:RW:0:32:=0x55555555
	{	0x0000041C, 0xAAAAAAAA}, // PHY_USER_PATT1_0:RW:0:32:=0xAAAAAAAA
	{	0x0000041D, 0x55555555}, // PHY_USER_PATT2_0:RW:0:32:=0x55555555
	{	0x0000041E, 0xAAAAAAAA}, // PHY_USER_PATT3_0:RW:0:32:=0xAAAAAAAA
	{	0x0000041F, 0x00005555}, // PHY_USER_PATT4_0:RW:0:16:=0x5555
	{	0x00000420, 0x76543210}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210
	{	0x00000421, 0x00000001}, // PHY_FIFO_PTR_OBS_0:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_0:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_0:RW:0:1:=0x01
	{	0x00000422, 0x00000000}, // PHY_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
	{	0x00000423, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_0:RD:0:10:=0x0000
	{	0x00000424, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
	{	0x00000425, 0x00000000}, // PHY_WR_SHIFT_OBS_0:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
	{	0x00000426, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_0:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_0:RD:0:10:=0x0000
	{	0x00000427, 0x00000000}, // PHY_WRLVL_STATUS_OBS_0:RD:0:17:=0x000000
	{	0x00000428, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0:RD:0:9:=0x0000
	{	0x00000429, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_0:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_0:RD:0:16:=0x0000
	{	0x0000042A, 0x00000000}, // PHY_GTLVL_STATUS_OBS_0:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_0:RD:0:14:=0x0000
	{	0x0000042B, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0:RD:0:10:=0x0000
	{	0x0000042C, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0:RD:0:2:=0x00
	{	0x0000042D, 0x00000000}, // PHY_RDLVL_STATUS_OBS_0:RD:0:32:=0x00000000
	{	0x0000042E, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_0:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_0:RD:0:11:=0x0000
	{	0x0000042F, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_0:RD:0:32:=0x00000000
	{	0x00000430, 0x00000000}, // PHY_DDL_MODE_0:RW:0:18:=0x000000
	{	0x00000431, 0x00000000}, // PHY_DDL_TEST_OBS_0:RD:0:32:=0x00000000
	{	0x00000432, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
	{	0x00000433, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
	{	0x00000434, 0x00000000}, // PHY_RX_CAL_DQ1_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_0:RW+:0:12:=0x0000
	{	0x00000435, 0x00000000}, // PHY_RX_CAL_DQ3_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_0:RW+:0:12:=0x0000
	{	0x00000436, 0x00000000}, // PHY_RX_CAL_DQ5_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_0:RW+:0:12:=0x0000
	{	0x00000437, 0x00000000}, // PHY_RX_CAL_DQ7_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_0:RW+:0:12:=0x0000
	{	0x00000438, 0x00000000}, // PHY_RX_CAL_DQS_0:RW+:16:12:=0x0000 PHY_RX_CAL_DM_0:RW+:0:12:=0x0000
	{	0x00000439, 0x00000000}, // PHY_RX_CAL_OBS_0:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_0:RW+:0:12:=0x0000
	{	0x0000043A, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_0:RW+:0:11:=0x0280
	{	0x0000043B, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_0:RW+:0:11:=0x0280
	{	0x0000043C, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_0:RW+:0:11:=0x0280
	{	0x0000043D, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_0:RW+:0:11:=0x0280
	{	0x0000043E, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_0:RW+:0:11:=0x0280
	{	0x0000043F, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_0:RW+:0:10:=0x0000
	{	0x00000440, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_0:RW+:0:10:=0x0000
	{	0x00000441, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_0:RW+:0:10:=0x0000
	{	0x00000442, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_0:RW+:0:10:=0x0000
	{	0x00000443, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	{	0x00000444, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	{	0x00000445, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	{	0x00000446, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	{	0x00000447, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	{	0x00000448, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	{	0x00000449, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	{	0x0000044A, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	{	0x0000044B, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	{	0x0000044C, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
	{	0x0000044D, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_0:RW+:0:10:=0x01d0
	{	0x0000044E, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_0:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_0:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_0:RW+:0:1:=0x00
	{	0x0000044F, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_0:RW+:0:11:=0x0200
//	{	0x00000450, 0x41315141}, // PHY_DQS_OE_TIMING_0:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_0:RW+:0:8:=0x41
	{	0x00000450, 0x41415141}, // PHY_DQS_OE_TIMING_0:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_0:RW+:0:8:=0x41
//	{	0x00000451, 0xC0013150}, // PHY_DQ_IE_TIMING_0:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_0:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_0:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_0:RW+:0:8:=0x50
	{	0x00000451, 0xC0014150}, // PHY_DQ_IE_TIMING_0:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_0:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_0:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_0:RW+:0:8:=0x50
	{	0x00000452, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
	{	0x00000453, 0x0010000C}, // PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
	{	0x00000454, 0x0C064208}, // PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
	{	0x00000455, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_0:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_0:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_0:RW+:0:5:=0x18
	{	0x00000456, 0x01000140}, // PHY_GTLVL_FINAL_STEP_0:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_0:RW+:0:10:=0x0140
	{	0x00000457, 0x00000C20}, // PHY_RDLVL_DLY_STEP_0:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_0:RW+:0:8:=0x20
	{	0x00000458, 0x00000000}, //
	{	0x00000459, 0x00000000}, //
	{	0x0000045A, 0x00000000}, //
	{	0x0000045B, 0x00000000}, //
	{	0x0000045C, 0x00000000}, //
	{	0x0000045D, 0x00000000}, //
	{	0x0000045E, 0x00000000}, //
	{	0x0000045F, 0x00000000}, //
	{	0x00000460, 0x00000000}, //
	{	0x00000461, 0x00000000}, //
	{	0x00000462, 0x00000000}, //
	{	0x00000463, 0x00000000}, //
	{	0x00000464, 0x00000000}, //
	{	0x00000465, 0x00000000}, //
	{	0x00000466, 0x00000000}, //
	{	0x00000467, 0x00000000}, //
	{	0x00000468, 0x00000000}, //
	{	0x00000469, 0x00000000}, //
	{	0x0000046A, 0x00000000}, //
	{	0x0000046B, 0x00000000}, //
	{	0x0000046C, 0x00000000}, //
	{	0x0000046D, 0x00000000}, //
	{	0x0000046E, 0x00000000}, //
	{	0x0000046F, 0x00000000}, //
	{	0x00000470, 0x00000000}, //
	{	0x00000471, 0x00000000}, //
	{	0x00000472, 0x00000000}, //
	{	0x00000473, 0x00000000}, //
	{	0x00000474, 0x00000000}, //
	{	0x00000475, 0x00000000}, //
	{	0x00000476, 0x00000000}, //
	{	0x00000477, 0x00000000}, //
	{	0x00000478, 0x00000000}, //
	{	0x00000479, 0x00000000}, //
	{	0x0000047A, 0x00000000}, //
	{	0x0000047B, 0x00000000}, //
	{	0x0000047C, 0x00000000}, //
	{	0x0000047D, 0x00000000}, //
	{	0x0000047E, 0x00000000}, //
	{	0x0000047F, 0x00000000}, //
	{	0x00000480, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_1:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_1:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:0:11:=0x04f0
	{	0x00000481, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_1:RW:0:5:=0x00
	{	0x00000482, 0x00000000}, // PHY_SW_WRDM_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_1:RW:0:5:=0x00
//	{	0x00000483, 0x00000100}, // PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
	{	0x00000483, 0x00000300}, // PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
//	{	0x00000484, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
	{	0x00000484, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
//	{	0x00000484, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
//	{	0x00000485, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
	{	0x00000485, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
//	{	0x00000485, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
	{	0x00000486, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_1:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_1:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_1:RW:8:2:=0x0f PHY_DBI_MODE_1:RW:0:1:=0x00
	{	0x00000487, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_1:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_1:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1:RW:0:2:=0x00
	{	0x00000488, 0x00000133}, // PHY_LPBK_CONTROL_1:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_1:RW:0:10:=0x0133
	{	0x00000489, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_1:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_1:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x00c0
	{	0x0000048A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_1:RW:16:9:=0x00cc PHY_LPDDR_TYPE_1:RW:8:2:=0x02 PHY_LPDDR_1:RW:0:1:=0x01
	{	0x0000048B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_1:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_1:RW:0:9:=0x0066
	{	0x0000048C, 0x00000000}, // PHY_GATE_TRACKING_OBS_1:RD:0:32:=0x00000000
	{	0x0000048D, 0x00000000}, // PHY_LP4_PST_AMBLE_1:RW:0:1:=0x00
	{	0x0000048E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
	{	0x0000048F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_1:RW:0:32:=0x00000000
	{	0x00000490, 0x00000000}, // PHY_LP4_RDLVL_PATT10_1:RW:0:32:=0x00000000
	{	0x00000491, 0x00000000}, // PHY_LP4_RDLVL_PATT11_1:RW:0:32:=0x00000000
	{	0x00000492, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_1:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_1:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_1:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_1:RW:0:3:=0x00
	{	0x00000493, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_1:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_1:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_1:RW:0:4:=0x00
	{	0x00000494, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_1:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_1:RW:0:1:=0x00
	{	0x00000495, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_1:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_1:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_1:RW:0:6:=0x00
	{	0x00000496, 0x00000000}, // PHY_RDLVL_DATA_MASK_1:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_1:RW:0:2:=0x00
	{	0x00000497, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_1:RW:0:32:=0x32103210
	{	0x00000498, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_1:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_1:RW:0:6:=0x08
	{	0x00000499, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_1:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_1:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_1:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_1:RW:0:4:=0x0c
	{	0x0000049A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_1:RW:0:9:=0x0100
	{	0x0000049B, 0x55555555}, // PHY_USER_PATT0_1:RW:0:32:=0x55555555
	{	0x0000049C, 0xAAAAAAAA}, // PHY_USER_PATT1_1:RW:0:32:=0xAAAAAAAA
	{	0x0000049D, 0x55555555}, // PHY_USER_PATT2_1:RW:0:32:=0x55555555
	{	0x0000049E, 0xAAAAAAAA}, // PHY_USER_PATT3_1:RW:0:32:=0xAAAAAAAA
	{	0x0000049F, 0x00005555}, // PHY_USER_PATT4_1:RW:0:16:=0x5555
	{	0x000004A0, 0x76543210}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210
	{	0x000004A1, 0x00000000}, // PHY_FIFO_PTR_OBS_1:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_1:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_1:RW:0:1:=0x00
	{	0x000004A2, 0x00000000}, // PHY_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
	{	0x000004A3, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_1:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_1:RD:0:10:=0x0000
	{	0x000004A4, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1:RD:0:8:=0x00
	{	0x000004A5, 0x00000000}, // PHY_WR_SHIFT_OBS_1:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_1:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1:RD:0:7:=0x00
	{	0x000004A6, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_1:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_1:RD:0:10:=0x0000
	{	0x000004A7, 0x00000000}, // PHY_WRLVL_STATUS_OBS_1:RD:0:17:=0x000000
	{	0x000004A8, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1:RD:0:9:=0x0000
	{	0x000004A9, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_1:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_1:RD:0:16:=0x0000
	{	0x000004AA, 0x00000000}, // PHY_GTLVL_STATUS_OBS_1:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_1:RD:0:14:=0x0000
	{	0x000004AB, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1:RD:0:10:=0x0000
	{	0x000004AC, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1:RD:0:2:=0x00
	{	0x000004AD, 0x00000000}, // PHY_RDLVL_STATUS_OBS_1:RD:0:32:=0x00000000
	{	0x000004AE, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_1:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_1:RD:0:11:=0x0000
	{	0x000004AF, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_1:RD:0:32:=0x00000000
	{	0x000004B0, 0x00000000}, // PHY_DDL_MODE_1:RW:0:18:=0x000000
	{	0x000004B1, 0x00000000}, // PHY_DDL_TEST_OBS_1:RD:0:32:=0x00000000
	{	0x000004B2, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
	{	0x000004B3, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_1:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_1:RW:8:1:=0x00 SC_PHY_RX_CAL_START_1:WR:0:1:=0x00
	{	0x000004B4, 0x00000000}, // PHY_RX_CAL_DQ1_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_1:RW+:0:12:=0x0000
	{	0x000004B5, 0x00000000}, // PHY_RX_CAL_DQ3_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_1:RW+:0:12:=0x0000
	{	0x000004B6, 0x00000000}, // PHY_RX_CAL_DQ5_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_1:RW+:0:12:=0x0000
	{	0x000004B7, 0x00000000}, // PHY_RX_CAL_DQ7_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_1:RW+:0:12:=0x0000
	{	0x000004B8, 0x00000000}, // PHY_RX_CAL_DQS_1:RW+:16:12:=0x0000 PHY_RX_CAL_DM_1:RW+:0:12:=0x0000
	{	0x000004B9, 0x00000000}, // PHY_RX_CAL_OBS_1:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_1:RW+:0:12:=0x0000
	{	0x000004BA, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_1:RW+:0:11:=0x0280
	{	0x000004BB, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_1:RW+:0:11:=0x0280
	{	0x000004BC, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_1:RW+:0:11:=0x0280
	{	0x000004BD, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_1:RW+:0:11:=0x0280
	{	0x000004BE, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_1:RW+:0:11:=0x0280
	{	0x000004BF, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_1:RW+:0:10:=0x0000
	{	0x000004C0, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_1:RW+:0:10:=0x0000
	{	0x000004C1, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_1:RW+:0:10:=0x0000
	{	0x000004C2, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_1:RW+:0:10:=0x0000
	{	0x000004C3, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	{	0x000004C4, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	{	0x000004C5, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	{	0x000004C6, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	{	0x000004C7, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	{	0x000004C8, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	{	0x000004C9, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	{	0x000004CA, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	{	0x000004CB, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	{	0x000004CC, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
	{	0x000004CD, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_1:RW+:0:10:=0x01d0
	{	0x000004CE, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_1:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_1:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_1:RW+:0:1:=0x00
	{	0x000004CF, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_1:RW+:0:11:=0x0200
//	{	0x000004D0, 0x41315141}, // PHY_DQS_OE_TIMING_1:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_1:RW+:0:8:=0x41
	{	0x000004D0, 0x41415141}, // PHY_DQS_OE_TIMING_1:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_1:RW+:0:8:=0x41
//	{	0x000004D1, 0xC0013150}, // PHY_DQ_IE_TIMING_1:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_1:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_1:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_1:RW+:0:8:=0x50
	{	0x000004D1, 0xC0014150}, // PHY_DQ_IE_TIMING_1:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_1:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_1:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_1:RW+:0:8:=0x50
	{	0x000004D2, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
	{	0x000004D3, 0x0010000C}, // PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
	{	0x000004D4, 0x0C064208}, // PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
	{	0x000004D5, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_1:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_1:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_1:RW+:0:5:=0x18
	{	0x000004D6, 0x01000140}, // PHY_GTLVL_FINAL_STEP_1:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_1:RW+:0:10:=0x0140
	{	0x000004D7, 0x00000C20}, // PHY_RDLVL_DLY_STEP_1:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_1:RW+:0:8:=0x20
	{	0x000004D8, 0x00000000}, //
	{	0x000004D9, 0x00000000}, //
	{	0x000004DA, 0x00000000}, //
	{	0x000004DB, 0x00000000}, //
	{	0x000004DC, 0x00000000}, //
	{	0x000004DD, 0x00000000}, //
	{	0x000004DE, 0x00000000}, //
	{	0x000004DF, 0x00000000}, //
	{	0x000004E0, 0x00000000}, //
	{	0x000004E1, 0x00000000}, //
	{	0x000004E2, 0x00000000}, //
	{	0x000004E3, 0x00000000}, //
	{	0x000004E4, 0x00000000}, //
	{	0x000004E5, 0x00000000}, //
	{	0x000004E6, 0x00000000}, //
	{	0x000004E7, 0x00000000}, //
	{	0x000004E8, 0x00000000}, //
	{	0x000004E9, 0x00000000}, //
	{	0x000004EA, 0x00000000}, //
	{	0x000004EB, 0x00000000}, //
	{	0x000004EC, 0x00000000}, //
	{	0x000004ED, 0x00000000}, //
	{	0x000004EE, 0x00000000}, //
	{	0x000004EF, 0x00000000}, //
	{	0x000004F0, 0x00000000}, //
	{	0x000004F1, 0x00000000}, //
	{	0x000004F2, 0x00000000}, //
	{	0x000004F3, 0x00000000}, //
	{	0x000004F4, 0x00000000}, //
	{	0x000004F5, 0x00000000}, //
	{	0x000004F6, 0x00000000}, //
	{	0x000004F7, 0x00000000}, //
	{	0x000004F8, 0x00000000}, //
	{	0x000004F9, 0x00000000}, //
	{	0x000004FA, 0x00000000}, //
	{	0x000004FB, 0x00000000}, //
	{	0x000004FC, 0x00000000}, //
	{	0x000004FD, 0x00000000}, //
	{	0x000004FE, 0x00000000}, //
	{	0x000004FF, 0x00000000}, //
	{	0x00000500, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_2:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_2:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_2:RW:0:11:=0x04f0
	{	0x00000501, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_2:RW:0:5:=0x00
	{	0x00000502, 0x00000000}, // PHY_SW_WRDM_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_2:RW:0:5:=0x00
//	{	0x00000503, 0x00000100}, // PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
	{	0x00000503, 0x00000300}, // PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
//	{	0x00000504, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
	{	0x00000504, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
//	{	0x00000504, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
//	{	0x00000505, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
	{	0x00000505, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
//	{	0x00000505, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
	{	0x00000506, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_2:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_2:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_2:RW:8:2:=0x0f PHY_DBI_MODE_2:RW:0:1:=0x00
	{	0x00000507, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_2:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_2:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_2:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_2:RW:0:2:=0x00
	{	0x00000508, 0x00000133}, // PHY_LPBK_CONTROL_2:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_2:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_2:RW:0:10:=0x0133
	{	0x00000509, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_2:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_2:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x00c0
	{	0x0000050A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_2:RW:16:9:=0x00cc PHY_LPDDR_TYPE_2:RW:8:2:=0x02 PHY_LPDDR_2:RW:0:1:=0x01
	{	0x0000050B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_2:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_2:RW:0:9:=0x0066
	{	0x0000050C, 0x00000000}, // PHY_GATE_TRACKING_OBS_2:RD:0:32:=0x00000000
	{	0x0000050D, 0x00000000}, // PHY_LP4_PST_AMBLE_2:RW:0:1:=0x00
	{	0x0000050E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
	{	0x0000050F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_2:RW:0:32:=0x00000000
	{	0x00000510, 0x00000000}, // PHY_LP4_RDLVL_PATT10_2:RW:0:32:=0x00000000
	{	0x00000511, 0x00000000}, // PHY_LP4_RDLVL_PATT11_2:RW:0:32:=0x00000000
	{	0x00000512, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_2:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_2:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_2:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_2:RW:0:3:=0x00
	{	0x00000513, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_2:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_2:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_2:RW:0:4:=0x00
	{	0x00000514, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_2:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_2:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_2:RW:0:1:=0x00
	{	0x00000515, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_2:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_2:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_2:RW:0:6:=0x00
	{	0x00000516, 0x00000000}, // PHY_RDLVL_DATA_MASK_2:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_2:RW:0:2:=0x00
	{	0x00000517, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_2:RW:0:32:=0x32103210
	{	0x00000518, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_2:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_2:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_2:RW:0:6:=0x08
	{	0x00000519, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_2:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_2:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_2:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_2:RW:0:4:=0x0c
	{	0x0000051A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_2:RW:0:9:=0x0100
	{	0x0000051B, 0x55555555}, // PHY_USER_PATT0_2:RW:0:32:=0x55555555
	{	0x0000051C, 0xAAAAAAAA}, // PHY_USER_PATT1_2:RW:0:32:=0xAAAAAAAA
	{	0x0000051D, 0x55555555}, // PHY_USER_PATT2_2:RW:0:32:=0x55555555
	{	0x0000051E, 0xAAAAAAAA}, // PHY_USER_PATT3_2:RW:0:32:=0xAAAAAAAA
	{	0x0000051F, 0x00005555}, // PHY_USER_PATT4_2:RW:0:16:=0x5555
	{	0x00000520, 0x76543210}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210
	{	0x00000521, 0x00000001}, // PHY_FIFO_PTR_OBS_2:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_2:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_2:RW:0:1:=0x01
	{	0x00000522, 0x00000000}, // PHY_LPBK_RESULT_OBS_2:RD:0:32:=0x00000000
	{	0x00000523, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_2:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_2:RD:0:10:=0x0000
	{	0x00000524, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2:RD:0:8:=0x00
	{	0x00000525, 0x00000000}, // PHY_WR_SHIFT_OBS_2:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_2:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2:RD:0:7:=0x00
	{	0x00000526, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_2:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_2:RD:0:10:=0x0000
	{	0x00000527, 0x00000000}, // PHY_WRLVL_STATUS_OBS_2:RD:0:17:=0x000000
	{	0x00000528, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_2:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_2:RD:0:9:=0x0000
	{	0x00000529, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_2:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_2:RD:0:16:=0x0000
	{	0x0000052A, 0x00000000}, // PHY_GTLVL_STATUS_OBS_2:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_2:RD:0:14:=0x0000
	{	0x0000052B, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2:RD:0:10:=0x0000
	{	0x0000052C, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2:RD:0:2:=0x00
	{	0x0000052D, 0x00000000}, // PHY_RDLVL_STATUS_OBS_2:RD:0:32:=0x00000000
	{	0x0000052E, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_2:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_2:RD:0:11:=0x0000
	{	0x0000052F, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_2:RD:0:32:=0x00000000
	{	0x00000530, 0x00000000}, // PHY_DDL_MODE_2:RW:0:18:=0x000000
	{	0x00000531, 0x00000000}, // PHY_DDL_TEST_OBS_2:RD:0:32:=0x00000000
	{	0x00000532, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_2:RD:0:32:=0x00000000
	{	0x00000533, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_2:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_2:RW:8:1:=0x00 SC_PHY_RX_CAL_START_2:WR:0:1:=0x00
	{	0x00000534, 0x00000000}, // PHY_RX_CAL_DQ1_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_2:RW+:0:12:=0x0000
	{	0x00000535, 0x00000000}, // PHY_RX_CAL_DQ3_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_2:RW+:0:12:=0x0000
	{	0x00000536, 0x00000000}, // PHY_RX_CAL_DQ5_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_2:RW+:0:12:=0x0000
	{	0x00000537, 0x00000000}, // PHY_RX_CAL_DQ7_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_2:RW+:0:12:=0x0000
	{	0x00000538, 0x00000000}, // PHY_RX_CAL_DQS_2:RW+:16:12:=0x0000 PHY_RX_CAL_DM_2:RW+:0:12:=0x0000
	{	0x00000539, 0x00000000}, // PHY_RX_CAL_OBS_2:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_2:RW+:0:12:=0x0000
	{	0x0000053A, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_2:RW+:0:11:=0x0280
	{	0x0000053B, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_2:RW+:0:11:=0x0280
	{	0x0000053C, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_2:RW+:0:11:=0x0280
	{	0x0000053D, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_2:RW+:0:11:=0x0280
	{	0x0000053E, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_2:RW+:0:11:=0x0280
	{	0x0000053F, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_2:RW+:0:10:=0x0000
	{	0x00000540, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_2:RW+:0:10:=0x0000
	{	0x00000541, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_2:RW+:0:10:=0x0000
	{	0x00000542, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_2:RW+:0:10:=0x0000
	{	0x00000543, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	{	0x00000544, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	{	0x00000545, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	{	0x00000546, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	{	0x00000547, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	{	0x00000548, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	{	0x00000549, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	{	0x0000054A, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	{	0x0000054B, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	{	0x0000054C, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
	{	0x0000054D, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_2:RW+:0:10:=0x01d0
	{	0x0000054E, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_2:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_2:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_2:RW+:0:1:=0x00
	{	0x0000054F, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_2:RW+:0:11:=0x0200
//	{	0x00000550, 0x41315141}, // PHY_DQS_OE_TIMING_2:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_2:RW+:0:8:=0x41
	{	0x00000550, 0x41415141}, // PHY_DQS_OE_TIMING_2:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_2:RW+:0:8:=0x41
//	{	0x00000551, 0xC0013150}, // PHY_DQ_IE_TIMING_2:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_2:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_2:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_2:RW+:0:8:=0x50
	{	0x00000551, 0xC0014150}, // PHY_DQ_IE_TIMING_2:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_2:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_2:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_2:RW+:0:8:=0x50
	{	0x00000552, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
	{	0x00000553, 0x0010000C}, // PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
	{	0x00000554, 0x0C064208}, // PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
	{	0x00000555, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_2:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_2:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_2:RW+:0:5:=0x18
	{	0x00000556, 0x01000140}, // PHY_GTLVL_FINAL_STEP_2:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_2:RW+:0:10:=0x0140
	{	0x00000557, 0x00000C20}, // PHY_RDLVL_DLY_STEP_2:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_2:RW+:0:8:=0x20
	{	0x00000558, 0x00000000}, //
	{	0x00000559, 0x00000000}, //
	{	0x0000055A, 0x00000000}, //
	{	0x0000055B, 0x00000000}, //
	{	0x0000055C, 0x00000000}, //
	{	0x0000055D, 0x00000000}, //
	{	0x0000055E, 0x00000000}, //
	{	0x0000055F, 0x00000000}, //
	{	0x00000560, 0x00000000}, //
	{	0x00000561, 0x00000000}, //
	{	0x00000562, 0x00000000}, //
	{	0x00000563, 0x00000000}, //
	{	0x00000564, 0x00000000}, //
	{	0x00000565, 0x00000000}, //
	{	0x00000566, 0x00000000}, //
	{	0x00000567, 0x00000000}, //
	{	0x00000568, 0x00000000}, //
	{	0x00000569, 0x00000000}, //
	{	0x0000056A, 0x00000000}, //
	{	0x0000056B, 0x00000000}, //
	{	0x0000056C, 0x00000000}, //
	{	0x0000056D, 0x00000000}, //
	{	0x0000056E, 0x00000000}, //
	{	0x0000056F, 0x00000000}, //
	{	0x00000570, 0x00000000}, //
	{	0x00000571, 0x00000000}, //
	{	0x00000572, 0x00000000}, //
	{	0x00000573, 0x00000000}, //
	{	0x00000574, 0x00000000}, //
	{	0x00000575, 0x00000000}, //
	{	0x00000576, 0x00000000}, //
	{	0x00000577, 0x00000000}, //
	{	0x00000578, 0x00000000}, //
	{	0x00000579, 0x00000000}, //
	{	0x0000057A, 0x00000000}, //
	{	0x0000057B, 0x00000000}, //
	{	0x0000057C, 0x00000000}, //
	{	0x0000057D, 0x00000000}, //
	{	0x0000057E, 0x00000000}, //
	{	0x0000057F, 0x00000000}, //
	{	0x00000580, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_3:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_3:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_3:RW:0:11:=0x04f0
	{	0x00000581, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_3:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_3:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_3:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_3:RW:0:5:=0x00
	{	0x00000582, 0x00000000}, // PHY_SW_WRDM_SHIFT_3:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_3:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_3:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_3:RW:0:5:=0x00
//	{	0x00000583, 0x00000100}, // PHY_DQ_TSEL_ENABLE_3:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_3:RW:0:4:=0x00
	{	0x00000583, 0x00000300}, // PHY_DQ_TSEL_ENABLE_3:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_3:RW:0:4:=0x00
//	{	0x00000584, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
	{	0x00000584, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
//	{	0x00000584, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
//	{	0x00000585, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
	{	0x00000585, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
//	{	0x00000585, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
	{	0x00000586, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_3:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_3:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_3:RW:8:2:=0x0f PHY_DBI_MODE_3:RW:0:1:=0x00
	{	0x00000587, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_3:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_3:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_3:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_3:RW:0:2:=0x00
	{	0x00000588, 0x00000133}, // PHY_LPBK_CONTROL_3:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_3:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_3:RW:0:10:=0x0133
	{	0x00000589, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_3:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_3:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3:RW:0:10:=0x00c0
	{	0x0000058A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_3:RW:16:9:=0x00cc PHY_LPDDR_TYPE_3:RW:8:2:=0x02 PHY_LPDDR_3:RW:0:1:=0x01
	{	0x0000058B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_3:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_3:RW:0:9:=0x0066
	{	0x0000058C, 0x00000000}, // PHY_GATE_TRACKING_OBS_3:RD:0:32:=0x00000000
	{	0x0000058D, 0x00000000}, // PHY_LP4_PST_AMBLE_3:RW:0:1:=0x00
	{	0x0000058E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
	{	0x0000058F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_3:RW:0:32:=0x00000000
	{	0x00000590, 0x00000000}, // PHY_LP4_RDLVL_PATT10_3:RW:0:32:=0x00000000
	{	0x00000591, 0x00000000}, // PHY_LP4_RDLVL_PATT11_3:RW:0:32:=0x00000000
	{	0x00000592, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_3:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_3:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_3:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_3:RW:0:3:=0x00
	{	0x00000593, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_3:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_3:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_3:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_3:RW:0:4:=0x00
	{	0x00000594, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_3:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_3:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_3:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_3:RW:0:1:=0x00
	{	0x00000595, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_3:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_3:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_3:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_3:RW:0:6:=0x00
	{	0x00000596, 0x00000000}, // PHY_RDLVL_DATA_MASK_3:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_3:RW:0:2:=0x00
	{	0x00000597, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_3:RW:0:32:=0x32103210
	{	0x00000598, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_3:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_3:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_3:RW:0:6:=0x08
	{	0x00000599, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_3:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_3:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_3:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_3:RW:0:4:=0x0c
	{	0x0000059A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_3:RW:0:9:=0x0100
	{	0x0000059B, 0x55555555}, // PHY_USER_PATT0_3:RW:0:32:=0x55555555
	{	0x0000059C, 0xAAAAAAAA}, // PHY_USER_PATT1_3:RW:0:32:=0xAAAAAAAA
	{	0x0000059D, 0x55555555}, // PHY_USER_PATT2_3:RW:0:32:=0x55555555
	{	0x0000059E, 0xAAAAAAAA}, // PHY_USER_PATT3_3:RW:0:32:=0xAAAAAAAA
	{	0x0000059F, 0x00005555}, // PHY_USER_PATT4_3:RW:0:16:=0x5555
	{	0x000005A0, 0x76543210}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210
	{	0x000005A1, 0x00000000}, // PHY_FIFO_PTR_OBS_3:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_3:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_3:RW:0:1:=0x00
	{	0x000005A2, 0x00000000}, // PHY_LPBK_RESULT_OBS_3:RD:0:32:=0x00000000
	{	0x000005A3, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_3:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_3:RD:0:10:=0x0000
	{	0x000005A4, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3:RD:0:8:=0x00
	{	0x000005A5, 0x00000000}, // PHY_WR_SHIFT_OBS_3:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_3:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3:RD:0:7:=0x00
	{	0x000005A6, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_3:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_3:RD:0:10:=0x0000
	{	0x000005A7, 0x00000000}, // PHY_WRLVL_STATUS_OBS_3:RD:0:17:=0x000000
	{	0x000005A8, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_3:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_3:RD:0:9:=0x0000
	{	0x000005A9, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_3:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_3:RD:0:16:=0x0000
	{	0x000005AA, 0x00000000}, // PHY_GTLVL_STATUS_OBS_3:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_3:RD:0:14:=0x0000
	{	0x000005AB, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3:RD:0:10:=0x0000
	{	0x000005AC, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3:RD:0:2:=0x00
	{	0x000005AD, 0x00000000}, // PHY_RDLVL_STATUS_OBS_3:RD:0:32:=0x00000000
	{	0x000005AE, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_3:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_3:RD:0:11:=0x0000
	{	0x000005AF, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_3:RD:0:32:=0x00000000
	{	0x000005B0, 0x00000000}, // PHY_DDL_MODE_3:RW:0:18:=0x000000
	{	0x000005B1, 0x00000000}, // PHY_DDL_TEST_OBS_3:RD:0:32:=0x00000000
	{	0x000005B2, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_3:RD:0:32:=0x00000000
	{	0x000005B3, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_3:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_3:RW:8:1:=0x00 SC_PHY_RX_CAL_START_3:WR:0:1:=0x00
	{	0x000005B4, 0x00000000}, // PHY_RX_CAL_DQ1_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_3:RW+:0:12:=0x0000
	{	0x000005B5, 0x00000000}, // PHY_RX_CAL_DQ3_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_3:RW+:0:12:=0x0000
	{	0x000005B6, 0x00000000}, // PHY_RX_CAL_DQ5_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_3:RW+:0:12:=0x0000
	{	0x000005B7, 0x00000000}, // PHY_RX_CAL_DQ7_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_3:RW+:0:12:=0x0000
	{	0x000005B8, 0x00000000}, // PHY_RX_CAL_DQS_3:RW+:16:12:=0x0000 PHY_RX_CAL_DM_3:RW+:0:12:=0x0000
	{	0x000005B9, 0x00000000}, // PHY_RX_CAL_OBS_3:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_3:RW+:0:12:=0x0000

	{	0x000005BA, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_3:RW+:0:11:=0x0280
	{	0x000005BB, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_3:RW+:0:11:=0x0280
	{	0x000005BC, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_3:RW+:0:11:=0x0280
	{	0x000005BD, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_3:RW+:0:11:=0x0280
	{	0x000005BE, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_3:RW+:0:11:=0x0280

	{	0x000005BF, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_3:RW+:0:10:=0x0000
	{	0x000005C0, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_3:RW+:0:10:=0x0000
	{	0x000005C1, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_3:RW+:0:10:=0x0000
	{	0x000005C2, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_3:RW+:0:10:=0x0000
	{	0x000005C3, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	{	0x000005C4, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	{	0x000005C5, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	{	0x000005C6, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	{	0x000005C7, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	{	0x000005C8, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	{	0x000005C9, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	{	0x000005CA, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	{	0x000005CB, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	{	0x000005CC, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
	{	0x000005CD, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_3:RW+:0:10:=0x01d0
	{	0x000005CE, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_3:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_3:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_3:RW+:0:1:=0x00
	{	0x000005CF, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_3:RW+:0:11:=0x0200
//	{	0x000005D0, 0x41315141}, // PHY_DQS_OE_TIMING_3:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_3:RW+:0:8:=0x41
	{	0x000005D0, 0x41415141}, // PHY_DQS_OE_TIMING_3:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_3:RW+:0:8:=0x41
//	{	0x000005D1, 0xC0013150}, // PHY_DQ_IE_TIMING_3:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_3:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_3:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_3:RW+:0:8:=0x50
	{	0x000005D1, 0xC0014150}, // PHY_DQ_IE_TIMING_3:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_3:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_3:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_3:RW+:0:8:=0x50
	{	0x000005D2, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
	{	0x000005D3, 0x0010000C}, // PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
	{	0x000005D4, 0x0C064208}, // PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
	{	0x000005D5, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_3:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_3:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_3:RW+:0:5:=0x18
	{	0x000005D6, 0x01000140}, // PHY_GTLVL_FINAL_STEP_3:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_3:RW+:0:10:=0x0140
	{	0x000005D7, 0x00000C20}, // PHY_RDLVL_DLY_STEP_3:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_3:RW+:0:8:=0x20
	{	0x000005D8, 0x00000000}, //
	{	0x000005D9, 0x00000000}, //
	{	0x000005DA, 0x00000000}, //
	{	0x000005DB, 0x00000000}, //
	{	0x000005DC, 0x00000000}, //
	{	0x000005DD, 0x00000000}, //
	{	0x000005DE, 0x00000000}, //
	{	0x000005DF, 0x00000000}, //
	{	0x000005E0, 0x00000000}, //
	{	0x000005E1, 0x00000000}, //
	{	0x000005E2, 0x00000000}, //
	{	0x000005E3, 0x00000000}, //
	{	0x000005E4, 0x00000000}, //
	{	0x000005E5, 0x00000000}, //
	{	0x000005E6, 0x00000000}, //
	{	0x000005E7, 0x00000000}, //
	{	0x000005E8, 0x00000000}, //
	{	0x000005E9, 0x00000000}, //
	{	0x000005EA, 0x00000000}, //
	{	0x000005EB, 0x00000000}, //
	{	0x000005EC, 0x00000000}, //
	{	0x000005ED, 0x00000000}, //
	{	0x000005EE, 0x00000000}, //
	{	0x000005EF, 0x00000000}, //
	{	0x000005F0, 0x00000000}, //
	{	0x000005F1, 0x00000000}, //
	{	0x000005F2, 0x00000000}, //
	{	0x000005F3, 0x00000000}, //
	{	0x000005F4, 0x00000000}, //
	{	0x000005F5, 0x00000000}, //
	{	0x000005F6, 0x00000000}, //
	{	0x000005F7, 0x00000000}, //
	{	0x000005F8, 0x00000000}, //
	{	0x000005F9, 0x00000000}, //
	{	0x000005FA, 0x00000000}, //
	{	0x000005FB, 0x00000000}, //
	{	0x000005FC, 0x00000000}, //
	{	0x000005FD, 0x00000000}, //
	{	0x000005FE, 0x00000000}, //
	{	0x000005FF, 0x00000000}, //
	{	0x00000600, 0x00000000}, // PHY_ADR3_SW_WRADDR_SHIFT_0:RW+:24:5:=0x00 PHY_ADR2_SW_WRADDR_SHIFT_0:RW+:16:5:=0x00 PHY_ADR1_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR0_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
	{	0x00000601, 0x00000000}, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR4_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
	{	0x00000602, 0x00000000}, // SC_PHY_ADR_MANUAL_CLEAR_0:WR:8:3:=0x00 PHY_ADR_CLK_BYPASS_OVERRIDE_0:RW:0:1:=0x00
	{	0x00000603, 0x00000000}, // PHY_ADR_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
	{	0x00000604, 0x00000000}, // PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0:RW:24:3:=0x00 PHY_ADR_MASTER_DLY_LOCK_OBS_0:RD:8:10:=0x0000 PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0:RW:0:3:=0x00
	{	0x00000605, 0x00000000}, // PHY_ADR_LPBK_CONTROL_0:RW:24:6:=0x00 PHY_ADR_TSEL_ENABLE_0:RW:16:1:=0x00 SC_PHY_ADR_SNAP_OBS_REGS_0:WR:8:1:=0x00 PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0:RW:0:3:=0x00
	{	0x00000606, 0x00000002}, // PHY_ADR_IE_MODE_0:RW:16:1:=0x00 PHY_ADR_WRADDR_SHIFT_OBS_0:RD:8:3:=0x00 PHY_ADR_TYPE_0:RW:0:2:=0x02
	{	0x00000607, 0x00000000}, // PHY_ADR_DDL_MODE_0:RW:0:15:=0x0000
	{	0x00000608, 0x00000000}, // PHY_ADR_DDL_TEST_OBS_0:RD:0:32:=0x00000000
	{	0x00000609, 0x00000000}, // PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
	{	0x0000060A, 0x00400320}, // PHY_ADR_CALVL_COARSE_DLY_0:RW:16:11:=0x0040 PHY_ADR_CALVL_START_0:RW:0:11:=0x0320
	{	0x0000060B, 0x00000040}, // PHY_ADR_CALVL_QTR_0:RW:0:11:=0x0040
	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98
	{	0x0000060D, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000
	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98
	{	0x0000060F, 0x01000000}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000
	{	0x00000610, 0x00020010}, // PHY_ADR_CALVL_RESP_WAIT_CNT_0:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_0:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_0:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_0:RW:0:5:=0x10
	{	0x00000611, 0x00000000}, // PHY_ADR_CALVL_OBS_SELECT_0:RW:24:3:=0x00 SC_PHY_ADR_CALVL_ERROR_CLR_0:WR:16:1:=0x00 SC_PHY_ADR_CALVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_ADR_CALVL_DEBUG_MODE_0:RW:0:1:=0x00
	{	0x00000612, 0x00000000}, // PHY_ADR_CALVL_OBS0_0:RD:0:32:=0x00000000
	{	0x00000613, 0x00000000}, // PHY_ADR_CALVL_OBS1_0:RD:0:32:=0x00000000
	{	0x00000614, 0x00002A01}, // PHY_ADR_CALVL_FG_0_0:RW:8:20:=0x00002A PHY_ADR_CALVL_RESULT_0:RW:0:1:=0x01
	{	0x00000615, 0x00000015}, // PHY_ADR_CALVL_BG_0_0:RW:0:20:=0x000015
	{	0x00000616, 0x00000015}, // PHY_ADR_CALVL_FG_1_0:RW:0:20:=0x000015
	{	0x00000617, 0x0000002A}, // PHY_ADR_CALVL_BG_1_0:RW:0:20:=0x00002a
	{	0x00000618, 0x00000033}, // PHY_ADR_CALVL_FG_2_0:RW:0:20:=0x000033
	{	0x00000619, 0x0000000C}, // PHY_ADR_CALVL_BG_2_0:RW:0:20:=0x00000c
	{	0x0000061A, 0x0000000C}, // PHY_ADR_CALVL_FG_3_0:RW:0:20:=0x00000c
	{	0x0000061B, 0x00000033}, // PHY_ADR_CALVL_BG_3_0:RW:0:20:=0x000033
	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210
	{	0x0000061D, 0x003F0000}, // PHY_ADR_SEG_MASK_0:RW:24:6:=0x00 PHY_ADR_BIT_MASK_0:RW:16:6:=0x3f PHY_ADR_LP4_BOOT_SLV_DELAY_0:RW:0:10:=0x0000
	{	0x0000061E, 0x0000003F}, // PHY_ADR_CALVL_TRAIN_MASK_0:RW:0:6:=0x3f
//	{	0x0000061F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55
//	{	0x00000620, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
//	{	0x00000621, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
//	{	0x00000622, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
	{	0x0000061F, 0x0002c06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55
	{	0x00000620, 0x02c002c0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
	{	0x00000621, 0x02c002c0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
	{	0x00000622, 0x000002c0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
	{	0x00000623, 0x42080010}, // PHY_ADR_MASTER_DELAY_WAIT_0:RW+:24:8:=0x42 PHY_ADR_MASTER_DELAY_STEP_0:RW+:16:6:=0x08 PHY_ADR_MASTER_DELAY_START_0:RW+:0:10:=0x0010
	{	0x00000624, 0x00000003}, // PHY_ADR_CALVL_DLY_STEP_0:RW+:0:4:=0x03
	{	0x00000625, 0x00000000}, //
	{	0x00000626, 0x00000000}, //
	{	0x00000627, 0x00000000}, //
	{	0x00000628, 0x00000000}, //
	{	0x00000629, 0x00000000}, //
	{	0x0000062A, 0x00000000}, //
	{	0x0000062B, 0x00000000}, //
	{	0x0000062C, 0x00000000}, //
	{	0x0000062D, 0x00000000}, //
	{	0x0000062E, 0x00000000}, //
	{	0x0000062F, 0x00000000}, //
	{	0x00000630, 0x00000000}, //
	{	0x00000631, 0x00000000}, //
	{	0x00000632, 0x00000000}, //
	{	0x00000633, 0x00000000}, //
	{	0x00000634, 0x00000000}, //
	{	0x00000635, 0x00000000}, //
	{	0x00000636, 0x00000000}, //
	{	0x00000637, 0x00000000}, //
	{	0x00000638, 0x00000000}, //
	{	0x00000639, 0x00000000}, //
	{	0x0000063A, 0x00000000}, //
	{	0x0000063B, 0x00000000}, //
	{	0x0000063C, 0x00000000}, //
	{	0x0000063D, 0x00000000}, //
	{	0x0000063E, 0x00000000}, //
	{	0x0000063F, 0x00000000}, //
	{	0x00000640, 0x00000000}, //
	{	0x00000641, 0x00000000}, //
	{	0x00000642, 0x00000000}, //
	{	0x00000643, 0x00000000}, //
	{	0x00000644, 0x00000000}, //
	{	0x00000645, 0x00000000}, //
	{	0x00000646, 0x00000000}, //
	{	0x00000647, 0x00000000}, //
	{	0x00000648, 0x00000000}, //
	{	0x00000649, 0x00000000}, //
	{	0x0000064A, 0x00000000}, //
	{	0x0000064B, 0x00000000}, //
	{	0x0000064C, 0x00000000}, //
	{	0x0000064D, 0x00000000}, //
	{	0x0000064E, 0x00000000}, //
	{	0x0000064F, 0x00000000}, //
	{	0x00000650, 0x00000000}, //
	{	0x00000651, 0x00000000}, //
	{	0x00000652, 0x00000000}, //
	{	0x00000653, 0x00000000}, //
	{	0x00000654, 0x00000000}, //
	{	0x00000655, 0x00000000}, //
	{	0x00000656, 0x00000000}, //
	{	0x00000657, 0x00000000}, //
	{	0x00000658, 0x00000000}, //
	{	0x00000659, 0x00000000}, //
	{	0x0000065A, 0x00000000}, //
	{	0x0000065B, 0x00000000}, //
	{	0x0000065C, 0x00000000}, //
	{	0x0000065D, 0x00000000}, //
	{	0x0000065E, 0x00000000}, //
	{	0x0000065F, 0x00000000}, //
	{	0x00000660, 0x00000000}, //
	{	0x00000661, 0x00000000}, //
	{	0x00000662, 0x00000000}, //
	{	0x00000663, 0x00000000}, //
	{	0x00000664, 0x00000000}, //
	{	0x00000665, 0x00000000}, //
	{	0x00000666, 0x00000000}, //
	{	0x00000667, 0x00000000}, //
	{	0x00000668, 0x00000000}, //
	{	0x00000669, 0x00000000}, //
	{	0x0000066A, 0x00000000}, //
	{	0x0000066B, 0x00000000}, //
	{	0x0000066C, 0x00000000}, //
	{	0x0000066D, 0x00000000}, //
	{	0x0000066E, 0x00000000}, //
	{	0x0000066F, 0x00000000}, //
	{	0x00000670, 0x00000000}, //
	{	0x00000671, 0x00000000}, //
	{	0x00000672, 0x00000000}, //
	{	0x00000673, 0x00000000}, //
	{	0x00000674, 0x00000000}, //
	{	0x00000675, 0x00000000}, //
	{	0x00000676, 0x00000000}, //
	{	0x00000677, 0x00000000}, //
	{	0x00000678, 0x00000000}, //
	{	0x00000679, 0x00000000}, //
	{	0x0000067A, 0x00000000}, //
	{	0x0000067B, 0x00000000}, //
	{	0x0000067C, 0x00000000}, //
	{	0x0000067D, 0x00000000}, //
	{	0x0000067E, 0x00000000}, //
	{	0x0000067F, 0x00000000}, //
	{	0x00000680, 0x04040404}, // PHY_ADR3_SW_WRADDR_SHIFT_1:RW+:24:5:=0x04 PHY_ADR2_SW_WRADDR_SHIFT_1:RW+:16:5:=0x04 PHY_ADR1_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR0_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
	{	0x00000681, 0x00000404}, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR4_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
	{	0x00000682, 0x00000000}, // SC_PHY_ADR_MANUAL_CLEAR_1:WR:8:3:=0x00 PHY_ADR_CLK_BYPASS_OVERRIDE_1:RW:0:1:=0x00
	{	0x00000683, 0x00000000}, // PHY_ADR_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
	{	0x00000684, 0x00000000}, // PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1:RW:24:3:=0x00 PHY_ADR_MASTER_DLY_LOCK_OBS_1:RD:8:10:=0x0000 PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1:RW:0:3:=0x00
	{	0x00000685, 0x00000000}, // PHY_ADR_LPBK_CONTROL_1:RW:24:6:=0x00 PHY_ADR_TSEL_ENABLE_1:RW:16:1:=0x00 SC_PHY_ADR_SNAP_OBS_REGS_1:WR:8:1:=0x00 PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1:RW:0:3:=0x00
	{	0x00000686, 0x00000002}, // PHY_ADR_IE_MODE_1:RW:16:1:=0x00 PHY_ADR_WRADDR_SHIFT_OBS_1:RD:8:3:=0x00 PHY_ADR_TYPE_1:RW:0:2:=0x02
	{	0x00000687, 0x00000000}, // PHY_ADR_DDL_MODE_1:RW:0:15:=0x0000
	{	0x00000688, 0x00000000}, // PHY_ADR_DDL_TEST_OBS_1:RD:0:32:=0x00000000
	{	0x00000689, 0x00000000}, // PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
	{	0x0000068A, 0x00400320}, // PHY_ADR_CALVL_COARSE_DLY_1:RW:16:11:=0x0040 PHY_ADR_CALVL_START_1:RW:0:11:=0x0320
	{	0x0000068B, 0x00000040}, // PHY_ADR_CALVL_QTR_1:RW:0:11:=0x0040
	{	0x0000068C, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE0_0_1:RW:0:24:=0x000000
	{	0x0000068D, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE1_0_1:RW:0:24:=0x000000
	{	0x0000068E, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE0_1_1:RW:0:24:=0x000000
	{	0x0000068F, 0x01000000}, // PHY_ADR_CALVL_DEVICE_MAP_1:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_1:RW:0:24:=0x000000
	{	0x00000690, 0x00020010}, // PHY_ADR_CALVL_RESP_WAIT_CNT_1:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_1:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_1:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_1:RW:0:5:=0x10
	{	0x00000691, 0x00000000}, // PHY_ADR_CALVL_OBS_SELECT_1:RW:24:3:=0x00 SC_PHY_ADR_CALVL_ERROR_CLR_1:WR:16:1:=0x00 SC_PHY_ADR_CALVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_ADR_CALVL_DEBUG_MODE_1:RW:0:1:=0x00
	{	0x00000692, 0x00000000}, // PHY_ADR_CALVL_OBS0_1:RD:0:32:=0x00000000
	{	0x00000693, 0x00000000}, // PHY_ADR_CALVL_OBS1_1:RD:0:32:=0x00000000
	{	0x00000694, 0x00002A01}, // PHY_ADR_CALVL_FG_0_1:RW:8:20:=0x00002A PHY_ADR_CALVL_RESULT_1:RW:0:1:=0x01
	{	0x00000695, 0x00000015}, // PHY_ADR_CALVL_BG_0_1:RW:0:20:=0x000015
	{	0x00000696, 0x00000015}, // PHY_ADR_CALVL_FG_1_1:RW:0:20:=0x000015
	{	0x00000697, 0x0000002A}, // PHY_ADR_CALVL_BG_1_1:RW:0:20:=0x00002a
	{	0x00000698, 0x00000033}, // PHY_ADR_CALVL_FG_2_1:RW:0:20:=0x000033
	{	0x00000699, 0x0000000C}, // PHY_ADR_CALVL_BG_2_1:RW:0:20:=0x00000c
	{	0x0000069A, 0x0000000C}, // PHY_ADR_CALVL_FG_3_1:RW:0:20:=0x00000c
	{	0x0000069B, 0x00000033}, // PHY_ADR_CALVL_BG_3_1:RW:0:20:=0x000033
	{	0x0000069C, 0x00000000}, // PHY_ADR_ADDR_SEL_1:RW:0:24:=0x000000
	{	0x0000069D, 0x00000000}, // PHY_ADR_SEG_MASK_1:RW:24:6:=0x00 PHY_ADR_BIT_MASK_1:RW:16:6:=0x00 PHY_ADR_LP4_BOOT_SLV_DELAY_1:RW:0:10:=0x0000
	{	0x0000069E, 0x00000000}, // PHY_ADR_CALVL_TRAIN_MASK_1:RW:0:6:=0x00
//	{	0x0000069F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_1:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_1:RW+:0:8:=0x55
//	{	0x000006A0, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
//	{	0x000006A1, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
//	{	0x000006A2, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_1:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
	{	0x0000069F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_1:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_1:RW+:0:8:=0x55
	{	0x000006A0, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
	{	0x000006A1, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
	{	0x000006A2, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_1:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
	{	0x000006A3, 0x42080010}, // PHY_ADR_MASTER_DELAY_WAIT_1:RW+:24:8:=0x42 PHY_ADR_MASTER_DELAY_STEP_1:RW+:16:6:=0x08 PHY_ADR_MASTER_DELAY_START_1:RW+:0:10:=0x0010
	{	0x000006A4, 0x00000003}, // PHY_ADR_CALVL_DLY_STEP_1:RW+:0:4:=0x03
	{	0x000006A5, 0x00000000}, //
	{	0x000006A6, 0x00000000}, //
	{	0x000006A7, 0x00000000}, //
	{	0x000006A8, 0x00000000}, //
	{	0x000006A9, 0x00000000}, //
	{	0x000006AA, 0x00000000}, //
	{	0x000006AB, 0x00000000}, //
	{	0x000006AC, 0x00000000}, //
	{	0x000006AD, 0x00000000}, //
	{	0x000006AE, 0x00000000}, //
	{	0x000006AF, 0x00000000}, //
	{	0x000006B0, 0x00000000}, //
	{	0x000006B1, 0x00000000}, //
	{	0x000006B2, 0x00000000}, //
	{	0x000006B3, 0x00000000}, //
	{	0x000006B4, 0x00000000}, //
	{	0x000006B5, 0x00000000}, //
	{	0x000006B6, 0x00000000}, //
	{	0x000006B7, 0x00000000}, //
	{	0x000006B8, 0x00000000}, //
	{	0x000006B9, 0x00000000}, //
	{	0x000006BA, 0x00000000}, //
	{	0x000006BB, 0x00000000}, //
	{	0x000006BC, 0x00000000}, //
	{	0x000006BD, 0x00000000}, //
	{	0x000006BE, 0x00000000}, //
	{	0x000006BF, 0x00000000}, //
	{	0x000006C0, 0x00000000}, //
	{	0x000006C1, 0x00000000}, //
	{	0x000006C2, 0x00000000}, //
	{	0x000006C3, 0x00000000}, //
	{	0x000006C4, 0x00000000}, //
	{	0x000006C5, 0x00000000}, //
	{	0x000006C6, 0x00000000}, //
	{	0x000006C7, 0x00000000}, //
	{	0x000006C8, 0x00000000}, //
	{	0x000006C9, 0x00000000}, //
	{	0x000006CA, 0x00000000}, //
	{	0x000006CB, 0x00000000}, //
	{	0x000006CC, 0x00000000}, //
	{	0x000006CD, 0x00000000}, //
	{	0x000006CE, 0x00000000}, //
	{	0x000006CF, 0x00000000}, //
	{	0x000006D0, 0x00000000}, //
	{	0x000006D1, 0x00000000}, //
	{	0x000006D2, 0x00000000}, //
	{	0x000006D3, 0x00000000}, //
	{	0x000006D4, 0x00000000}, //
	{	0x000006D5, 0x00000000}, //
	{	0x000006D6, 0x00000000}, //
	{	0x000006D7, 0x00000000}, //
	{	0x000006D8, 0x00000000}, //
	{	0x000006D9, 0x00000000}, //
	{	0x000006DA, 0x00000000}, //
	{	0x000006DB, 0x00000000}, //
	{	0x000006DC, 0x00000000}, //
	{	0x000006DD, 0x00000000}, //
	{	0x000006DE, 0x00000000}, //
	{	0x000006DF, 0x00000000}, //
	{	0x000006E0, 0x00000000}, //
	{	0x000006E1, 0x00000000}, //
	{	0x000006E2, 0x00000000}, //
	{	0x000006E3, 0x00000000}, //
	{	0x000006E4, 0x00000000}, //
	{	0x000006E5, 0x00000000}, //
	{	0x000006E6, 0x00000000}, //
	{	0x000006E7, 0x00000000}, //
	{	0x000006E8, 0x00000000}, //
	{	0x000006E9, 0x00000000}, //
	{	0x000006EA, 0x00000000}, //
	{	0x000006EB, 0x00000000}, //
	{	0x000006EC, 0x00000000}, //
	{	0x000006ED, 0x00000000}, //
	{	0x000006EE, 0x00000000}, //
	{	0x000006EF, 0x00000000}, //
	{	0x000006F0, 0x00000000}, //
	{	0x000006F1, 0x00000000}, //
	{	0x000006F2, 0x00000000}, //
	{	0x000006F3, 0x00000000}, //
	{	0x000006F4, 0x00000000}, //
	{	0x000006F5, 0x00000000}, //
	{	0x000006F6, 0x00000000}, //
	{	0x000006F7, 0x00000000}, //
	{	0x000006F8, 0x00000000}, //
	{	0x000006F9, 0x00000000}, //
	{	0x000006FA, 0x00000000}, //
	{	0x000006FB, 0x00000000}, //
	{	0x000006FC, 0x00000000}, //
	{	0x000006FD, 0x00000000}, //
	{	0x000006FE, 0x00000000}, //
	{	0x000006FF, 0x00000000}, //
	{	0x00000700, 0x00000001}, // PHY_SW_GRP_SHIFT_1:RW+:24:5:=0x00 PHY_SW_GRP_SHIFT_0:RW+:16:5:=0x00 PHY_FREQ_SEL_INDEX:RW:8:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW_D:0:1:=0x01
	{	0x00000701, 0x00000000}, // PHY_GRP_BYPASS_SLAVE_DELAY:RW:16:11:=0x0000 PHY_SW_GRP_SHIFT_3:RW+:8:5:=0x00 PHY_SW_GRP_SHIFT_2:RW+:0:5:=0x00
	{	0x00000702, 0x00000005}, // PHY_LP4_BOOT_DISABLE:RW:24:1:=0x01 SC_PHY_MANUAL_UPDATE:WR:16:1:=0x00 PHY_GRP_BYPASS_OVERRIDE:RW:8:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:0:5:=0x05
//	{	0x00000702, 0x01000005}, // PHY_LP4_BOOT_DISABLE:RW:24:1:=0x01 SC_PHY_MANUAL_UPDATE:WR:16:1:=0x00 PHY_GRP_BYPASS_OVERRIDE:RW:8:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:0:5:=0x05
//	{	0x00000703, 0x04003100}, // PHY_CSLVL_START:RW:16:11:=0x0400 PHY_CSLVL_CS_MAP:RW:8:4:=0x31 PHY_CSLVL_ENABLE:RW:0:1:=0x01
	{	0x00000703, 0x04000300}, // PHY_CSLVL_START:RW:16:11:=0x0400 PHY_CSLVL_CS_MAP:RW:8:4:=0x31 PHY_CSLVL_ENABLE:RW:0:1:=0x01
	{	0x00000704, 0x00020040}, // PHY_CSLVL_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_QTR:RW:0:11:=0x0040
	{	0x00000705, 0x00020055}, // PHY_CSLVL_DEBUG_MODE:RW:24:1:=0x00 PHY_CSLVL_COARSE_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_COARSE_DLY:RW:0:11:=0x0055
	{	0x00000706, 0x00000000}, // SC_PHY_CSLVL_ERROR_CLR:WR:8:1:=0x00 SC_PHY_CSLVL_DEBUG_CONT:WR:0:1:=0x00
	{	0x00000707, 0x00000000}, // PHY_CSLVL_OBS0:RD:0:32:=0x00000000
	{	0x00000708, 0x00000000}, // PHY_CSLVL_OBS1:RD:0:32:=0x00000000
	{	0x00000709, 0x00000050}, // PHY_GRP_SHIFT_OBS_SELECT:RW:24:5:=0x00 PHY_GRP_SLV_DLY_ENC_OBS_SELECT:RW:8:10:=0x0000 PHY_CALVL_CS_MAP:RW:0:8:=0x50
	{	0x0000070A, 0x00000000}, // PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE:RW:24:3:=0x00 PHY_GRP_SHIFT_OBS:RD:16:3:=0x00 PHY_GRP_SLV_DLY_ENC_OBS:RD:0:10:=0x0000
	{	0x0000070B, 0x01010100}, // PHY_LP4_ACTIVE:RW:24:1:=0x01 PHY_ADRCTL_LPDDR:RW:16:1:=0x01 PHY_DFI_PHYUPD_TYPE:RW:8:2:=0x01 PHY_ADRCTL_SNAP_OBS_REGS:WR:0:1:=0x00
	{	0x0000070C, 0x00000000}, // PHY_CONTINUOUS_CLK_CAL_UPDATE:RW:24:1:=0x00 PHY_UPDATE_CLK_CAL_VALUES:RW:16:1:=0x00 PHY_CALVL_RESULT_MASK:RW:8:2:=0x00 PHY_LPDDR3_CS:RW_D:0:1:=0x00
	{	0x0000070D, 0x00001102}, // PHY_PLL_CTRL:RW+:0:13:=0x1102
	{	0x0000070E, 0x00000000}, // PHY_PLL_BYPASS:RW+:0:5:=0x00
	{	0x0000070F, 0x000F1900}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x00
//	{	0x0000070F, 0x000F1901}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x01
	{	0x00000710, 0x0F190F19}, // PHY_PAD_VREF_CTRL_DQ_2:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW+:0:14:=0x0100
	{	0x00000711, 0x0F190F19}, // PHY_PAD_VREF_CTRL_AC:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_3:RW+:0:14:=0x0100
//	{	0x00000712, 0x00030003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03
//	{	0x00000713, 0x03000300}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300
//	{	0x00000714, 0x00000300}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300
	{	0x00000712, 0x0002c003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03
	{	0x00000713, 0x02c002c0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300
	{	0x00000714, 0x000002c0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300
	{	0x00000715, 0x00001102}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02
//	{	0x00000715, 0x00001b02}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02
//NG	0x00000715, 0x00001b02, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02	
//	{	0x00000715, 0x00001302}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02	
	{	0x00000716, 0x000000FF}, // PHY_PLL_OBS_0:RD:8:16:=0x0000 PHY_PLL_WAIT:RW:0:8:=0x64
	{	0x00000717, 0x00000000}, // PHY_PLL_OBS_2:RD:16:16:=0x0000 PHY_PLL_OBS_1:RD:0:16:=0x0000
	{	0x00000718, 0x00000000}, // PHY_PLL_OBS_4:RD:16:16:=0x0000 PHY_PLL_OBS_3:RD:0:16:=0x0000
//	{	0x00000719, 0x00010503}, // PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
	{	0x00000719, 0x00000503}, // PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
	{	0x0000071A, 0x027F6E00}, // PHY_PAD_FDBK_DRIVE:RW+:8:18:=0x000411 PHY_TDFI_PHY_WRDELAY:RW:0:1:=0x00
	{	0x0000071B, 0x047F027F}, // PHY_PAD_DQS_DRIVE:RW+:16:12:=0x0040 PHY_PAD_DATA_DRIVE:RW+:0:10:=0x0040
	{	0x0000071C, 0x00027F6E}, // PHY_PAD_ADDR_DRIVE:RW+:0:18:=0x000411 // LPDDR4_EN bit 14 is it needed?
	{	0x0000071D, 0x00047F6E}, // PHY_PAD_CLK_DRIVE:RW+:0:20:=0x000411
	{	0x0000071E, 0x00030F68}, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 //PVTP = 0x28, PVTN=0x3d, PVTr=0x10
	{	0x0000071F, 0x00010F68}, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
	{	0x00000720, 0x00010F68}, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
	{	0x00000721, 0x00010F68}, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
	{	0x00000722, 0x00010F68}, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
	{	0x00000723, 0x00027F6E}, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
	{	0x00000724, 0x00010F68}, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
	{	0x00000725, 0x00027F6E}, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
	{	0x00000726, 0x00010F68}, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
	{	0x00000727, 0x00027F6E}, // PHY_PAD_CS_DRIVE:RW+:0:18:=0x000411
	{	0x00000728, 0x00010F68}, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
	{	0x00000729, 0x00000000}, // PHY_ADRCTL_RX_CAL:RW:0:25:=0x00000000
	{	0x0000072A, 0x00000000}, // PHY_ADRCTL_LP3_RX_CAL:RW:0:25:=0x00000000
	{	0x0000072B, 0x00000000}, // PHY_TST_CLK_PAD_CTRL:RW:0:32:=0x00000000
	{	0x0000072C, 0x65000000}, // PHY_CAL_MODE_0:RW:24:8:=0x64 PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000
	{	0x0000072D, 0x00000000}, // PHY_CAL_START_0:WR:8:1:=0x00 PHY_CAL_CLEAR_0:WR:0:1:=0x00
	{	0x0000072E, 0x00000000}, // PHY_CAL_INTERVAL_COUNT_0:RW:0:32:=0x00000000
	{	0x0000072F, 0x00000608}, // PHY_CAL_CLK_SELECT_0:RW:8:3:=0x01 PHY_CAL_SAMPLE_WAIT_0:RW:0:8:=0x08
	{	0x00000730, 0x00000000}, // PHY_CAL_RESULT_OBS_0:RD:0:24:=0x000000
	{	0x00000731, 0x00000000}, // PHY_CAL_RESULT2_OBS_0:RD:0:24:=0x000000
	{	0x00000732, 0x00000000}, // PHY_AC_LPBK_ERR_CLEAR:WR:24:1:=0x00 PHY_ADRCTL_MANUAL_UPDATE:WR:16:1:=0x00 PHY_PAD_ATB_CTRL:RW:0:16:=0x0000
	{	0x00000733, 0x00000000}, // PHY_AC_LPBK_OBS_SELECT:RW:0:5:=0x00
	{	0x00000734, 0x00000000}, // PHY_AC_LPBK_ENABLE:RW:0:32:=0x00000000
	{	0x00000735, 0x00000000}, // PHY_AC_LPBK_CONTROL:RW:0:9:=0x0000
	{	0x00000736, 0x00000000}, // PHY_AC_LPBK_RESULT_OBS:RD:0:32:=0x00000000
	{	0x00000737, 0x00000000}, // PHY_AC_CLK_LPBK_CONTROL:RW:24:6:=0x00 PHY_AC_CLK_LPBK_ENABLE:RW:8:16:=0x0000 PHY_AC_CLK_LPBK_OBS_SELECT:RW:0:4:=0x00
	{	0x00000738, 0x00000000}, // PHY_AC_CLK_LPBK_RESULT_OBS:RD:0:16:=0x0000
	{	0x00000739, 0x00000000}, // PHY_DDL_AC_ENABLE:RW:0:32:=0x00000000
	{	0x0000073A, 0x00000000}, // PHY_DDL_AC_MODE:RW:0:11:=0x0000
};


static const uint32_t DDR_PI_suresh[181][2] = 
{

	{	0x00000200, 0x00000B00}, // PI_VERSION:RD:16:16:=0x0000 PI_DRAM_CLASS:RW:8:4:=0x0b PI_START:RW:0:1:=0x00
	{	0x00000201, 0x00000100}, // PI_TCMD_GAP:RW:16:16:=0x0000 PI_INIT_LVL_EN:RW:8:1:=0x01 PI_NORMAL_LVL_SEQ:RW:0:1:=0x00
	{	0x00000202, 0x00000118}, // PI_TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x00000118
//	{	0x00000202, 0x00006098}, // PI_TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x00006098
	{	0x00000203, 0x0000008C}, // PI_TDFI_PHYMSTR_RESP_F0:RW:0:16:=0x008c
//	{	0x00000203, 0x0000304C}, // PI_TDFI_PHYMSTR_RESP_F0:RW:0:16:=0x304c
	{	0x00000204, 0x00006098}, // PI_TDFI_PHYMSTR_MAX_F1:RW:0:32:=0x00006098
	{	0x00000205, 0x0000304C}, // PI_TDFI_PHYMSTR_RESP_F1:RW:0:16:=0x304c
	{	0x00000206, 0x00006098}, // PI_TDFI_PHYMSTR_MAX_F2:RW:0:32:=0x00006098
	{	0x00000207, 0x008C304C}, // PI_TDFI_PHYUPD_RESP_F0:RW:16:16:=0x008c PI_TDFI_PHYMSTR_RESP_F2:RW:0:16:=0x304c
//	{	0x00000207, 0x304C304C}, // PI_TDFI_PHYUPD_RESP_F0:RW:16:16:=0x008c PI_TDFI_PHYMSTR_RESP_F2:RW:0:16:=0x304c
	{	0x00000208, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F0:RW:0:32:=0x00000200
	{	0x00000209, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F0:RW:0:32:=0x00000200
	{	0x0000020A, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F0:RW:0:32:=0x00000200
	{	0x0000020B, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F0:RW:0:32:=0x00000200
	{	0x0000020C, 0x0000304C}, // PI_TDFI_PHYUPD_RESP_F1:RW:0:16:=0x304c
	{	0x0000020D, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F1:RW:0:32:=0x00000200
	{	0x0000020E, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F1:RW:0:32:=0x00000200
	{	0x0000020F, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F1:RW:0:32:=0x00000200
	{	0x00000210, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F1:RW:0:32:=0x00000200
	{	0x00000211, 0x0000304C}, // PI_TDFI_PHYUPD_RESP_F2:RW:0:16:=0x304c
	{	0x00000212, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F2:RW:0:32:=0x00000200
	{	0x00000213, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F2:RW:0:32:=0x00000200
	{	0x00000214, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F2:RW:0:32:=0x00000200
	{	0x00000215, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F2:RW:0:32:=0x00000200
	{	0x00000216, 0x00010000}, // PI_EXIT_AFTER_INIT_CALVL:RW_D:16:1:=0x01 PI_CONTROL_ERROR_STATUS:RD:0:9:=0x0000
//	{	0x00000217, 0x00000005}, // PI_FREQ_MAP:RW:0:32:=0x00000007
	{	0x00000217, 0x00000003}, // PI_FREQ_MAP:RW:0:32:=0x00000007
//	{	0x00000218, 0x01000002}, // PI_POWER_ON_SEQ_END_ARRAY:RW:24:8:=0x01 PI_POWER_ON_SEQ_BYPASS_ARRAY:RW:16:8:=0x00 PI_INIT_DFS_CALVL_ONLY:RW:8:1:=0x00 PI_INIT_WORK_FREQ:RW:0:5:=0x01
	{	0x00000218, 0x01000001}, // PI_POWER_ON_SEQ_END_ARRAY:RW:24:8:=0x01 PI_POWER_ON_SEQ_BYPASS_ARRAY:RW:16:8:=0x00 PI_INIT_DFS_CALVL_ONLY:RW:8:1:=0x00 PI_INIT_WORK_FREQ:RW:0:5:=0x01
	{	0x00000219, 0x00000000}, // PI_SEQ1_PAT:RW:0:28:=0x00000000
	{	0x0000021A, 0x00000000}, // PI_SEQ1_PAT_MASK:RW:0:28:=0x00000000
	{	0x0000021B, 0x00000000}, // PI_SEQ2_PAT:RW:0:28:=0x00000000
	{	0x0000021C, 0x00000000}, // PI_SEQ2_PAT_MASK:RW:0:28:=0x00000000
	{	0x0000021D, 0x00000000}, // PI_SEQ3_PAT:RW:0:28:=0x00000000
	{	0x0000021E, 0x00000000}, // PI_SEQ3_PAT_MASK:RW:0:28:=0x00000000
	{	0x0000021F, 0x00000000}, // PI_SEQ4_PAT:RW:0:28:=0x00000000
	{	0x00000220, 0x00000000}, // PI_SEQ4_PAT_MASK:RW:0:28:=0x00000000
	{	0x00000221, 0x00000000}, // PI_SEQ5_PAT:RW:0:28:=0x00000000
	{	0x00000222, 0x00000000}, // PI_SEQ5_PAT_MASK:RW:0:28:=0x00000000
	{	0x00000223, 0x00000000}, // PI_SEQ6_PAT:RW:0:28:=0x00000000
	{	0x00000224, 0x00000000}, // PI_SEQ6_PAT_MASK:RW:0:28:=0x00000000
	{	0x00000225, 0x00000000}, // PI_SEQ7_PAT:RW:0:28:=0x00000000
	{	0x00000226, 0x00000000}, // PI_SEQ7_PAT_MASK:RW:0:28:=0x00000000
	{	0x00000227, 0x00000000}, // PI_SEQ8_PAT:RW:0:28:=0x00000000
	{	0x00000228, 0x00000000}, // PI_SEQ8_PAT_MASK:RW:0:28:=0x00000000
//	{	0x00000229, 0x0f000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
//	{	0x00000229, 0x01000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
	{	0x00000229, 0x05000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
	{	0x0000022A, 0x08494925}, // PI_TMRR:RW:24:4:=0x08 PI_TDELAY_RDWR_2_BUS_IDLE_F2:RW:16:8:=0x49 PI_TDELAY_RDWR_2_BUS_IDLE_F1:RW:8:8:=0x49 PI_TDELAY_RDWR_2_BUS_IDLE_F0:RW:0:8:=0x25
/*--150819
	{	0x0000022B, 0x380E0C04}, // PI_CASLAT_LIN_F1:RW:24:7:=0x38 PI_WRLAT_F1:RW:16:6:=0x0e PI_CASLAT_LIN_F0:RW:8:7:=0x0c PI_WRLAT_F0:RW:0:6:=0x04
	{	0x0000022C, 0x0002500E}, // PI_AREFRESH:WR:24:1:=0x00 PI_PREAMBLE_SUPPORT:RW:16:2:=0x02 PI_CASLAT_LIN_F2:RW:8:7:=0x38 PI_WRLAT_F2:RW:0:6:=0x0e
*/
//150819->
	{	0x0000022B, (PI_CASLAT_LIN<<24)|(PI_WRLAT<<16)|(PI_CASLAT_LIN<<8)|(PI_WRLAT<<0)}, // PI_CASLAT_LIN_F1:RW:24:7:=0x38 PI_WRLAT_F1:RW:16:6:=0x0e PI_CASLAT_LIN_F0:RW:8:7:=0x0c PI_WRLAT_F0:RW:0:6:=0x04
	{	0x0000022C, 0x00020000|(PI_CASLAT_LIN<<8)|(PI_WRLAT<<0)}, // PI_AREFRESH:WR:24:1:=0x00 PI_PREAMBLE_SUPPORT:RW:16:2:=0x02 PI_CASLAT_LIN_F2:RW:8:7:=0x38 PI_WRLAT_F2:RW:0:6:=0x0e
//<-
	{	0x0000022D, 0x00460003}, // PI_TREF_F0:RW:16:16:=0x0046 PI_TRFC_F0:RW:0:10:=0x0003
	{	0x0000022E, 0x182600CF}, // PI_TREF_F1:RW:16:16:=0x1826 PI_TRFC_F1:RW:0:10:=0x00cf
	{	0x0000022F, 0x182600CF}, // PI_TREF_F2:RW:16:16:=0x1826 PI_TRFC_F2:RW:0:10:=0x00cf
	{	0x00000230, 0x00000005}, // PI_SWLVL_OP_DONE:RD:24:1:=0x00 PI_SWLVL_LOAD:WR:16:1:=0x00 PI_TREF_INTERVAL:RW:0:16:=0x0005
	{	0x00000231, 0x00000000}, // PI_SW_WRLVL_RESP_3:RD:24:1:=0x00 PI_SW_WRLVL_RESP_2:RD:16:1:=0x00 PI_SW_WRLVL_RESP_1:RD:8:1:=0x00 PI_SW_WRLVL_RESP_0:RD:0:1:=0x00
	{	0x00000232, 0x00000000}, // PI_SW_RDLVL_RESP_3:RD:24:2:=0x00 PI_SW_RDLVL_RESP_2:RD:16:2:=0x00 PI_SW_RDLVL_RESP_1:RD:8:2:=0x00 PI_SW_RDLVL_RESP_0:RD:0:2:=0x00
	{	0x00000233, 0x00000000}, // PI_SWLVL_EXIT:WR:24:1:=0x00 PI_SWLVL_START:WR:16:1:=0x00 PI_SW_LEVELING_MODE:RW:8:3:=0x00 PI_SW_CALVL_RESP_0:RD:0:2:=0x00
	{	0x00000234, 0x00000000}, // PI_SWLVL_WR_SLICE_1:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_0:RD:16:2:=0x00 PI_SWLVL_RD_SLICE_0:WR:8:1:=0x00 PI_SWLVL_WR_SLICE_0:WR:0:1:=0x00
	{	0x00000235, 0x00000000}, // PI_SWLVL_RD_SLICE_2:WR:24:1:=0x00 PI_SWLVL_WR_SLICE_2:WR:16:1:=0x00 PI_SW_WDQLVL_RESP_1:RD:8:2:=0x00 PI_SWLVL_RD_SLICE_1:WR:0:1:=0x00
	{	0x00000236, 0x00000000}, // PI_SW_WDQLVL_RESP_3:RD:24:2:=0x00 PI_SWLVL_RD_SLICE_3:WR:16:1:=0x00 PI_SWLVL_WR_SLICE_3:WR:8:1:=0x00 PI_SW_WDQLVL_RESP_2:RD:0:2:=0x00
	{	0x00000237, 0x00000000}, // PI_SWLVL_SM2_RD:WR:24:1:=0x00 PI_SWLVL_SM2_WR:WR:16:1:=0x00 PI_SWLVL_SM2_START:WR:8:1:=0x00 PI_SW_WDQLVL_VREF:RW:0:7:=0x00
	{	0x00000238, 0x01000000}, // PI_16BIT_DRAM_CONNECT:RW_D:24:1:=0x01 PI_SRE_PERIOD_EN:RW:16:1:=0x00 PI_DFS_PERIOD_EN:RW:8:1:=0x00 PI_SEQUENTIAL_LVL_REQ:WR:0:1:=0x00
	{	0x00000239, 0x00040404}, // PI_WRLVL_REQ:WR:24:1:=0x00 PI_TDFI_CTRL_DELAY_F2:RW_D:16:4:=0x04 PI_TDFI_CTRL_DELAY_F1:RW_D:8:4:=0x04 PI_TDFI_CTRL_DELAY_F0:RW_D:0:4:=0x04
	{	0x0000023A, 0x01280A00}, // PI_WRLVL_EN:RW:24:2:=0x01 PI_WLMRD:RW:16:6:=0x28 PI_WLDQSEN:RW:8:6:=0x0a PI_WRLVL_CS:RW:0:2:=0x00
	{	0x0000023B, 0x00000000}, // PI_WRLVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_WRLVL_PERIODIC:RW:16:1:=0x00 PI_WRLVL_INTERVAL:RW:0:16:=0x0000
//	{	0x0000023C, 0x00030000}, // PI_WRLVL_ERROR_STATUS:RD:24:2:=0x00 PI_WRLVL_CS_MAP:RW:16:4:=0x03 PI_WRLVL_ROTATE:RW:8:1:=0x00 PI_WRLVL_RESP_MASK:RW:0:4:=0x00
	{	0x0000023C, 0x00010000}, // PI_WRLVL_ERROR_STATUS:RD:24:2:=0x00 PI_WRLVL_CS_MAP:RW:16:4:=0x03 PI_WRLVL_ROTATE:RW:8:1:=0x00 PI_WRLVL_RESP_MASK:RW:0:4:=0x00
	{	0x0000023D, 0x00001440}, // PI_TDFI_WRLVL_WW:RW:8:10:=0x0014 PI_TDFI_WRLVL_EN:RW:0:8:=0x03
	{	0x0000023E, 0x00000000}, // PI_TDFI_WRLVL_RESP:RW:0:32:=0x00000000
	{	0x0000023F, 0x00000000}, // PI_TDFI_WRLVL_MAX:RW:0:32:=0x00000000
	{	0x00000240, 0x00060102}, // PI_TODTL_2CMD_F0:RW:24:8:=0x00 PI_WRLVL_EN_DEASSERT_2_MRR:RW:16:5:=0x06 PI_WRLVL_MRR_DQ_RETURN_HIZ:RW:8:1:=0x01 PI_WRLVL_STROBE_NUM:RW:0:5:=0x02
	{	0x00000241, 0x00010001}, // PI_TODTL_2CMD_F2:RW:24:8:=0x00 PI_ODT_EN_F1:RW:16:1:=0x01 PI_TODTL_2CMD_F1:RW:8:8:=0x00 PI_ODT_EN_F0:RW:0:1:=0x01
	{	0x00000242, 0x01000101}, // PI_ODT_RD_MAP_CS0:RW:24:4:=0x01 PI_TODTH_RD:RW:16:4:=0x00 PI_TODTH_WR:RW:8:4:=0x01 PI_ODT_EN_F2:RW:0:1:=0x01
	{	0x00000243, 0x04020201}, // PI_ODT_RD_MAP_CS2:RW:24:4:=0x04 PI_ODT_WR_MAP_CS1:RW:16:4:=0x02 PI_ODT_RD_MAP_CS1:RW:8:4:=0x02 PI_ODT_WR_MAP_CS0:RW:0:4:=0x01
	{	0x00000244, 0x00080804}, // PI_EN_ODT_ASSERT_EXCEPT_RD:RW:24:1:=0x00 PI_ODT_WR_MAP_CS3:RW:16:4:=0x08 PI_ODT_RD_MAP_CS3:RW:8:4:=0x08 PI_ODT_WR_MAP_CS2:RW:0:4:=0x04
	{	0x00000245, 0x00000000}, // PI_TODTON_MIN_F1:RW:24:4:=0x00 PI_ODTLON_F1:RW:16:4:=0x00 PI_TODTON_MIN_F0:RW:8:4:=0x00 PI_ODTLON_F0:RW:0:4:=0x00
	{	0x00000246, 0x08030000}, // PI_WR_TO_ODTH_F1:RW:24:6:=0x08 PI_WR_TO_ODTH_F0:RW:16:6:=0x03 PI_TODTON_MIN_F2:RW:8:4:=0x00 PI_ODTLON_F2:RW:0:4:=0x00
	{	0x00000247, 0x15150408}, // PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
	{	0x00000248, 0x00000000}, // PI_RDLVL_SEQ_EN:RW:24:4:=0x00 PI_RDLVL_CS:RW:16:2:=0x00 PI_RDLVL_GATE_REQ:WR:8:1:=0x00 PI_RDLVL_REQ:WR:0:1:=0x00
	{	0x00000249, 0x00000000}, // PI_RDLVL_GATE_PERIODIC:RW:24:1:=0x00 PI_RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_RDLVL_PERIODIC:RW:8:1:=0x00 PI_RDLVL_GATE_SEQ_EN:RW:0:4:=0x00
	{	0x0000024A, 0x00000000}, // PI_RDLVL_GATE_ROTATE:RW:24:1:=0x00 PI_RDLVL_ROTATE:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 PI_RDLVL_GATE_ON_SREF_EXIT:RW:0:1:=0x00
//	{	0x0000024B, 0x001E0303}, // PI_TDFI_RDLVL_RR:RW:16:10:=0x001e PI_RDLVL_GATE_CS_MAP:RW:8:4:=0x03 PI_RDLVL_CS_MAP:RW:0:4:=0x03
	{	0x0000024B, 0x001E0101}, // PI_TDFI_RDLVL_RR:RW:16:10:=0x001e PI_RDLVL_GATE_CS_MAP:RW:8:4:=0x03 PI_RDLVL_CS_MAP:RW:0:4:=0x03
	{	0x0000024C, 0x00000000}, // PI_TDFI_RDLVL_RESP:RW:0:32:=0x00000000
//	{	0x0000024D, 0x01010300}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
//	{	0x0000024D, 0x01000300}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
	{	0x0000024D, 0x01000100}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
	{	0x0000024E, 0x00000000}, // PI_TDFI_RDLVL_MAX:RW:0:32:=0x00000000
	{	0x0000024F, 0x00000000}, // PI_RDLVL_INTERVAL:RW:8:16:=0x0000 PI_RDLVL_ERROR_STATUS:RD:0:2:=0x00
	{	0x00000250, 0x01000000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
	{	0x00000251, 0x00010101}, // PI_REG_DIMM_ENABLE:RW:24:1:=0x00 PI_RD_PREAMBLE_TRAINING_EN:RW:16:1:=0x01 PI_RDLVL_GATE_STROBE_NUM:RW:8:5:=0x01 PI_RDLVL_STROBE_NUM:RW:0:5:=0x01
/*--150819
	{	0x00000252, 0x000E0E05}, // PI_TDFI_RDDATA_EN:RD:24:7:=0x00 PI_RDLAT_ADJ_F2:RW:16:7:=0x0e PI_RDLAT_ADJ_F1:RW:8:7:=0x0e PI_RDLAT_ADJ_F0:RW:0:7:=0x05
	{	0x00000253, 0x000C0C02}, // PI_TDFI_PHY_WRLAT:RD:24:7:=0x00 PI_WRLAT_ADJ_F2:RW:16:7:=0x0c PI_WRLAT_ADJ_F1:RW:8:7:=0x0c PI_WRLAT_ADJ_F0:RW:0:7:=0x02
*/
//150819->
	{	0x00000252, (PI_RDLAT_ADJ<<16)|(PI_RDLAT_ADJ<<8)|(PI_RDLAT_ADJ<<0)}, // PI_TDFI_RDDATA_EN:RD:24:7:=0x00 PI_RDLAT_ADJ_F2:RW:16:7:=0x0e PI_RDLAT_ADJ_F1:RW:8:7:=0x0e PI_RDLAT_ADJ_F0:RW:0:7:=0x05
	{	0x00000253, (PI_WRLAT_ADJ<<16)|(PI_WRLAT_ADJ<<8)|(PI_WRLAT_ADJ<<0)}, // PI_TDFI_PHY_WRLAT:RD:24:7:=0x00 PI_WRLAT_ADJ_F2:RW:16:7:=0x0c PI_WRLAT_ADJ_F1:RW:8:7:=0x0c PI_WRLAT_ADJ_F0:RW:0:7:=0x02
//<-
	{	0x00000254, 0x02060601}, // PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
	{	0x00000255, 0x00000000}, // RESERVED:RW:24:4:=0x00 RESERVED:RW:16:1:=0x00 PI_CALVL_CS:RW:8:2:=0x00 PI_CALVL_REQ:WR:0:1:=0x00
	{	0x00000256, 0x00000003}, // PI_CALVL_ROTATE:RW:24:1:=0x00 PI_CALVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_CALVL_PERIODIC:RW:8:1:=0x00 PI_CALVL_SEQ_EN:RW:0:2:=0x03
//	{	0x00000257, 0x00181703}, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
	{	0x00000257, 0x00181701}, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
	{	0x00000258, 0x00280006}, // PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x0006
	{	0x00000259, 0x00280016}, // PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x0016
	{	0x0000025A, 0x00000016}, // PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
	{	0x0000025B, 0x00000000}, // PI_TDFI_CALVL_RESP:RW:0:32:=0x00000000
	{	0x0000025C, 0x00000000}, // PI_TDFI_CALVL_MAX:RW:0:32:=0x00000000
	{	0x0000025D, 0x00000000}, // PI_CALVL_ERROR_STATUS:RD:16:2:=0x00 PI_CALVL_EN:RW:8:2:=0x01 PI_CALVL_RESP_MASK:RW:0:1:=0x00
	{	0x0000025E, 0x140A0000}, // PI_TCAMRD:RW:24:6:=0x14 PI_TCACKEL:RW:16:5:=0x0a PI_CALVL_INTERVAL:RW:0:16:=0x0000
	{	0x0000025F, 0x00FF010A}, // PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
	{	0x00000260, 0x03018D03}, // PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
	{	0x00000261, 0x000A018D}, // PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
	{	0x00000262, 0x00060100}, // PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
	{	0x00000263, 0x01000006}, // PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
	{	0x00000264, 0x018E018E}, // PI_TVREF_LONG_F1:RW:16:10:=0x018e PI_TVREF_SHORT_F1:RW:0:10:=0x018e
	{	0x00000265, 0x018E0100}, // PI_TVREF_SHORT_F2:RW:16:10:=0x018e PI_TDFI_CASEL_F2:RW:8:5:=0x01 PI_TDFI_CACSCA_F2:RW:0:5:=0x00
	{	0x00000266, 0x0F0F018E}, // PI_CALVL_VREF_INITIAL_STOP_POINT:RW:24:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT:RW:16:7:=0x1a PI_TVREF_LONG_F2:RW:0:10:=0x018e
	{	0x00000267, 0x10010204}, // PI_TDFI_INIT_START_MIN:RW:24:8:=0x10 PI_CALVL_VREF_DELTA:RW:16:4:=0x01 PI_CALVL_VREF_NORMAL_STEPSIZE:RW:8:4:=0x02 PI_CALVL_VREF_INITIAL_STEPSIZE:RW:0:4:=0x04
	{	0x00000268, 0x09090605}, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
//	{	0x00000268, 0x090906ff}, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
	{	0x00000269, 0x20000202}, // PI_TDFI_INIT_START_F0:RW:24:8:=0x20 PI_SW_CA_TRAIN_VREF:RW:16:7:=0x00 PI_CALVL_STROBE_NUM:RW:8:5:=0x02 PI_TCKCKEH:RW:0:4:=0x02
	{	0x0000026A, 0x00201000}, // PI_TDFI_INIT_START_F1:RW:16:8:=0x20 PI_TDFI_INIT_COMPLETE_F0:RW:0:16:=0x1000
	{	0x0000026B, 0x00201000}, // PI_TDFI_INIT_START_F2:RW:16:8:=0x20 PI_TDFI_INIT_COMPLETE_F1:RW:0:16:=0x1000
	{	0x0000026C, 0x04041000}, // PI_INIT_STARTORCOMPLETE_2_CLKDISABLE:RW:24:8:=0x04 PI_CLKDISABLE_2_INIT_START:RW:16:8:=0x04 PI_TDFI_INIT_COMPLETE_F2:RW:0:16:=0x1000
	{	0x0000026D, 0x18020100}, // PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
	{	0x0000026E, 0x00010118}, // PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
	{	0x0000026F, 0x004B004A}, // PI_TDFI_WDQLVL_RW:RW:16:10:=0x004b PI_TDFI_WDQLVL_WR:RW:0:10:=0x004a
//	{	0x00000270, 0x0F010000}, // PI_WDQLVL_VREF_INITIAL_START_POINT:RW:24:7:=0x1a PI_WDQLVL_CS_MAP:RW:16:4:=0x01 PI_WDQLVL_ROTATE:RW:8:1:=0x00 PI_WDQLVL_RESP_MASK:RW:0:4:=0x00
	{	0x00000270, 0x0F050000}, // PI_WDQLVL_VREF_INITIAL_START_POINT:RW:24:7:=0x1a PI_WDQLVL_CS_MAP:RW:16:4:=0x01 PI_WDQLVL_ROTATE:RW:8:1:=0x00 PI_WDQLVL_RESP_MASK:RW:0:4:=0x00
	{	0x00000271, 0x0102040F}, // PI_WDQLVL_VREF_DELTA:RW:24:4:=0x01 PI_WDQLVL_VREF_NORMAL_STEPSIZE:RW:16:5:=0x02 PI_WDQLVL_VREF_INITIAL_STEPSIZE:RW:8:5:=0x04 PI_WDQLVL_VREF_INITIAL_STOP_POINT:RW:0:7:=0x1e
	{	0x00000272, 0x34000000}, // PI_TDFI_WDQLVL_EN:RW:24:8:=0x34 PI_WDQLVL_CS:RW:16:2:=0x00 PI_WDQLVL_REQ:WR:8:1:=0x00 PI_WDQLVL_PERIODIC:RW:0:1:=0x00
	{	0x00000273, 0x00000000}, // PI_TDFI_WDQLVL_RESP:RW:0:32:=0x00000000
	{	0x00000274, 0x00000000}, // PI_TDFI_WDQLVL_MAX:RW:0:32:=0x00000000
	{	0x00000275, 0x00010000}, // PI_WDQLVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_WDQLVL_EN:RW:16:2:=0x01 PI_WDQLVL_INTERVAL:RW:0:16:=0x0000

// 150819 :
	{	0x00000276, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|0x00}, // PI_MR3_DATA_F0_0:RW+:24:8:=0x31 PI_MR2_DATA_F0_0:RW+:16:8:=0x00 PI_MR1_DATA_F0_0:RW+:8:8:=0x00 PI_WDQLVL_ERROR_STATUS:RD:0:2:=0x00
	{	0x00000277, (PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR1_DATA_F1_0:RW+:24:8:=0x50 PI_MR14_DATA_F0_0:RW+:16:8:=0x11 PI_MR12_DATA_F0_0:RW+:8:8:=0x11 PI_MR11_DATA_F0_0:RW+:0:8:=0x00
	{	0x00000278, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F1_0:RW+:24:8:=0x11 PI_MR11_DATA_F1_0:RW+:16:8:=0x00 PI_MR3_DATA_F1_0:RW+:8:8:=0x31 PI_MR2_DATA_F1_0:RW+:0:8:=0x2d
	{	0x00000279, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|(PI_MR14<<0)}, // PI_MR3_DATA_F2_0:RW+:24:8:=0x31 PI_MR2_DATA_F2_0:RW+:16:8:=0x2d PI_MR1_DATA_F2_0:RW+:8:8:=0x50 PI_MR14_DATA_F1_0:RW+:0:8:=0x11
	{	0x0000027A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR13_DATA_0:RW+:24:8:=0x00 PI_MR14_DATA_F2_0:RW+:16:8:=0x11 PI_MR12_DATA_F2_0:RW+:8:8:=0x11 PI_MR11_DATA_F2_0:RW+:0:8:=0x00
	{	0x0000027B, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F0_1:RW+:24:8:=0x00 PI_MR3_DATA_F0_1:RW+:16:8:=0x31 PI_MR2_DATA_F0_1:RW+:8:8:=0x00 PI_MR1_DATA_F0_1:RW+:0:8:=0x00
	{	0x0000027C, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR2_DATA_F1_1:RW+:24:8:=0x2d PI_MR1_DATA_F1_1:RW+:16:8:=0x50 PI_MR14_DATA_F0_1:RW+:8:8:=0x11 PI_MR12_DATA_F0_1:RW+:0:8:=0x11
	{	0x0000027D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F1_1:RW+:24:8:=0x11 PI_MR12_DATA_F1_1:RW+:16:8:=0x11 PI_MR11_DATA_F1_1:RW+:8:8:=0x00 PI_MR3_DATA_F1_1:RW+:0:8:=0x31
	{	0x0000027E, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F2_1:RW+:24:8:=0x00 PI_MR3_DATA_F2_1:RW+:16:8:=0x31 PI_MR2_DATA_F2_1:RW+:8:8:=0x2d PI_MR1_DATA_F2_1:RW+:0:8:=0x50
	{	0x0000027F, (PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR1_DATA_F0_2:RW+:24:8:=0x00 PI_MR13_DATA_1:RW+:16:8:=0x00 PI_MR14_DATA_F2_1:RW+:8:8:=0x11 PI_MR12_DATA_F2_1:RW+:0:8:=0x11
	{	0x00000280, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F0_2:RW+:24:8:=0x11 PI_MR11_DATA_F0_2:RW+:16:8:=0x00 PI_MR3_DATA_F0_2:RW+:8:8:=0x31 PI_MR2_DATA_F0_2:RW+:0:8:=0x00
	{	0x00000281, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|(PI_MR14<<0)}, // PI_MR3_DATA_F1_2:RW+:24:8:=0x31 PI_MR2_DATA_F1_2:RW+:16:8:=0x2d PI_MR1_DATA_F1_2:RW+:8:8:=0x50 PI_MR14_DATA_F0_2:RW+:0:8:=0x11
	{	0x00000282, (PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR1_DATA_F2_2:RW+:24:8:=0x50 PI_MR14_DATA_F1_2:RW+:16:8:=0x11 PI_MR12_DATA_F1_2:RW+:8:8:=0x11 PI_MR11_DATA_F1_2:RW+:0:8:=0x00
	{	0x00000283, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F2_2:RW+:24:8:=0x11 PI_MR11_DATA_F2_2:RW+:16:8:=0x00 PI_MR3_DATA_F2_2:RW+:8:8:=0x31 PI_MR2_DATA_F2_2:RW+:0:8:=0x2d
	{	0x00000284, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0)}, // PI_MR2_DATA_F0_3:RW+:24:8:=0x00 PI_MR1_DATA_F0_3:RW+:16:8:=0x00 PI_MR13_DATA_2:RW+:8:8:=0x00 PI_MR14_DATA_F2_2:RW+:0:8:=0x11
	{	0x00000285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F0_3:RW+:24:8:=0x11 PI_MR12_DATA_F0_3:RW+:16:8:=0x11 PI_MR11_DATA_F0_3:RW+:8:8:=0x00 PI_MR3_DATA_F0_3:RW+:0:8:=0x31
	{	0x00000286, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F1_3:RW+:24:8:=0x00 PI_MR3_DATA_F1_3:RW+:16:8:=0x31 PI_MR2_DATA_F1_3:RW+:8:8:=0x2d PI_MR1_DATA_F1_3:RW+:0:8:=0x50
	{	0x00000287, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR2_DATA_F2_3:RW+:24:8:=0x2d PI_MR1_DATA_F2_3:RW+:16:8:=0x50 PI_MR14_DATA_F1_3:RW+:8:8:=0x11 PI_MR12_DATA_F1_3:RW+:0:8:=0x11
	{	0x00000288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F2_3:RW+:24:8:=0x11 PI_MR12_DATA_F2_3:RW+:16:8:=0x11 PI_MR11_DATA_F2_3:RW+:8:8:=0x00 PI_MR3_DATA_F2_3:RW+:0:8:=0x31
	{	0x00000289, 0x00020000                              |(PI_MR13<<0)}, // PI_ROW_DIFF:RW:16:3:=0x02 PI_BANK_DIFF:RW:8:2:=0x00 PI_MR13_DATA_3:RW+:0:8:=0x00

//150819-> //F0-F2 have same value
	{	0x0000028A, (PI_TFC<<16)|(PI_TFC<<0)}, // PI_TFC_F1:RW:16:10:=0x018d PI_TFC_F0:RW:0:10:=0x0005
	{	0x0000028B, (PI_TRTP<<24)|(PI_TCCD<<16)|(PI_TFC<<0)}, // PI_TRTP_F0:RW:24:4:=0x08 PI_TCCD:RW:16:5:=0x08 PI_TFC_F2:RW:0:10:=0x018d
	{	0x0000028C, (PI_TWR<<24) |(PI_TWTR<<16)|(PI_TRCD<<8)|(PI_TRP<<0)}, // PI_TWR_F0:RW:24:6:=0x04 PI_TWTR_F0:RW:16:6:=0x06 PI_TRCD_F0:RW:8:8:=0x04 PI_TRP_F0:RW:0:8:=0x03
	{	0x0000028D, (PI_TRAS_MIN<<24)|(PI_TRAS_MAX<<0)}, // PI_TRAS_MIN_F0:RW:24:8:=0x03 PI_TRAS_MAX_F0:RW:0:17:=0x000578
	{	0x0000028E, (PI_TMRW<<24) | (PI_TMRD<<16)|(PI_TCCDMW<<8)|(PI_TDQSCK_MAX<<0)}, // PI_TMRW_F0:RW:24:8:=0x0a PI_TMRD_F0:RW:16:6:=0x0a PI_TCCDMW_F0:RW:8:6:=0x20 PI_TDQSCK_MAX_F0:RW:0:4:=0x01
	{	0x0000028F, (PI_TWTR<<24) | (PI_TRCD<<16)|(PI_TRP<<8)   |(PI_TRTP<<0)}, // PI_TWTR_F1:RW:24:6:=0x12 PI_TRCD_F1:RW:16:8:=0x1d PI_TRP_F1:RW:8:8:=0x22 PI_TRTP_F1:RW:0:4:=0x0c
	{	0x00000290, (PI_TRAS_MAX<<8) | (PI_TWR<<0)}, // PI_TRAS_MAX_F1:RW:8:17:=0x01b207 PI_TWR_F1:RW:0:6:=0x1f
	{	0x00000291, (PI_TMRD<<24) | (PI_TCCDMW<<16) | (PI_TDQSCK_MAX<<8)|(PI_TRAS_MIN<<0)}, // PI_TMRD_F1:RW:24:6:=0x17 PI_TCCDMW_F1:RW:16:6:=0x20 PI_TDQSCK_MAX_F1:RW:8:4:=0x06 PI_TRAS_MIN_F1:RW:0:8:=0x43
	{	0x00000292, (PI_TRCD<<24) | (PI_TRP<<16) | (PI_TRTP<<8)|(PI_TMRW<<0)}, // PI_TRCD_F2:RW:24:8:=0x1d PI_TRP_F2:RW:16:8:=0x22 PI_TRTP_F2:RW:8:4:=0x0c PI_TMRW_F1:RW:0:8:=0x0a
	{	0x00000293, (PI_TWR<<8)|(PI_TWTR<<0)}, // PI_TWR_F2:RW:8:6:=0x1f PI_TWTR_F2:RW:0:6:=0x12
	{	0x00000294, (PI_TRAS_MIN<<24)|(PI_TRAS_MAX<<0)}, // PI_TRAS_MIN_F2:RW:24:8:=0x43 PI_TRAS_MAX_F2:RW:0:17:=0x01b207
	{	0x00000295, (PI_TMRW<<24) | (PI_TMRD<<16)|(PI_TCCDMW<<8)|(PI_TDQSCK_MAX<<0)}, // PI_TMRW_F2:RW:24:8:=0x0a PI_TMRD_F2:RW:16:6:=0x17 PI_TCCDMW_F2:RW:8:6:=0x20 PI_TDQSCK_MAX_F2:RW:0:4:=0x06	
//<-
	{	0x00000296, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
	{	0x00000297, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
	{	0x00000298, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
	{	0x00000299, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
	{	0x0000029A, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
	{	0x0000029B, 0x00000000}, // PI_INT_STATUS:RD:0:17:=0x000000
	{	0x0000029C, 0x00000000}, // PI_INT_ACK:WR:0:16:=0x0000
	{	0x0000029D, 0x00000000}, // PI_INT_MASK:RW:0:17:=0x000000
	{	0x0000029E, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
	{	0x0000029F, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
	{	0x000002A0, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
	{	0x000002A1, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
	{	0x000002A2, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
	{	0x000002A3, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
	{	0x000002A4, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
	{	0x000002A5, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
	{	0x000002A6, 0x00000000}, // PI_BIST_FAIL_ADDR:RD:0:34:=0x00000000
	{	0x000002A7, 0x01000400}, // PI_CTRLUPD_REQ_PER_AREF_EN:RW:24:1:=0x01 PI_LONG_COUNT_MASK:RW:16:5:=0x00 PI_BSTLEN:RW_D:8:5:=0x04 PI_BIST_FAIL_ADDR:RD:0:34:=0x00
	{	0x000002A8, 0x00008C00}, // PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
	{	0x000002A9, 0x00000578}, // PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
	{	0x000002AA, 0x0000304C}, // PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
	{	0x000002AB, 0x0001E2F8}, // PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
	{	0x000002AC, 0x0000304C}, // PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
	{	0x000002AD, 0x0001E2F8}, // PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
	{	0x000002AE, 0x04000001}, // PI_ADDR_SPACE:RW:24:6:=0x08 PI_BIST_RESULT:RD:16:2:=0x00 PI_BIST_GO:WR:8:1:=0x00 PI_UPDATE_ERROR_STATUS:RD:0:7:=0x00
	{	0x000002AF, 0x00000001}, // PI_BIST_ADDR_CHECK:RW:8:1:=0x01 PI_BIST_DATA_CHECK:RW:0:1:=0x00
	{	0x000002B0, 0x00000000}, // PI_BIST_START_ADDRESS:RW:0:34:=0x00000000
	{	0x000002B1, 0x00000000}, // PI_BIST_START_ADDRESS:RW:0:34:=0x00
//	{	0x000002B2, 0x00000000}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
//	{	0x000002B3, 0x00000000}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
	{	0x000002B2, 0xFFFFFFff}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
	{	0x000002B3, 0xFFFFFFFF}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
	{	0x000002B4, 0x00000001}, // PI_COL_DIFF:RW:0:4:=0x01
};



static const uint32_t DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[DDR_PHY_PVT_OVERWRITE_NUM][2] = 
{

// By JTAG
	{	0x0000071E, ((0x31 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_FDBK_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
	{	0x0000071F, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_DATA_TERM:RW+:0:17:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
	{	0x00000720, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_DQS_TERM:RW+:0:17:=  pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
	{	0x00000721, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_ADDR_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
	{	0x00000722, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CLK_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
	{	0x00000724, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CKE_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
	{	0x00000726, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_RST_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
	{	0x00000728, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CS_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12

};

static const uint32_t DDR_SIP_SWAP_CH0[9+5][2] = 
{
	{	0x00000420, 0x20741365}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 20741365 : 00101101 : 2d -> d2
	{	0x000004A0, 0x34256107}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 34256107 : 10010101 : 95 -> 6a
	{	0x00000520, 0x57460321}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 57460321 : 11000101 : c5 -> 3a
	{	0x000005A0, 0x70614532}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 70614532 : 10010110 : 96 -> 69
	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 0
	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
//	{	0x0000040E, 0x6aca5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
//	{	0x0000048E, 0x6aca5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
//	{	0x0000050E, 0x693a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
//	{	0x0000058E, 0x693a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)
	{	0x0000040E, 0xd26a5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
	{	0x0000048E, 0xd26a5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
	{	0x0000050E, 0x3a695a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
	{	0x0000058E, 0x3a695a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
};

static const uint32_t DDR_SIP_SWAP_CH1[9+5][2] = 
{
	{	0x00000420, 0x23547610}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 23547610 : 01101010 : 6a -> 95
	{	0x000004A0, 0x34526107}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 34526107 : 10100101 : a5 -> 5a
	{	0x00000520, 0x67452310}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 67452310 : 01010110 : 56 -> a9
	{	0x000005A0, 0x32106754}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 32106754 : 10100110 : a6 -> 59
	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
//	{	0x0000060C, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 2
//	{	0x0000060D, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
//	{	0x0000060E, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 1
////	{	0x0000060F, 0x02543210}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
//	{	0x0000060F, 0x01543210}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3

//	{	0x0000061C, 0x00dcba98}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
	{	0x0000060C, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 2
	{	0x0000060D, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
	{	0x0000060E, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 1
	{	0x0000060F, 0x02dcba98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
//	{	0x0000060F, 0x01dcba98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3

	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
//	{	0x0000040E, 0x59555a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
//	{	0x0000048E, 0x59555a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
//	{	0x0000050E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
//	{	0x0000058E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)	
	{	0x0000040E, 0x955a5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
	{	0x0000048E, 0x955a5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
	{	0x0000050E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
	{	0x0000058E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
};

static const uint32_t DDR_SIP_SWAP_CH2[9+5][2] = 
{
	{	0x00000420, 0x30216754}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 30216754 : 10010110 : 96 -> 69
	{	0x000004A0, 0x67453210}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 67453210 : 01011010 : 5a -> a5
	{	0x00000520, 0x70165243}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 70165243 : 10101001 : a9 -> 56
	{	0x000005A0, 0x07162345}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 07162345 : 01100101 : 65 -> 9a
	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 3
	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 0
	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
//	{	0x0000040E, 0xa5695a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
//	{	0x0000048E, 0xa5695a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
//	{	0x0000050E, 0x9a565a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
//	{	0x0000058E, 0x9a565a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)		
	{	0x0000040E, 0x69a55a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
	{	0x0000048E, 0x69a55a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
	{	0x0000050E, 0x569a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
	{	0x0000058E, 0x569a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
};

static const uint32_t DDR_SIP_SWAP_CH3[9+5][2] = 
{
	{	0x00000420, 0x01327654}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM : 01327654 : 01101010 : 6a -> 95
	{	0x000004A0, 0x70615432}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM : 70615432 : 10011010 : 9a -> 65
	{	0x00000520, 0x54760123}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM : 54760123 : 10100101 : a5 -> 5a
	{	0x000005A0, 0x07162345}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM : 07162345 : 01100101 : 65 -> 9a
	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 3
	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 0
	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
//	{	0x0000040E, 0x65955a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
//	{	0x0000048E, 0x65955a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
//	{	0x0000050E, 0x9a5a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
//	{	0x0000058E, 0x9a5a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)			
	{	0x0000040E, 0x95655a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
	{	0x0000048E, 0x95655a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
	{	0x0000050E, 0x5a9a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
	{	0x0000058E, 0x5a9a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
};

static const uint32_t DDR_CA_DELAY[7][2] = 
{
	{	0x0000061F, 0x0002A06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
	{	0x00000620, 0x02A002A0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
	{	0x00000621, 0x02A002A0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
	{	0x00000622, 0x000002A0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
	{	0x00000712, 0x0002A003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
	{	0x00000713, 0x02A002A0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
	{	0x00000714, 0x000002A0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
};


static const uint32_t DDR_CA_DELAY_CH0[7][2] = 
{
	{	0x0000061F, 0x0002c06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
	{	0x00000620, 0x02c002c0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
	{	0x00000621, 0x02c002c0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
	{	0x00000622, 0x000002c0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
	{	0x00000712, 0x0002c003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
	{	0x00000713, 0x02c002c0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
	{	0x00000714, 0x000002c0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
};

static const uint32_t DDR_CA_DELAY_CH1[7][2] = 
{
	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
	{	0x00000712, 0x0002D003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
	{	0x00000713, 0x02D002D0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
	{	0x00000714, 0x000002D0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
};

static const uint32_t DDR_CA_DELAY_CH2[7][2] = 
{
	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
	{	0x00000712, 0x0002C003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
	{	0x00000713, 0x02C002C0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
	{	0x00000714, 0x000002C0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
};

static const uint32_t DDR_CA_DELAY_CH3[7][2] = 
{
	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
	{	0x00000712, 0x0002C003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
	{	0x00000713, 0x02C002C0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
	{	0x00000714, 0x000002C0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
};

#endif /* __INIT_DRAM_TBL_H3_ES10_ */
