/* 8005B660 000585A0  94 21 FF F0 */ stwu r1, -0x10(r1)
/* 8005B664 000585A4  7C 08 02 A6 */ mflr r0
/* 8005B668 000585A8  90 01 00 14 */ stw r0, 0x14(r1)
/* 8005B66C 000585AC  93 E1 00 0C */ stw r31, 0xc(r1)
/* 8005B670 000585B0  93 C1 00 08 */ stw r30, 8(r1)
/* 8005B674 000585B4  7C 7E 1B 78 */ mr r30, r3
/* 8005B678 000585B8  7C 9F 23 78 */ mr r31, r4
/* 8005B67C 000585BC  C8 03 00 10 */ lfd f0, 0x10(r3)
/* 8005B680 000585C0  FC 40 00 32 */ fmul f2, f0, f0
/* 8005B684 000585C4  C8 03 00 00 */ lfd f0, 0(r3)
/* 8005B688 000585C8  FC 20 00 32 */ fmul f1, f0, f0
/* 8005B68C 000585CC  C8 03 00 08 */ lfd f0, 8(r3)
/* 8005B690 000585D0  FC 00 00 32 */ fmul f0, f0, f0
/* 8005B694 000585D4  FC 01 00 2A */ fadd f0, f1, f0
/* 8005B698 000585D8  FC 22 00 2A */ fadd f1, f2, f0
/* 8005B69C 000585DC  48 31 13 B9 */ bl func_8036CA54
/* 8005B6A0 000585E0  C8 02 87 B0 */ lfd f0, lbl_804521B0-_SDA2_BASE_(r2)
/* 8005B6A4 000585E4  FC 00 08 00 */ fcmpu cr0, f0, f1
/* 8005B6A8 000585E8  41 82 00 38 */ beq lbl_8005B6E0
/* 8005B6AC 000585EC  C8 1E 00 00 */ lfd f0, 0(r30)
/* 8005B6B0 000585F0  FC 00 08 24 */ fdiv f0, f0, f1
/* 8005B6B4 000585F4  FC 00 00 18 */ frsp f0, f0
/* 8005B6B8 000585F8  D0 1F 00 00 */ stfs f0, 0(r31)
/* 8005B6BC 000585FC  C8 1E 00 08 */ lfd f0, 8(r30)
/* 8005B6C0 00058600  FC 00 08 24 */ fdiv f0, f0, f1
/* 8005B6C4 00058604  FC 00 00 18 */ frsp f0, f0
/* 8005B6C8 00058608  D0 1F 00 04 */ stfs f0, 4(r31)
/* 8005B6CC 0005860C  C8 1E 00 10 */ lfd f0, 0x10(r30)
/* 8005B6D0 00058610  FC 00 08 24 */ fdiv f0, f0, f1
/* 8005B6D4 00058614  FC 00 00 18 */ frsp f0, f0
/* 8005B6D8 00058618  D0 1F 00 08 */ stfs f0, 8(r31)
/* 8005B6DC 0005861C  48 00 00 14 */ b lbl_8005B6F0
lbl_8005B6E0:
/* 8005B6E0 00058620  C0 02 87 B8 */ lfs f0, lbl_804521B8-_SDA2_BASE_(r2)
/* 8005B6E4 00058624  D0 1F 00 00 */ stfs f0, 0(r31)
/* 8005B6E8 00058628  D0 1F 00 04 */ stfs f0, 4(r31)
/* 8005B6EC 0005862C  D0 1F 00 08 */ stfs f0, 8(r31)
lbl_8005B6F0:
/* 8005B6F0 00058630  83 E1 00 0C */ lwz r31, 0xc(r1)
/* 8005B6F4 00058634  83 C1 00 08 */ lwz r30, 8(r1)
/* 8005B6F8 00058638  80 01 00 14 */ lwz r0, 0x14(r1)
/* 8005B6FC 0005863C  7C 08 03 A6 */ mtlr r0
/* 8005B700 00058640  38 21 00 10 */ addi r1, r1, 0x10
/* 8005B704 00058644  4E 80 00 20 */ blr
