Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 3e294c28d63a485d8734db514881b626 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hk_mash111_behav xil_defaultlib.tb_hk_mash111 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hk_efm(WIDTH=9,A_GAIN=2,OUT_REG=...
Compiling module xil_defaultlib.dff_default
Compiling module xil_defaultlib.dff(WIDTH=3)
Compiling module xil_defaultlib.dff(WIDTH=4)
Compiling module xil_defaultlib.ncl_default
Compiling module xil_defaultlib.hk_mash111_default
Compiling module xil_defaultlib.tb_hk_mash111
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hk_mash111_behav
