PASS: setup
PASS: max_transition design
PASS: max_transition ports
PASS: max_transition clock clk1 clk_path/data_path
PASS: max_transition clock clk2 rise/fall per path type
PASS: max_capacitance design
PASS: max_capacitance ports
PASS: max_capacitance pin
PASS: min_capacitance design
PASS: min_capacitance port
PASS: max_fanout design
PASS: max_fanout ports
PASS: set_max_area
PASS: min_pulse_width global
PASS: min_pulse_width clock high/low
PASS: min_pulse_width clock same
PASS: min_pulse_width pins
PASS: min_pulse_width instance
PASS: max_time_borrow clocks
PASS: max_time_borrow pin
PASS: max_time_borrow instance
PASS: max_transition input ports
PASS: write_sdc
PASS: write_sdc compatible
PASS: write_sdc digits 8
Startpoint: reg2 (rising edge-triggered flip-flop clocked by clk1)
Endpoint: out1 (output port clocked by clk1)
Path Group: clk1
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk1 (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ reg2/CK (DFF_X1)
   0.08    0.08 ^ reg2/Q (DFF_X1)
   0.00    0.08 ^ out1 (out)
           0.08   data arrival time

  10.00   10.00   clock clk1 (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
  -3.00    7.00   output external delay
           7.00   data required time
---------------------------------------------------------
           7.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           6.92   slack (MET)


Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk1)
Endpoint: reg3 (rising edge-triggered flip-flop clocked by clk2)
Path Group: clk2
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
  10.00   10.00   clock clk1 (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00 ^ reg1/CK (DFF_X1)
   0.08   10.08 v reg1/Q (DFF_X1)
   0.00   10.08 v reg3/D (DFF_X1)
          10.08   data arrival time

  20.00   20.00   clock clk2 (rise edge)
   0.00   20.00   clock network delay (ideal)
   0.00   20.00   clock reconvergence pessimism
          20.00 ^ reg3/CK (DFF_X1)
  -0.04   19.96   library setup time
          19.96   data required time
---------------------------------------------------------
          19.96   data required time
         -10.08   data arrival time
---------------------------------------------------------
           9.88   slack (MET)


PASS: read_sdc roundtrip
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
nor1/ZN                                 0.20    0.01    0.19 (MET)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
in1                                      10      1      9 (MET)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
or1/ZN                                  0.20    3.32   -3.12 (VIOLATED)

PASS: report_check_types
                                     Required  Actual
Pin                                    Width   Width   Slack
------------------------------------------------------------
reg2/CK (high)                          0.35    5.00    4.65 (MET)

PASS: report_check_types pulse_width
PASS: write_sdc after re-read
ALL PASSED
