[2025-09-18 10:08:09] START suite=qualcomm_srv trace=srv117_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv117_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2583141 heartbeat IPC: 3.871 cumulative IPC: 3.871 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5000999 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5000999 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5001000 heartbeat IPC: 4.136 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13578369 heartbeat IPC: 1.166 cumulative IPC: 1.166 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 22197276 heartbeat IPC: 1.16 cumulative IPC: 1.163 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 30773258 heartbeat IPC: 1.166 cumulative IPC: 1.164 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 39353048 heartbeat IPC: 1.166 cumulative IPC: 1.164 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 47919958 heartbeat IPC: 1.167 cumulative IPC: 1.165 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 56426886 heartbeat IPC: 1.176 cumulative IPC: 1.167 (Simulation time: 00 hr 08 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv117_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000020 cycles: 65010707 heartbeat IPC: 1.165 cumulative IPC: 1.166 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 73654775 heartbeat IPC: 1.157 cumulative IPC: 1.165 (Simulation time: 00 hr 10 min 14 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 82305392 heartbeat IPC: 1.156 cumulative IPC: 1.164 (Simulation time: 00 hr 11 min 25 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 85966393 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 33 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 85966393 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv117_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.163 instructions: 100000001 cycles: 85966393
CPU 0 Branch Prediction Accuracy: 92.46% MPKI: 13.39 Average ROB Occupancy at Mispredict: 28.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08538
BRANCH_INDIRECT: 0.3694
BRANCH_CONDITIONAL: 11.56
BRANCH_DIRECT_CALL: 0.4209
BRANCH_INDIRECT_CALL: 0.5453
BRANCH_RETURN: 0.4062


====Backend Stall Breakdown====
ROB_STALL: 7936
LQ_STALL: 0
SQ_STALL: 33518


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.7327824

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 7936

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 2904

cpu0->cpu0_STLB TOTAL        ACCESS:    2117861 HIT:    2117220 MISS:        641 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2117861 HIT:    2117220 MISS:        641 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 145.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9641648 HIT:    8641798 MISS:     999850 MSHR_MERGE:      41888
cpu0->cpu0_L2C LOAD         ACCESS:    7745651 HIT:    6887792 MISS:     857859 MSHR_MERGE:        455
cpu0->cpu0_L2C RFO          ACCESS:     579448 HIT:     524079 MISS:      55369 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     163266 HIT:      89703 MISS:      73563 MSHR_MERGE:      41433
cpu0->cpu0_L2C WRITE        ACCESS:    1152120 HIT:    1139857 MISS:      12263 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1163 HIT:        367 MISS:        796 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     116242 ISSUED:     107176 USEFUL:       1301 USELESS:      10437
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.61 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15895911 HIT:    7772945 MISS:    8122966 MSHR_MERGE:    2008671
cpu0->cpu0_L1I LOAD         ACCESS:   15895911 HIT:    7772945 MISS:    8122966 MSHR_MERGE:    2008671
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30979755 HIT:   27016770 MISS:    3962985 MSHR_MERGE:    1694843
cpu0->cpu0_L1D LOAD         ACCESS:   16768793 HIT:   14644838 MISS:    2123955 MSHR_MERGE:     492599
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     333803 HIT:     236981 MISS:      96822 MSHR_MERGE:      40647
cpu0->cpu0_L1D WRITE        ACCESS:   13875870 HIT:   12134851 MISS:    1741019 MSHR_MERGE:    1161571
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1289 HIT:        100 MISS:       1189 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:     529387 ISSUED:     333803 USEFUL:      11921 USELESS:      34562
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13028466 HIT:   10746697 MISS:    2281769 MSHR_MERGE:    1149947
cpu0->cpu0_ITLB LOAD         ACCESS:   13028466 HIT:   10746697 MISS:    2281769 MSHR_MERGE:    1149947
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.017 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29186704 HIT:   27879616 MISS:    1307088 MSHR_MERGE:     321049
cpu0->cpu0_DTLB LOAD         ACCESS:   29186704 HIT:   27879616 MISS:    1307088 MSHR_MERGE:     321049
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.092 cycles
cpu0->LLC TOTAL        ACCESS:    1080816 HIT:    1070054 MISS:      10762 MSHR_MERGE:        271
cpu0->LLC LOAD         ACCESS:     857404 HIT:     849593 MISS:       7811 MSHR_MERGE:         43
cpu0->LLC RFO          ACCESS:      55369 HIT:      55367 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      32130 HIT:      29414 MISS:       2716 MSHR_MERGE:        228
cpu0->LLC WRITE        ACCESS:     135117 HIT:     135106 MISS:         11 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        796 HIT:        574 MISS:        222 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         21
  ROW_BUFFER_MISS:      10459
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:         19
  FULL:          0
Channel 0 REFRESHES ISSUED:       7164

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       529802       511728        84732          572
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           39           57           15
  STLB miss resolved @ L2C                0           29          165          212           28
  STLB miss resolved @ LLC                0           28          232          408           19
  STLB miss resolved @ MEM                0            0           77          117          102

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             202165        51822      1516336       149145           28
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            0            4            8
  STLB miss resolved @ L2C                0            1            0            1            0
  STLB miss resolved @ LLC                0            3            0           18            1
  STLB miss resolved @ MEM                0            0            0            9           19
[2025-09-18 10:20:43] END   suite=qualcomm_srv trace=srv117_ap (rc=0)
