#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: ASTR-ETS-001

# Thu Nov 16 14:16:39 2023

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\CCC_0\EvalSandbox_MSS_CCC_0_FCCC.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@W: CG100 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v" (library work)
@W: CG100 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v":496:13:496:25|User defined pragma syn_black_box detected

@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\tach_if.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v" (library work)
Verilog syntax check successful!
Selecting top level module EvalBoardSandbox
@N: CG775 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":11:0:11:10|Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@N: CG775 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3.v":8:0:8:12|Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB
@N: CG775 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\CCC_0\EvalSandbox_MSS_CCC_0_FCCC.v":5:7:5:32|Synthesizing module EvalSandbox_MSS_CCC_0_FCCC in library work.
Running optimization stage 1 on EvalSandbox_MSS_CCC_0_FCCC .......
Finished optimization stage 1 on EvalSandbox_MSS_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@W: CG168 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":3167:0:3167:10|Type of parameter CAHBLTIIO0 on the instance CAHBLTl1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":3167:0:3167:10|Type of parameter CAHBLTlIO0 on the instance CAHBLTl1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":3167:0:3167:10|Type of parameter CAHBLTlIlll on the instance CAHBLTl1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":3167:0:3167:10|Type of parameter CAHBLTOllll on the instance CAHBLTl1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":26888:0:26888:10|Type of parameter CAHBLTl on the instance CAHBLTOOIll is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1061:0:1061:9|Type of parameter CAHBLTl on the instance CAHBLTIO1I is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":11:0:11:6|Synthesizing module CAHBLTO in library COREAHBLITE_LIB.

	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	CAHBLTI=16'b0000000000000000
	CAHBLTl=17'b00000000000000011
	CAHBLTll=32'b00000000000000000000000000011011
	CAHBLTO0=16'b0000000000000001
	CAHBLTI0=16'b0000000000000010
	CAHBLTl0=16'b0000000000000100
	CAHBLTO1=16'b0000000000001000
	CAHBLTI1=16'b0000000000010000
	CAHBLTl1=16'b0000000000100000
	CAHBLTOOI=16'b0000000001000000
	CAHBLTIOI=16'b0000000010000000
	CAHBLTlOI=16'b0000000100000000
	CAHBLTOII=16'b0000001000000000
	CAHBLTIII=16'b0000010000000000
	CAHBLTlII=16'b0000100000000000
	CAHBLTOlI=16'b0001000000000000
	CAHBLTIlI=16'b0010000000000000
	CAHBLTllI=16'b0100000000000000
	CAHBLTO0I=16'b1000000000000000
	CAHBLTI0I=16'b0000000000000000
   Generated name = CAHBLTO_Z1
Running optimization stage 1 on CAHBLTO_Z1 .......
Finished optimization stage 1 on CAHBLTO_Z1 (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_defaultslavesm.v":11:0:11:8|Synthesizing module CAHBLTIll in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	CAHBLTl0l=1'b0
	CAHBLTO1l=1'b1
   Generated name = CAHBLTIll_0s_0_1
Running optimization stage 1 on CAHBLTIll_0s_0_1 .......
Finished optimization stage 1 on CAHBLTIll_0s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":11:0:11:9|Synthesizing module CAHBLTIIOI in library COREAHBLITE_LIB.

	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	CAHBLTI=16'b0000000000000000
	CAHBLTl=17'b00000000000000011
	SYNC_RESET=32'b00000000000000000000000000000000
	CAHBLTl0l=1'b0
	CAHBLTO0II=1'b1
	CAHBLTI0II=17'b00000000000000000
   Generated name = CAHBLTIIOI_2_1_0_3_0s_0_1_0
Running optimization stage 1 on CAHBLTIIOI_2_1_0_3_0s_0_1_0 .......
@W: CL177 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":2780:0:2780:5|Sharing sequential element CAHBLTO1II and merging CAHBLTlIlI. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on CAHBLTIIOI_2_1_0_3_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 109MB)
@W: CG168 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":27369:0:27369:10|Type of parameter CAHBLTl on the instance CAHBLTIOIll is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1061:0:1061:9|Type of parameter CAHBLTl on the instance CAHBLTIO1I is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":11:0:11:6|Synthesizing module CAHBLTO in library COREAHBLITE_LIB.

	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	CAHBLTI=16'b0000000000000000
	CAHBLTl=17'b00000000000000000
	CAHBLTll=32'b00000000000000000000000000011011
	CAHBLTO0=16'b0000000000000001
	CAHBLTI0=16'b0000000000000010
	CAHBLTl0=16'b0000000000000100
	CAHBLTO1=16'b0000000000001000
	CAHBLTI1=16'b0000000000010000
	CAHBLTl1=16'b0000000000100000
	CAHBLTOOI=16'b0000000001000000
	CAHBLTIOI=16'b0000000010000000
	CAHBLTlOI=16'b0000000100000000
	CAHBLTOII=16'b0000001000000000
	CAHBLTIII=16'b0000010000000000
	CAHBLTlII=16'b0000100000000000
	CAHBLTOlI=16'b0001000000000000
	CAHBLTIlI=16'b0010000000000000
	CAHBLTllI=16'b0100000000000000
	CAHBLTO0I=16'b1000000000000000
	CAHBLTI0I=16'b0000000000000000
   Generated name = CAHBLTO_Z2
Running optimization stage 1 on CAHBLTO_Z2 .......
Finished optimization stage 1 on CAHBLTO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 109MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":11:0:11:9|Synthesizing module CAHBLTIIOI in library COREAHBLITE_LIB.

	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	CAHBLTI=16'b0000000000000000
	CAHBLTl=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	CAHBLTl0l=1'b0
	CAHBLTO0II=1'b1
	CAHBLTI0II=17'b00000000000000000
   Generated name = CAHBLTIIOI_2_1_0_0_0s_0_1_0
Running optimization stage 1 on CAHBLTIIOI_2_1_0_0_0s_0_1_0 .......
@W: CL177 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":2780:0:2780:5|Sharing sequential element CAHBLTO1II and merging CAHBLTlIlI. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on CAHBLTIIOI_2_1_0_0_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@W: CG168 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":27852:0:27852:10|Type of parameter CAHBLTl on the instance CAHBLTO1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":28335:0:28335:10|Type of parameter CAHBLTl on the instance CAHBLTI1OI1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":11:0:11:8|Synthesizing module CAHBLTlO0 in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	CAHBLTI00=4'b0000
	CAHBLTl00=4'b0001
	CAHBLTO10=4'b0010
	CAHBLTI10=4'b0011
	CAHBLTl10=4'b0100
	CAHBLTOO1=4'b0101
	CAHBLTIO1=4'b0110
	CAHBLTlO1=4'b0111
	CAHBLTOI1=4'b1000
	CAHBLTII1=4'b1001
	CAHBLTlI1=4'b1010
	CAHBLTOl1=4'b1011
	CAHBLTIl1=4'b1100
	CAHBLTll1=4'b1101
	CAHBLTO01=4'b1110
	CAHBLTI01=4'b1111
	CAHBLTl01=4'b0001
	CAHBLTO11=4'b0010
	CAHBLTI11=4'b0100
	CAHBLTl11=4'b1000
	CAHBLTOOOI=4'b0000
   Generated name = CAHBLTlO0_Z3
Running optimization stage 1 on CAHBLTlO0_Z3 .......
Finished optimization stage 1 on CAHBLTlO0_Z3 (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":11:0:11:9|Synthesizing module CAHBLTOI1I in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	CAHBLTl1Ol=1'b0
	CAHBLTOOOI=4'b0000
   Generated name = CAHBLTOI1I_0s_0_0
Running optimization stage 1 on CAHBLTOI1I_0s_0_0 .......
Finished optimization stage 1 on CAHBLTOI1I_0s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":11:0:11:10|Synthesizing module CAHBLTIIlll in library COREAHBLITE_LIB.

	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	CAHBLTI=16'b0000000000000000
	CAHBLTIIO0=17'b00000000000000011
	CAHBLTlIO0=17'b00000000000000000
	CAHBLTlIlll=17'b00000000000000000
	CAHBLTOllll=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CAHBLTIIlll_2_1_0_3_0_0_0_0s
Running optimization stage 1 on CAHBLTIIlll_2_1_0_3_0_0_0_0s .......
Finished optimization stage 1 on CAHBLTIIlll_2_1_0_3_0_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 109MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":11:0:11:10|Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b010011
	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b1
	M0_AHBSLOT1ENABLE=1'b1
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	CAHBLTIIO0=17'b00000000000000011
	CAHBLTlIO0=17'b00000000000000000
	CAHBLTlIlll=17'b00000000000000000
	CAHBLTOllll=17'b00000000000000000
	CAHBLTI=16'b0000000000000000
   Generated name = CoreAHBLite_Z4
Running optimization stage 1 on CoreAHBLite_Z4 .......
Finished optimization stage 1 on CoreAHBLite_Z4 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 109MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_ahbtoapbsm.v":8:0:8:10|Synthesizing module CAHBtoAPB3O in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	CAHBtoAPB3O0=2'b00
	CAHBtoAPB3I0=2'b01
	CAHBtoAPB3l0=3'b000
	CAHBtoAPB3O1=3'b001
	CAHBtoAPB3I1=3'b010
	CAHBtoAPB3l1=3'b011
	CAHBtoAPB3OOI=3'b100
   Generated name = CAHBtoAPB3O_0s_0_1_0_1_2_3_4
Running optimization stage 1 on CAHBtoAPB3O_0s_0_1_0_1_2_3_4 .......
Finished optimization stage 1 on CAHBtoAPB3O_0s_0_1_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 109MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_penablescheduler.v":8:0:8:12|Synthesizing module CAHBtoAPB3OIl in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	CAHBtoAPB3l0=2'b00
	CAHBtoAPB3OOI=2'b01
	CAHBtoAPB3IIl=2'b10
   Generated name = CAHBtoAPB3OIl_0s_0_1_2
Running optimization stage 1 on CAHBtoAPB3OIl_0s_0_1_2 .......
Finished optimization stage 1 on CAHBtoAPB3OIl_0s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 109MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":8:0:8:12|Synthesizing module CAHBtoAPB3l1I in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CAHBtoAPB3l1I_0s
Running optimization stage 1 on CAHBtoAPB3l1I_0s .......
Finished optimization stage 1 on CAHBtoAPB3l1I_0s (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3.v":8:0:8:12|Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.

	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_19s_0s
Running optimization stage 1 on COREAHBTOAPB3_19s_0s .......
Finished optimization stage 1 on COREAHBTOAPB3_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v":13:0:13:6|Synthesizing module CAPB3II in library COREAPB3_LIB.
Running optimization stage 1 on CAPB3II .......
Finished optimization stage 1 on CAPB3II (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 110MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	CAPB3OOl=32'b00000000000000000000000000000000
	CAPB3IOl=32'b00000000000000000000000000000001
	CAPB3lOl=32'b00000000000000000000000000000010
	CAPB3OIl=32'b00000000000000000000000000000011
	CAPB3IIl=32'b00000000000000000000000000000100
	CAPB3lIl=32'b00000000000000000000000000000101
	CAPB3Oll=32'b00000000000000000000000000000110
	CAPB3Ill=32'b00000000000000000000000000000111
	CAPB3lll=32'b00000000000000000000000000001000
	CAPB3O0l=32'b00000000000000000000000000001001
	CAPB3I0l=32'b00000000000000000000000000001010
	CAPB3l0l=32'b00000000000000000000000000001011
	CAPB3O1l=32'b00000000000000000000000000001100
	CAPB3I1l=32'b00000000000000000000000000001101
	CAPB3l1l=32'b00000000000000000000000000001110
	CAPB3OO0=32'b00000000000000000000000000001111
	CAPB3IO0=32'b00000000000000000000000000010000
	CAPB3lO0=32'b00000000000000000000000000010001
	CAPB3OI0=16'b0000000000000001
	CAPB3II0=16'b0000000000000000
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
	CAPB3Il0=16'b0000000000000000
	CAPB3ll0=16'b0000000000000000
	CAPB3O00=16'b0000000000000000
	CAPB3I00=16'b0000000000000000
	CAPB3l00=16'b0000000000000000
	CAPB3O10=16'b0000000000000000
	CAPB3I10=16'b0000000000000000
	CAPB3l10=16'b0000000000000000
	CAPB3OO1=16'b0000000000000000
	CAPB3IO1=16'b0000000000000000
	CAPB3lO1=16'b0000000000000000
	CAPB3OI1=16'b0000000000000000
	CAPB3II1=16'b0000000000000000
	CAPB3lI1=16'b0000000000000000
   Generated name = CoreAPB3_Z5
@W: CG360 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":1495:0:1495:8|Removing wire CAPB3IlOI, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z5 .......
Finished optimization stage 1 on CoreAPB3_Z5 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 111MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v":22:7:22:17|Synthesizing module CoreConfigP in library work.

	FAMILY=32'b00000000000000000000000000010011
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	VERSION_MAJOR=32'b00000000000000000000000000000111
	VERSION_MINOR=32'b00000000000000000000000000000000
	VERSION_MAJOR_VECTOR=16'b0000000000000111
	VERSION_MINOR_VECTOR=16'b0000000000000000
	S0=2'b00
	S1=2'b01
	S2=2'b10
   Generated name = CoreConfigP_Z6
Running optimization stage 1 on CoreConfigP_Z6 .......
Finished optimization stage 1 on CoreConfigP_Z6 (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":26:0:26:6|Synthesizing module corepwm in library work.

	FAMILY=32'b00000000000000000000000000010001
	CONFIG_MODE=32'b00000000000000000000000000000000
	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000010000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000000
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE1=32'b00000000000000000000000000000000
	DAC_MODE2=32'b00000000000000000000000000000000
	DAC_MODE3=32'b00000000000000000000000000000000
	DAC_MODE4=32'b00000000000000000000000000000000
	DAC_MODE5=32'b00000000000000000000000000000000
	DAC_MODE6=32'b00000000000000000000000000000000
	DAC_MODE7=32'b00000000000000000000000000000000
	DAC_MODE8=32'b00000000000000000000000000000000
	DAC_MODE9=32'b00000000000000000000000000000000
	DAC_MODE10=32'b00000000000000000000000000000000
	DAC_MODE11=32'b00000000000000000000000000000000
	DAC_MODE12=32'b00000000000000000000000000000000
	DAC_MODE13=32'b00000000000000000000000000000000
	DAC_MODE14=32'b00000000000000000000000000000000
	DAC_MODE15=32'b00000000000000000000000000000000
	DAC_MODE16=32'b00000000000000000000000000000000
	SHADOW_REG_EN1=32'b00000000000000000000000000000000
	SHADOW_REG_EN2=32'b00000000000000000000000000000000
	SHADOW_REG_EN3=32'b00000000000000000000000000000000
	SHADOW_REG_EN4=32'b00000000000000000000000000000000
	SHADOW_REG_EN5=32'b00000000000000000000000000000000
	SHADOW_REG_EN6=32'b00000000000000000000000000000000
	SHADOW_REG_EN7=32'b00000000000000000000000000000000
	SHADOW_REG_EN8=32'b00000000000000000000000000000000
	SHADOW_REG_EN9=32'b00000000000000000000000000000000
	SHADOW_REG_EN10=32'b00000000000000000000000000000000
	SHADOW_REG_EN11=32'b00000000000000000000000000000000
	SHADOW_REG_EN12=32'b00000000000000000000000000000000
	SHADOW_REG_EN13=32'b00000000000000000000000000000000
	SHADOW_REG_EN14=32'b00000000000000000000000000000000
	SHADOW_REG_EN15=32'b00000000000000000000000000000000
	SHADOW_REG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN3=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN4=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN5=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN6=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN7=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN8=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN9=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN10=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN11=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN12=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN13=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN14=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN15=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN16=32'b00000000000000000000000000000001
	FIXED_PWM_POSEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE16=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN3=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN4=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN5=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN6=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN7=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN8=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN9=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN10=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN11=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN12=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN13=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN14=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN15=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE16=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE1=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE2=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE3=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE4=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE5=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE6=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE7=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE8=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE9=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE10=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE11=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE12=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE13=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE14=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE15=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE16=32'b00000000000000000000000000000000
	TACH_NUM=32'b00000000000000000000000000000001
	TACH_EDGE1=32'b00000000000000000000000000000000
	TACH_EDGE2=32'b00000000000000000000000000000000
	TACH_EDGE3=32'b00000000000000000000000000000000
	TACH_EDGE4=32'b00000000000000000000000000000000
	TACH_EDGE5=32'b00000000000000000000000000000000
	TACH_EDGE6=32'b00000000000000000000000000000000
	TACH_EDGE7=32'b00000000000000000000000000000000
	TACH_EDGE8=32'b00000000000000000000000000000000
	TACH_EDGE9=32'b00000000000000000000000000000000
	TACH_EDGE10=32'b00000000000000000000000000000000
	TACH_EDGE11=32'b00000000000000000000000000000000
	TACH_EDGE12=32'b00000000000000000000000000000000
	TACH_EDGE13=32'b00000000000000000000000000000000
	TACH_EDGE14=32'b00000000000000000000000000000000
	TACH_EDGE15=32'b00000000000000000000000000000000
	TACH_EDGE16=32'b00000000000000000000000000000000
	TACHINT_ACT_LEVEL=32'b00000000000000000000000000000000
	all_ones=16'b1111111111111111
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111100
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_POSEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEGEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = corepwm_Z7
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":26:0:26:5|Synthesizing module reg_if in library work.

	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000010000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000000
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111100
	FIXED_PWM_POSEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_NEGEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = reg_if_Z8
Running optimization stage 1 on reg_if_Z8 .......
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":1320:0:1320:5|Pruning unused register pwm_enable_reg[16:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning unused register CPWMO1OI[2].pwm_posedge_reg[32:17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning unused register CPWMO1OI[2].pwm_negedge_reg[32:17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning unused register CPWMO1OI[1].pwm_posedge_reg[16:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning unused register CPWMO1OI[1].pwm_negedge_reg[16:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning unused register CPWMlIOI[16:9]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning unused bits 8 to 3 of CPWMIIOI[8:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on reg_if_Z8 (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":26:0:26:7|Synthesizing module timebase in library work.

	APB_DWIDTH=32'b00000000000000000000000000010000
   Generated name = timebase_16s
Running optimization stage 1 on timebase_16s .......
Finished optimization stage 1 on timebase_16s (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":26:0:26:6|Synthesizing module pwm_gen in library work.

	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000010000
	DAC_MODE=16'b0000000000000000
   Generated name = pwm_gen_2s_16s_0
@W: CG133 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":114:0:114:6|Object CPWMOl1 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on pwm_gen_2s_16s_0 .......
Finished optimization stage 1 on pwm_gen_2s_16s_0 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@W: CG360 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|Removing wire TACHINT, as there is no assignment to it.
@W: CG133 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":830:0:830:4|Object CPWMI is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":840:0:840:4|Removing wire CPWMl, as there is no assignment to it.
@W: CG360 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":850:0:850:8|Removing wire TACH_EDGE, as there is no assignment to it.
@W: CG360 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":853:0:853:5|Removing wire CPWMOI, as there is no assignment to it.
@W: CG133 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":861:0:861:5|Object CPWMII is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":871:0:871:10|Object PWM_STRETCH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":881:0:881:5|Object CPWMlI is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":891:0:891:7|Object TACHMODE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":909:0:909:5|Object CPWMOl is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":917:0:917:5|Object CPWMIl is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":925:0:925:5|Object CPWMll is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":928:0:928:11|Object tach_cnt_clk is declared but not assigned. Either assign a value or remove the declaration.
@W: CG184 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":953:0:953:12|Removing wire update_status, as it has the load but no drivers.
@W: CG133 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":8473:0:8473:6|Object CPWMII1 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on corepwm_Z7 .......
@W: CL318 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|*Output TACHINT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":2119:0:2119:5|Pruning unused register CPWMO1[0].TACHSTATUS[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":2119:0:2119:5|Pruning unused register CPWMO1[0].status_clear[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on corepwm_Z7 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z9
Running optimization stage 1 on CoreResetP_Z9 .......
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreResetP_Z9 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":274:7:274:12|Synthesizing module OUTBUF in library work.
Running optimization stage 1 on OUTBUF .......
Finished optimization stage 1 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":326:7:326:17|Synthesizing module OUTBUF_DIFF in library work.
Running optimization stage 1 on OUTBUF_DIFF .......
Finished optimization stage 1 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":286:7:286:11|Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":338:7:338:16|Synthesizing module BIBUF_DIFF in library work.
Running optimization stage 1 on BIBUF_DIFF .......
Finished optimization stage 1 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":268:7:268:11|Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v":5:7:5:13|Synthesizing module MSS_010 in library work.
Running optimization stage 1 on MSS_010 .......
Finished optimization stage 1 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS.v":9:7:9:25|Synthesizing module EvalSandbox_MSS_MSS in library work.
Running optimization stage 1 on EvalSandbox_MSS_MSS .......
Finished optimization stage 1 on EvalSandbox_MSS_MSS (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":5:7:5:34|Synthesizing module EvalSandbox_MSS_FABOSC_0_OSC in library work.
Running optimization stage 1 on EvalSandbox_MSS_FABOSC_0_OSC .......
@W: CL318 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on EvalSandbox_MSS_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v":9:7:9:21|Synthesizing module EvalSandbox_MSS in library work.
Running optimization stage 1 on EvalSandbox_MSS .......
Finished optimization stage 1 on EvalSandbox_MSS (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v":9:7:9:22|Synthesizing module EvalBoardSandbox in library work.
Running optimization stage 1 on EvalBoardSandbox .......
Finished optimization stage 1 on EvalBoardSandbox (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
Running optimization stage 2 on EvalBoardSandbox .......
Finished optimization stage 2 on EvalBoardSandbox (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on EvalSandbox_MSS .......
Finished optimization stage 2 on EvalSandbox_MSS (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on EvalSandbox_MSS_FABOSC_0_OSC .......
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Finished optimization stage 2 on EvalSandbox_MSS_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on EvalSandbox_MSS_MSS .......
Finished optimization stage 2 on EvalSandbox_MSS_MSS (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on MSS_010 .......
Finished optimization stage 2 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on BIBUF_DIFF .......
Finished optimization stage 2 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on OUTBUF_DIFF .......
Finished optimization stage 2 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on OUTBUF .......
Finished optimization stage 2 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on CoreResetP_Z9 .......
@W: CL177 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
Finished optimization stage 2 on CoreResetP_Z9 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
Running optimization stage 2 on pwm_gen_2s_16s_0 .......
Finished optimization stage 2 on pwm_gen_2s_16s_0 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 115MB)
Running optimization stage 2 on timebase_16s .......
Finished optimization stage 2 on timebase_16s (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
Running optimization stage 2 on reg_if_Z8 .......
Finished optimization stage 2 on reg_if_Z8 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
Running optimization stage 2 on corepwm_Z7 .......
@W: CL246 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":736:0:736:4|Input port bits 1 to 0 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":871:0:871:10|*Unassigned bits of PWM_STRETCH[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":767:0:767:5|Input TACHIN is unused.
Finished optimization stage 2 on corepwm_Z7 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
Running optimization stage 2 on CoreConfigP_Z6 .......
@N: CL201 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v":447:4:447:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on CoreConfigP_Z6 (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on CoreAPB3_Z5 .......
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":396:0:396:4|Input IADDR is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":398:0:398:6|Input PRESETN is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":400:0:400:3|Input PCLK is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":521:0:521:7|Input PRDATAS1 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":528:0:528:7|Input PRDATAS2 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":535:0:535:7|Input PRDATAS3 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":542:0:542:7|Input PRDATAS4 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":549:0:549:7|Input PRDATAS5 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":556:0:556:7|Input PRDATAS6 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":563:0:563:7|Input PRDATAS7 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":570:0:570:7|Input PRDATAS8 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":577:0:577:7|Input PRDATAS9 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":584:0:584:8|Input PRDATAS10 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":591:0:591:8|Input PRDATAS11 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":598:0:598:8|Input PRDATAS12 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":605:0:605:8|Input PRDATAS13 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":612:0:612:8|Input PRDATAS14 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":619:0:619:8|Input PRDATAS15 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":630:0:630:7|Input PREADYS1 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":632:0:632:7|Input PREADYS2 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":634:0:634:7|Input PREADYS3 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":636:0:636:7|Input PREADYS4 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":638:0:638:7|Input PREADYS5 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":640:0:640:7|Input PREADYS6 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":642:0:642:7|Input PREADYS7 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":644:0:644:7|Input PREADYS8 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":646:0:646:7|Input PREADYS9 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":648:0:648:8|Input PREADYS10 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":650:0:650:8|Input PREADYS11 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":652:0:652:8|Input PREADYS12 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":654:0:654:8|Input PREADYS13 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":656:0:656:8|Input PREADYS14 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":658:0:658:8|Input PREADYS15 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":664:0:664:8|Input PSLVERRS1 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":666:0:666:8|Input PSLVERRS2 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":668:0:668:8|Input PSLVERRS3 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":670:0:670:8|Input PSLVERRS4 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":672:0:672:8|Input PSLVERRS5 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":674:0:674:8|Input PSLVERRS6 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":676:0:676:8|Input PSLVERRS7 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":678:0:678:8|Input PSLVERRS8 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":680:0:680:8|Input PSLVERRS9 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":682:0:682:9|Input PSLVERRS10 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":684:0:684:9|Input PSLVERRS11 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":686:0:686:9|Input PSLVERRS12 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":688:0:688:9|Input PSLVERRS13 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":690:0:690:9|Input PSLVERRS14 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":692:0:692:9|Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z5 (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on CAPB3II .......
Finished optimization stage 2 on CAPB3II (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
Running optimization stage 2 on COREAHBTOAPB3_19s_0s .......
@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3.v":40:0:40:5|Input port bit 0 of HTRANS[1:0] is unused

Finished optimization stage 2 on COREAHBTOAPB3_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
Running optimization stage 2 on CAHBtoAPB3l1I_0s .......
Finished optimization stage 2 on CAHBtoAPB3l1I_0s (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on CAHBtoAPB3OIl_0s_0_1_2 .......
@N: CL201 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_penablescheduler.v":196:0:196:5|Trying to extract state machine for register CAHBtoAPB3lIl.
Extracted state machine for register CAHBtoAPB3lIl
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on CAHBtoAPB3OIl_0s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on CAHBtoAPB3O_0s_0_1_0_1_2_3_4 .......
@N: CL201 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_ahbtoapbsm.v":690:0:690:5|Trying to extract state machine for register CAHBtoAPB3IOI.
Extracted state machine for register CAHBtoAPB3IOI
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on CAHBtoAPB3O_0s_0_1_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on CoreAHBLite_Z4 .......
@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":926:0:926:8|Input port bit 0 of HTRANS_M0[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":991:0:991:8|Input port bit 0 of HTRANS_M1[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1056:0:1056:8|Input port bit 0 of HTRANS_M2[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1121:0:1121:8|Input port bit 0 of HTRANS_M3[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1179:0:1179:7|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1255:0:1255:7|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1331:0:1331:7|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1407:0:1407:7|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1483:0:1483:7|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1559:0:1559:7|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1635:0:1635:7|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1711:0:1711:7|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1787:0:1787:7|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1863:0:1863:7|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1939:0:1939:8|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":2015:0:2015:8|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":2091:0:2091:8|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":2167:0:2167:8|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":2243:0:2243:8|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":2319:0:2319:8|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":2395:0:2395:8|Input port bit 1 of HRESP_S16[1:0] is unused

@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":942:0:942:8|Input HBURST_M0 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":949:0:949:7|Input HPROT_M0 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1007:0:1007:8|Input HBURST_M1 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1014:0:1014:7|Input HPROT_M1 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1072:0:1072:8|Input HBURST_M2 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1079:0:1079:7|Input HPROT_M2 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1137:0:1137:8|Input HBURST_M3 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite.v":1144:0:1144:7|Input HPROT_M3 is unused.
Finished optimization stage 2 on CoreAHBLite_Z4 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on CAHBLTIIlll_2_1_0_3_0_0_0_0s .......
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":187:0:187:8|Input HWDATA_M1 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":228:0:228:8|Input HWDATA_M2 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":269:0:269:8|Input HWDATA_M3 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":390:0:390:8|Input HRDATA_S2 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":392:0:392:11|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":394:0:394:7|Input HRESP_S2 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":440:0:440:8|Input HRDATA_S3 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":442:0:442:11|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":444:0:444:7|Input HRESP_S3 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":490:0:490:8|Input HRDATA_S4 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":492:0:492:11|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":494:0:494:7|Input HRESP_S4 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":540:0:540:8|Input HRDATA_S5 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":542:0:542:11|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":544:0:544:7|Input HRESP_S5 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":590:0:590:8|Input HRDATA_S6 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":592:0:592:11|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":594:0:594:7|Input HRESP_S6 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":640:0:640:8|Input HRDATA_S7 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":642:0:642:11|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":644:0:644:7|Input HRESP_S7 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":690:0:690:8|Input HRDATA_S8 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":692:0:692:11|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":694:0:694:7|Input HRESP_S8 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\MicroSemiProj\EvalBoardSandbox\synthesis\synlog\EvalBoardSandbox_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on CAHBLTIIlll_2_1_0_3_0_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on CAHBLTOI1I_0s_0_0 .......
Finished optimization stage 2 on CAHBLTOI1I_0s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on CAHBLTlO0_Z3 .......
@N: CL201 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Trying to extract state machine for register CAHBLTOIOI.
Extracted state machine for register CAHBLTOIOI
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Finished optimization stage 2 on CAHBLTlO0_Z3 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on CAHBLTIIOI_2_1_0_0_0s_0_1_0 .......
Finished optimization stage 2 on CAHBLTIIOI_2_1_0_0_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on CAHBLTO_Z2 .......
Finished optimization stage 2 on CAHBLTO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on CAHBLTIIOI_2_1_0_3_0s_0_1_0 .......
@W: CL246 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":119:0:119:9|Input port bits 16 to 2 of CAHBLTl1OI[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":126:0:126:9|Input port bits 16 to 2 of CAHBLTOOII[16:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on CAHBLTIIOI_2_1_0_3_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 119MB)
Running optimization stage 2 on CAHBLTIll_0s_0_1 .......
Finished optimization stage 2 on CAHBLTIll_0s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 119MB)
Running optimization stage 2 on CAHBLTO_Z1 .......
Finished optimization stage 2 on CAHBLTO_Z1 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 119MB)
Running optimization stage 2 on EvalSandbox_MSS_CCC_0_FCCC .......
Finished optimization stage 2 on EvalSandbox_MSS_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 119MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 119MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 119MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 119MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 119MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 115MB peak: 119MB)

Process took 0h:00m:18s realtime, 0h:00m:17s cputime

Process completed successfully.
# Thu Nov 16 14:16:57 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 16 14:16:58 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\EvalBoardSandbox_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 24MB peak: 25MB)

Process took 0h:00m:18s realtime, 0h:00m:18s cputime

Process completed successfully.
# Thu Nov 16 14:16:58 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 16 14:16:59 2023

###########################################################]
Premap Report

# Thu Nov 16 14:17:00 2023


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Reading constraint file: C:\MicroSemiProj\EvalBoardSandbox\designer\EvalBoardSandbox\synthesis.fdc
@L: C:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox_scck.rpt 
See clock summary report "C:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 151MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 151MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 151MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 153MB)

NConnInternalConnection caching is on
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":32833:0:32833:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOlll because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIlll. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":33102:0:33102:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIlll because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIOlll. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":32295:0:32295:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOlll because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIOlll. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":32026:0:32026:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTl1Ill because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIOlll. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":32564:0:32564:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIOlll because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI1Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":31488:0:31488:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTO1Ill because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI1Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":31219:0:31219:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTl0Ill because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI1Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":31757:0:31757:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI1Ill because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":30681:0:30681:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTO0Ill because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":30412:0:30412:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTllIll because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":30143:0:30143:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIlIll because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":29874:0:29874:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOlIll because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":29605:0:29605:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlIIll because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":29336:0:29336:10|Removing user instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTIIIll because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTI0Ill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 190MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 191MB)

@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|Tristate driver TACHINT (in view: work.corepwm_Z7(verilog)) on net TACHINT (in view: work.corepwm_Z7(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 191MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 191MB)

@N: BN115 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":2834:0:2834:9|Removing instance CAHBLTlO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_2(verilog)) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1061:0:1061:9|Removing instance CAHBLTIO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_2(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance CAHBLTOIlI (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":2834:0:2834:9|Removing instance CAHBLTlO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_1(verilog)) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1061:0:1061:9|Removing instance CAHBLTIO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance CAHBLTOIlI (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":2834:0:2834:9|Removing instance CAHBLTlO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1061:0:1061:9|Removing instance CAHBLTIO1I (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance CAHBLTOIlI (in view: COREAHBLITE_LIB.CAHBLTIIOI_2_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":27369:0:27369:10|Removing instance CAHBLTIOIll (in view: COREAHBLITE_LIB.CAHBLTIIlll_2_1_0_3_0_0_0_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":27852:0:27852:10|Removing instance CAHBLTO1OI1 (in view: COREAHBLITE_LIB.CAHBLTIIlll_2_1_0_3_0_0_0_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":28335:0:28335:10|Removing instance CAHBLTI1OI1 (in view: COREAHBLITE_LIB.CAHBLTIIlll_2_1_0_3_0_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF3_PENABLE (in view: work.CoreConfigP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_matrix4x16.v":30950:0:30950:10|Removing instance CAHBLTI0Ill (in view: COREAHBLITE_LIB.CAHBLTIIlll_2_1_0_3_0_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":297:0:297:5|Removing sequential instance CAHBLTIOIl[3:0] (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":341:0:341:9|Removing instance CAHBLTlIIl (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z9(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing sequential instance CAHBLTOIOI[15:0] (in view: COREAHBLITE_LIB.CAHBLTlO0_Z3_2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist EvalBoardSandbox 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 192MB)



Clock Summary
******************

          Start                                                              Requested     Requested     Clock        Clock          Clock
Level     Clock                                                              Frequency     Period        Type         Group          Load 
------------------------------------------------------------------------------------------------------------------------------------------
0 -       EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     (multiple)     441  
                                                                                                                                          
0 -       EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock                100.0 MHz     10.000        inferred     (multiple)     109  
                                                                                                                                          
0 -       EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     31   
==========================================================================================================================================



Clock Load Summary
***********************

                                                                   Clock     Source                                                                             Clock Pin                                                               Non-clock Pin     Non-clock Pin                                                        
Clock                                                              Load      Pin                                                                                Seq Example                                                             Seq Example       Comb Example                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock                  441       EvalSandbox_MSS_0.CCC_0.CCC_INST.GL0(CCC)                                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CLK_BASE         -                 EvalSandbox_MSS_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                                               
EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock                109       EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CLK_CONFIG_APB(MSS_010)     EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CLK_MDDR_APB     -                 EvalSandbox_MSS_0.CORECONFIGP_0.un1_FIC_2_APB_M_PCLK.I[0](inv)       
                                                                                                                                                                                                                                                                                                                               
EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     31        EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                 EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable_q1.C                    -                 EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
===============================================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Found inferred clock EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_defaultslavesm.v":163:0:163:5|Found inferred clock EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock which controls 441 sequential elements including EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTlO1I.CAHBLTl1l. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Found inferred clock EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 31 sequential elements including EvalSandbox_MSS_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 193MB)

Encoding state machine CAHBLTOIOI[15:0] (in view: COREAHBLITE_LIB.CAHBLTlO0_Z3_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine CAHBLTOIOI[15:0] (in view: COREAHBLITE_LIB.CAHBLTlO0_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine CAHBtoAPB3IOI[4:0] (in view: COREAHBTOAPB3_LIB.CAHBtoAPB3O_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine CAHBtoAPB3lIl[2:0] (in view: COREAHBTOAPB3_LIB.CAHBtoAPB3OIl_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.CoreConfigP_Z6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z9(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 193MB peak: 193MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 194MB peak: 194MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 102MB peak: 194MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Nov 16 14:17:03 2023

###########################################################]
Map & Optimize Report

# Thu Nov 16 14:17:03 2023


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 178MB)

@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|Tristate driver TACHINT (in view: work.corepwm_Z7(verilog)) on net TACHINT (in view: work.corepwm_Z7(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver corepwm_0_0_TACHINT_t (in view: work.EvalSandbox_MSS(verilog)) on net corepwm_0_0_TACHINT (in view: work.EvalSandbox_MSS(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 182MB peak: 182MB)

Encoding state machine CORECONFIGP_0.state[2:0] (in view: work.EvalSandbox_MSS(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[31] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[30] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[29] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[28] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[27] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[26] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[25] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[24] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[23] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[22] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[21] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[20] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[19] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Register bit CORECONFIGP_0.paddr[16] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1133:0:1133:5|Register bit CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTO0lI[16] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Register bit CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTlOlI[2] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance CORECONFIGP_0.paddr[14] (in view: work.EvalSandbox_MSS(verilog)) because it does not drive other instances.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Removing instance EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[18] because it is equivalent to instance EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":297:0:297:5|Removing sequential instance CAHBLTIOIl[3] (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":297:0:297:5|Removing sequential instance CAHBLTIOIl[2] (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":297:0:297:5|Removing sequential instance CAHBLTIOIl[1] (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine CAHBLTOIOI[15:0] (in view: COREAHBLITE_LIB.CAHBLTlO0_Z3_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTlOIll.CAHBLTlIIl.CAHBLTOIOI[15] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing FSM register CAHBLTOIOI[14] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_0(verilog)) because its output is a constant.
@W: MO197 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing FSM register CAHBLTOIOI[10] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_0(verilog)) because its output is a constant.
@W: MO197 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing FSM register CAHBLTOIOI[6] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_0(verilog)) because its output is a constant.
@W: MO197 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing FSM register CAHBLTOIOI[2] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_0(verilog)) because its output is a constant.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Register bit CAHBLTOIOI[9] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Register bit CAHBLTOIOI[5] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":297:0:297:5|Removing sequential instance CAHBLTIOIl[3] (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":297:0:297:5|Removing sequential instance CAHBLTIOIl[2] (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":297:0:297:5|Removing sequential instance CAHBLTIOIl[1] (in view: COREAHBLITE_LIB.CAHBLTOI1I_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine CAHBLTOIOI[15:0] (in view: COREAHBLITE_LIB.CAHBLTlO0_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Register bit CAHBLTOIOI[12] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Register bit CAHBLTOIOI[8] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Register bit CAHBLTOIOI[4] (in view view:COREAHBLITE_LIB.CAHBLTlO0_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[31] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[30] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[29] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[28] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[27] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[26] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[25] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[24] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[23] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[22] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[21] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[20] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[19] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[18] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[17] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v":353:0:353:5|Register bit CAHBtoAPB3I0l.HRDATA[16] (in view view:COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine CAHBtoAPB3IOI[4:0] (in view: COREAHBTOAPB3_LIB.CAHBtoAPB3O_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_ahbtoapbsm.v":690:0:690:5|Removing sequential instance EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.PWRITE because it is equivalent to instance EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine CAHBtoAPB3lIl[2:0] (in view: COREAHBTOAPB3_LIB.CAHBtoAPB3OIl_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_penablescheduler.v":196:0:196:5|Removing instance EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3O0l.PENABLE because it is equivalent to instance EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3O0l.CAHBtoAPB3lIl[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":127:0:127:5|Found counter in view:work.timebase_16s(verilog) instance period_cnt[15:0] 
@N: MO231 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":81:0:81:5|Found counter in view:work.timebase_16s(verilog) instance CPWMlIlI[15:0] 
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":173:0:176:0|Found 16 by 16 bit equality operator ('==') un1_prescale_reg (in view: work.timebase_16s(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":242:0:275:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_pwm_posedge_reg (in view: work.pwm_gen_2s_16s_0(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":242:0:275:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_pwm_posedge_reg (in view: work.pwm_gen_2s_16s_0(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":336:0:355:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_period_cnt (in view: work.pwm_gen_2s_16s_0(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":336:0:355:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_period_cnt (in view: work.pwm_gen_2s_16s_0(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":390:0:409:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_period_cnt_1 (in view: work.pwm_gen_2s_16s_0(verilog))
@N: MF179 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":390:0:409:0|Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_period_cnt_1 (in view: work.pwm_gen_2s_16s_0(verilog))
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z9(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Found counter in view:work.CoreResetP_Z9(verilog) instance count_ddr[13:0] 

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 185MB peak: 185MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 188MB peak: 188MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.DDR_READY_int (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTlOlI[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTlOlI[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[8] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[9] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[10] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[11] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[16] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[17] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[18] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[19] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[20] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[21] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[22] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[23] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[28] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[29] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[30] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":894:0:894:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTOOlI[31] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[7] because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[3] because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[15] because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[6] because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[14] because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[10] because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[11] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 190MB peak: 190MB)

@W: BN132 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[9] because it is equivalent to instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":1336:0:1336:5|Removing sequential instance EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 190MB peak: 190MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 190MB peak: 191MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 190MB peak: 191MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 190MB peak: 191MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 191MB peak: 191MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -2.88ns		 507 /       410
   2		0h:00m:04s		    -2.88ns		 505 /       410

   3		0h:00m:05s		    -2.32ns		 514 /       410
   4		0h:00m:05s		    -2.15ns		 514 /       410
   5		0h:00m:05s		    -1.79ns		 516 /       410
   6		0h:00m:05s		    -1.59ns		 517 /       410
   7		0h:00m:05s		    -2.12ns		 517 /       410
   8		0h:00m:05s		    -1.84ns		 517 /       410


   9		0h:00m:05s		    -1.59ns		 516 /       410
  10		0h:00m:05s		    -2.12ns		 516 /       410
  11		0h:00m:05s		    -1.84ns		 516 /       410
@N: FP130 |Promoting Net EvalSandbox_MSS_0.MSS_HPMS_READY_int_arst on CLKINT  I_106 
@N: FP130 |Promoting Net EvalSandbox_MSS_0.FIC_2_APB_M_PRESET_N_arst on CLKINT  I_107 
@N: FP130 |Promoting Net EvalSandbox_MSS_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_108 
@N: FP130 |Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_109 
@N: FP130 |Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_110 
@N: FP130 |Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_111 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 192MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 192MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 192MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 192MB)


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 155MB peak: 192MB)

Writing Analyst data base C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\EvalBoardSandbox_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 186MB peak: 192MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 187MB peak: 192MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 187MB peak: 192MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 186MB peak: 192MB)

@W: MT246 :"c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\ccc_0\evalsandbox_mss_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.FIC_2_APB_M_PCLK.
@W: MT420 |Found inferred clock EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net EvalSandbox_MSS_0.CCC_0.GL0_net.
@W: MT420 |Found inferred clock EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net EvalSandbox_MSS_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Nov 16 14:17:10 2023
#


Top view:               EvalBoardSandbox
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\MicroSemiProj\EvalBoardSandbox\designer\EvalBoardSandbox\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.435

                                                                   Requested     Estimated     Requested     Estimated                Clock        Clock     
Starting Clock                                                     Frequency     Frequency     Period        Period        Slack      Type         Group     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     95.8 MHz      10.000        10.435        -0.435     inferred     (multiple)
EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     265.7 MHz     10.000        3.764         6.236      inferred     (multiple)
EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock                100.0 MHz     119.2 MHz     10.000        8.387         0.806      inferred     (multiple)
=============================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                        Ending                                                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock             EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock             |  10.000      2.017   |  No paths    -      |  5.000       2.968  |  5.000       0.806
EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock             EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock               EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock               EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock               |  10.000      -0.435  |  No paths    -      |  No paths    -      |  No paths    -    
EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock               EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  |  10.000      6.236   |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                           Starting                                                                                                                                      Arrival           
Instance                                                                   Reference                                             Type        Pin                Net                                                      Time        Slack 
                                                                           Clock                                                                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                     EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[24]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]     3.711       -0.435
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                     EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[25]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]     3.536       -0.423
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                     EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[27]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]     3.713       -0.416
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                     EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[26]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]     3.835       -0.347
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                     EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_TRANS1       EvalSandbox_MSS_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]     3.720       -0.319
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTlIlI         EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  CAHBLTlIlI                                               0.108       2.376 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                     EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_WRITE        EvalSandbox_MSS_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE        3.670       3.068 
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTO0lI[2]      EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  CAHBLTO0lI[2]                                            0.108       3.265 
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTO0lI[4]      EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  CAHBLTO0lI[4]                                            0.108       3.333 
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTO0lI[11]     EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  CAHBLTO0lI[11]                                           0.108       3.359 
===========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                                                       Required           
Instance                                                              Reference                                             Type     Pin     Net                     Time         Slack 
                                                                      Clock                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI[1]      EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CAHBtoAPB3IOI_ns[1]     9.745        -0.435
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl[2]      EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CAHBtoAPB3OOl_5[2]      9.745        -0.334
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl[3]      EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CAHBtoAPB3OOl_5[3]      9.745        -0.334
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl[4]      EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CAHBtoAPB3OOl_5[4]      9.745        -0.334
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl[5]      EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CAHBtoAPB3OOl_5[5]      9.745        -0.334
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl[6]      EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CAHBtoAPB3OOl_5[6]      9.745        -0.334
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl[7]      EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CAHBtoAPB3OOl_5[7]      9.745        -0.334
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl[12]     EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CAHBtoAPB3OOl_5[12]     9.745        -0.334
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl[13]     EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CAHBtoAPB3OOl_5[13]     9.745        -0.334
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl[14]     EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CAHBtoAPB3OOl_5[14]     9.745        -0.334
========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.435

    Number of logic level(s):                5
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[24]
    Ending point:                            EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI[1] / D
    The start point is clocked by            EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                             Pin                Pin               Arrival      No. of    
Name                                                                                           Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                                         MSS_010     F_HM0_ADDR[24]     Out     3.711     3.711 f      -         
EvalSandbox_MSS_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]                                           Net         -                  -       0.497     -            2         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II[24]                         CFG3        C                  In      -         4.208 f      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II[24]                         CFG3        Y                  Out     0.210     4.418 f      -         
CAHBLTI11I[24]                                                                                 Net         -                  -       1.179     -            20        
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTIIII_i_m2_RNIGLSS                CFG4        D                  In      -         5.596 f      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTIIII_i_m2_RNIGLSS                CFG4        Y                  Out     0.288     5.884 f      -         
CAHBLTlOI0                                                                                     Net         -                  -       0.936     -            8         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI_RNITF112[13]     CFG4        D                  In      -         6.820 f      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI_RNITF112[13]     CFG4        Y                  Out     0.288     7.108 f      -         
N_763_i                                                                                        Net         -                  -       1.206     -            23        
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_m1_e                             CFG4        B                  In      -         8.313 f      -         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_m1_e                             CFG4        Y                  Out     0.164     8.478 f      -         
CAHBtoAPB3l5                                                                                   Net         -                  -       1.127     -            14        
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_ns_0[1]                          CFG4        D                  In      -         9.605 f      -         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_ns_0[1]                          CFG4        Y                  Out     0.326     9.931 r      -         
CAHBtoAPB3IOI_ns[1]                                                                            Net         -                  -       0.248     -            1         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI[1]                               SLE         D                  In      -         10.180 r     -         
=======================================================================================================================================================================
Total path delay (propagation time + setup) of 10.435 is 5.242(50.2%) logic and 5.193(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.167
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.423

    Number of logic level(s):                6
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[25]
    Ending point:                            EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI[1] / D
    The start point is clocked by            EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                             Pin                Pin               Arrival      No. of    
Name                                                                                           Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                                         MSS_010     F_HM0_ADDR[25]     Out     3.536     3.536 f      -         
EvalSandbox_MSS_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]                                           Net         -                  -       0.497     -            2         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II[25]                         CFG3        C                  In      -         4.033 f      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II[25]                         CFG3        Y                  Out     0.210     4.242 f      -         
CAHBLTI11I[25]                                                                                 Net         -                  -       1.161     -            18        
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II_RNISLBE[27]                 CFG2        A                  In      -         5.404 f      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II_RNISLBE[27]                 CFG2        Y                  Out     0.087     5.491 f      -         
g0_4_sx                                                                                        Net         -                  -       0.248     -            1         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTIIII_i_m2_RNIGLSS                CFG4        B                  In      -         5.739 f      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTIIII_i_m2_RNIGLSS                CFG4        Y                  Out     0.148     5.888 r      -         
CAHBLTlOI0                                                                                     Net         -                  -       0.936     -            8         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI_RNITF112[13]     CFG4        D                  In      -         6.824 r      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI_RNITF112[13]     CFG4        Y                  Out     0.271     7.095 r      -         
N_763_i                                                                                        Net         -                  -       1.206     -            23        
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_m1_e                             CFG4        B                  In      -         8.301 r      -         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_m1_e                             CFG4        Y                  Out     0.165     8.466 r      -         
CAHBtoAPB3l5                                                                                   Net         -                  -       1.127     -            14        
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_ns_0[1]                          CFG4        D                  In      -         9.592 r      -         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_ns_0[1]                          CFG4        Y                  Out     0.326     9.919 r      -         
CAHBtoAPB3IOI_ns[1]                                                                            Net         -                  -       0.248     -            1         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI[1]                               SLE         D                  In      -         10.167 r     -         
=======================================================================================================================================================================
Total path delay (propagation time + setup) of 10.423 is 4.999(48.0%) logic and 5.424(52.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.160
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.416

    Number of logic level(s):                6
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[27]
    Ending point:                            EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI[1] / D
    The start point is clocked by            EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                             Pin                Pin               Arrival      No. of    
Name                                                                                           Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                                         MSS_010     F_HM0_ADDR[27]     Out     3.713     3.713 r      -         
EvalSandbox_MSS_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]                                           Net         -                  -       0.497     -            2         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II[27]                         CFG3        C                  In      -         4.210 r      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II[27]                         CFG3        Y                  Out     0.203     4.413 r      -         
CAHBLTI11I[27]                                                                                 Net         -                  -       0.896     -            6         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II_RNISLBE[27]                 CFG2        B                  In      -         5.309 r      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II_RNISLBE[27]                 CFG2        Y                  Out     0.165     5.473 r      -         
g0_4_sx                                                                                        Net         -                  -       0.248     -            1         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTIIII_i_m2_RNIGLSS                CFG4        B                  In      -         5.722 r      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTIIII_i_m2_RNIGLSS                CFG4        Y                  Out     0.143     5.865 f      -         
CAHBLTlOI0                                                                                     Net         -                  -       0.936     -            8         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI_RNITF112[13]     CFG4        D                  In      -         6.801 f      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI_RNITF112[13]     CFG4        Y                  Out     0.288     7.089 f      -         
N_763_i                                                                                        Net         -                  -       1.206     -            23        
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_m1_e                             CFG4        B                  In      -         8.294 f      -         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_m1_e                             CFG4        Y                  Out     0.164     8.459 f      -         
CAHBtoAPB3l5                                                                                   Net         -                  -       1.127     -            14        
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_ns_0[1]                          CFG4        D                  In      -         9.586 f      -         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_ns_0[1]                          CFG4        Y                  Out     0.326     9.912 r      -         
CAHBtoAPB3IOI_ns[1]                                                                            Net         -                  -       0.248     -            1         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI[1]                               SLE         D                  In      -         10.160 r     -         
=======================================================================================================================================================================
Total path delay (propagation time + setup) of 10.416 is 5.257(50.5%) logic and 5.158(49.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.347

    Number of logic level(s):                5
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[26]
    Ending point:                            EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI[1] / D
    The start point is clocked by            EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                             Pin                Pin               Arrival      No. of    
Name                                                                                           Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                                         MSS_010     F_HM0_ADDR[26]     Out     3.835     3.835 r      -         
EvalSandbox_MSS_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]                                           Net         -                  -       0.497     -            2         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II[26]                         CFG3        C                  In      -         4.332 r      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II[26]                         CFG3        Y                  Out     0.203     4.535 r      -         
CAHBLTI11I[26]                                                                                 Net         -                  -       1.161     -            18        
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTIIII_i_m2_RNIGLSS                CFG4        A                  In      -         5.696 r      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTIIII_i_m2_RNIGLSS                CFG4        Y                  Out     0.100     5.797 f      -         
CAHBLTlOI0                                                                                     Net         -                  -       0.936     -            8         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI_RNITF112[13]     CFG4        D                  In      -         6.733 f      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI_RNITF112[13]     CFG4        Y                  Out     0.288     7.021 f      -         
N_763_i                                                                                        Net         -                  -       1.206     -            23        
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_m1_e                             CFG4        B                  In      -         8.226 f      -         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_m1_e                             CFG4        Y                  Out     0.164     8.390 f      -         
CAHBtoAPB3l5                                                                                   Net         -                  -       1.127     -            14        
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_ns_0[1]                          CFG4        D                  In      -         9.517 f      -         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_ns_0[1]                          CFG4        Y                  Out     0.326     9.844 r      -         
CAHBtoAPB3IOI_ns[1]                                                                            Net         -                  -       0.248     -            1         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI[1]                               SLE         D                  In      -         10.092 r     -         
=======================================================================================================================================================================
Total path delay (propagation time + setup) of 10.347 is 5.172(50.0%) logic and 5.175(50.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.079
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.334

    Number of logic level(s):                5
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[24]
    Ending point:                            EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl[13] / D
    The start point is clocked by            EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                             Pin                Pin               Arrival      No. of    
Name                                                                                           Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                                         MSS_010     F_HM0_ADDR[24]     Out     3.711     3.711 f      -         
EvalSandbox_MSS_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]                                           Net         -                  -       0.497     -            2         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II[24]                         CFG3        C                  In      -         4.208 f      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTl0II[24]                         CFG3        Y                  Out     0.210     4.418 f      -         
CAHBLTI11I[24]                                                                                 Net         -                  -       1.179     -            20        
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTIIII_i_m2_RNIGLSS                CFG4        D                  In      -         5.596 f      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOOIll.CAHBLTIIII_i_m2_RNIGLSS                CFG4        Y                  Out     0.288     5.884 f      -         
CAHBLTlOI0                                                                                     Net         -                  -       0.936     -            8         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI_RNITF112[13]     CFG4        D                  In      -         6.820 f      -         
EvalSandbox_MSS_0.CoreAHBLite_0.CAHBLTl1OI1.CAHBLTOIIll.CAHBLTlIIl.CAHBLTOIOI_RNITF112[13]     CFG4        Y                  Out     0.288     7.108 f      -         
N_763_i                                                                                        Net         -                  -       1.206     -            23        
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_m1_e                             CFG4        B                  In      -         8.313 f      -         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3IOI_m1_e                             CFG4        Y                  Out     0.164     8.478 f      -         
CAHBtoAPB3l5                                                                                   Net         -                  -       1.127     -            14        
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl_5[13]                            CFG4        C                  In      -         9.605 f      -         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl_5[13]                            CFG4        Y                  Out     0.226     9.830 r      -         
CAHBtoAPB3OOl_5[13]                                                                            Net         -                  -       0.248     -            1         
EvalSandbox_MSS_0.COREAHBTOAPB3_0.CAHBtoAPB3I0l.CAHBtoAPB3OOl[13]                              SLE         D                  In      -         10.079 r     -         
=======================================================================================================================================================================
Total path delay (propagation time + setup) of 10.334 is 5.141(49.7%) logic and 5.193(50.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                                                     Arrival          
Instance                                              Reference                                                          Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc     EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       sm0_areset_n_rcosc_0     0.108       6.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[0]           EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[0]             0.087       7.713
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[1]           EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[1]             0.087       8.039
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[3]           EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[3]             0.087       8.062
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[4]           EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[4]             0.108       8.102
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[2]           EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[2]             0.087       8.140
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[5]           EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[5]             0.087       8.144
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[8]           EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[8]             0.108       8.181
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[6]           EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[6]             0.087       8.187
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[7]           EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[7]             0.087       8.222
====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                                                   Required          
Instance                                        Reference                                                          Type     Pin     Net                    Time         Slack
                                                Clock                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[0]     EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      ALn     sm0_areset_n_rcosc     10.000       6.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[1]     EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      ALn     sm0_areset_n_rcosc     10.000       6.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[2]     EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      ALn     sm0_areset_n_rcosc     10.000       6.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[3]     EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      ALn     sm0_areset_n_rcosc     10.000       6.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[4]     EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      ALn     sm0_areset_n_rcosc     10.000       6.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[5]     EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      ALn     sm0_areset_n_rcosc     10.000       6.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[6]     EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      ALn     sm0_areset_n_rcosc     10.000       6.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[7]     EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      ALn     sm0_areset_n_rcosc     10.000       6.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[8]     EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      ALn     sm0_areset_n_rcosc     10.000       6.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[9]     EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      ALn     sm0_areset_n_rcosc     10.000       6.236
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.236

    Number of logic level(s):                1
    Starting point:                          EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc / Q
    Ending point:                            EvalSandbox_MSS_0.CORERESETP_0.count_ddr[0] / ALn
    The start point is clocked by            EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            EvalSandbox_MSS_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                          Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc             SLE        Q        Out     0.108     0.108 f     -         
sm0_areset_n_rcosc_0                                          Net        -        -       1.830     -           1         
EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_RNIOJ2D     CLKINT     A        In      -         1.938 f     -         
EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_RNIOJ2D     CLKINT     Y        Out     0.375     2.314 f     -         
sm0_areset_n_rcosc                                            Net        -        -       1.450     -           17        
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[0]                   SLE        ALn      In      -         3.764 f     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 3.764 is 0.484(12.8%) logic and 3.280(87.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                                                                                                   Arrival          
Instance                                                   Reference                                               Type        Pin                        Net                                         Time        Slack
                                                           Clock                                                                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORECONFIGP_0.psel                       EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                        0.108       0.806
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         6.394       2.017
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[12]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]     6.424       2.621
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[10]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[10]     6.389       2.656
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[6]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[6]      6.340       2.705
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[15]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]     6.312       2.733
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[5]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[5]      6.332       2.751
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[2]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[2]      6.331       2.752
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      6.282       2.763
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[4]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[4]      6.276       2.769
=======================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                Required          
Instance                                                   Reference                                               Type     Pin     Net            Time         Slack
                                                           Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3]      EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[3]      4.745        0.806
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[4]      EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[4]      4.745        0.806
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[6]      EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[6]      4.745        0.806
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[7]      EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[7]      4.745        0.806
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[8]      EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[8]      4.745        0.806
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[9]      EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[9]      4.745        0.806
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[10]     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[10]     4.745        0.806
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[11]     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[11]     4.745        0.806
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[12]     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[12]     4.745        0.806
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[13]     EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[13]     4.745        0.806
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      3.938
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.806

    Number of logic level(s):                3
    Starting point:                          EvalSandbox_MSS_0.CORECONFIGP_0.psel / Q
    Ending point:                            EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3] / D
    The start point is clocked by            EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            EvalSandbox_MSS_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORECONFIGP_0.psel                       SLE      Q        Out     0.108     0.108 f     -         
psel                                                       Net      -        -       0.815     -           4         
EvalSandbox_MSS_0.CORECONFIGP_0.prdata_m1_e_0              CFG3     B        In      -         0.923 f     -         
EvalSandbox_MSS_0.CORECONFIGP_0.prdata_m1_e_0              CFG3     Y        Out     0.164     1.087 f     -         
N_656                                                      Net      -        -       0.896     -           6         
EvalSandbox_MSS_0.CORECONFIGP_0.prdata_0_iv_0_a2_1[15]     CFG4     D        In      -         1.983 f     -         
EvalSandbox_MSS_0.CORECONFIGP_0.prdata_0_iv_0_a2_1[15]     CFG4     Y        Out     0.317     2.300 r     -         
prdata_0_iv_0_a2_1[15]                                     Net      -        -       1.119     -           13        
EvalSandbox_MSS_0.CORECONFIGP_0.prdata_0_iv_0[3]           CFG4     D        In      -         3.418 r     -         
EvalSandbox_MSS_0.CORECONFIGP_0.prdata_0_iv_0[3]           CFG4     Y        Out     0.271     3.690 r     -         
prdata[3]                                                  Net      -        -       0.248     -           1         
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3]      SLE      D        In      -         3.938 r     -         
=====================================================================================================================
Total path delay (propagation time + setup) of 4.194 is 1.117(26.6%) logic and 3.077(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 186MB peak: 192MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 186MB peak: 192MB)

---------------------------------------
Resource Usage Report for EvalBoardSandbox 

Mapping to part: m2s010vf400std
Cell usage:
CCC             1 use
CLKINT          8 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
CFG1           4 uses
CFG2           59 uses
CFG3           111 uses
CFG4           134 uses

Carry cells:
ARI1            152 uses - used for arithmetic functions
ARI1            32 uses - used for Wide-Mux implementation
Total ARI1      184 uses


Sequential Cells: 
SLE            411 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 44
I/O primitives: 41
BIBUF          9 uses
BIBUF_DIFF     1 use
INBUF          1 use
OUTBUF         29 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 8

Total LUTs:    492

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  411 + 0 + 0 + 0 = 411;
Total number of LUTs after P&R:  492 + 0 + 0 + 0 = 492;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 70MB peak: 192MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Thu Nov 16 14:17:11 2023

###########################################################]
