#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x145045f10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14503a900 .scope module, "graph_fetch_tb" "graph_fetch_tb" 3 4;
 .timescale -9 -12;
v0x14506ee40_0 .var "clk_in", 0 0;
v0x14506eed0_0 .net "data_out", 31 0, v0x14506aa50_0;  1 drivers
v0x14506efa0_0 .net "data_valid_out", 0 0, v0x14506b0e0_0;  1 drivers
v0x14506f070_0 .net "mem_data_in", 31 0, L_0x1450702a0;  1 drivers
v0x14506f180_0 .net "mem_data_in2", 31 0, v0x145065910_0;  1 drivers
v0x14506f290_0 .net "mem_req_out", 31 0, v0x14506bd90_0;  1 drivers
v0x14506f320_0 .net "mem_req_out2", 31 0, v0x14506bf40_0;  1 drivers
v0x14506f3f0_0 .net "mem_valid_in", 0 0, v0x1450684c0_0;  1 drivers
v0x14506f4c0_0 .net "mem_valid_in2", 0 0, v0x1450685d0_0;  1 drivers
v0x14506f5d0_0 .net "mem_valid_out", 0 0, v0x14506c0f0_0;  1 drivers
v0x14506f660_0 .net "mem_valid_out2", 0 0, v0x14506c180_0;  1 drivers
v0x14506f730_0 .var "neigh_deq_in", 0 0;
v0x14506f7c0_0 .net "neigh_empty_out", 0 0, v0x145069af0_0;  1 drivers
v0x14506f890_0 .net "neigh_fifo_out", 31 0, v0x1450699c0_0;  1 drivers
v0x14506f960_0 .net "neigh_full_out", 0 0, v0x145069d30_0;  1 drivers
v0x14506fa30_0 .net "neigh_valid_out", 0 0, v0x14506a110_0;  1 drivers
v0x14506fb00_0 .var "pos_deq_in", 0 0;
v0x14506fcd0_0 .net "pos_empty_out", 0 0, v0x14506ab80_0;  1 drivers
v0x14506fd60_0 .net "pos_full_out", 0 0, v0x14506ad80_0;  1 drivers
v0x14506fdf0_0 .var "rst_in", 0 0;
v0x14506fe80_0 .var "v_addr_in", 31 0;
v0x14506ff10_0 .var "valid_in", 0 0;
v0x14506ffa0_0 .net "valid_visited", 0 0, v0x14506ed00_0;  1 drivers
v0x145070070_0 .net "visited", 0 0, v0x14506de10_0;  1 drivers
v0x145070100_0 .net "visited_addr_in", 31 0, v0x14506cd10_0;  1 drivers
v0x1450701d0_0 .net "visited_addr_valid_in", 0 0, v0x14506cda0_0;  1 drivers
S_0x14503aa70 .scope module, "g" "graph_memory" 3 42, 4 11 0, S_0x14503a900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "idx_addr";
    .port_info 3 /INPUT 1 "idx_validin";
    .port_info 4 /INPUT 32 "data_addra_in";
    .port_info 5 /INPUT 32 "data_addrb_in";
    .port_info 6 /INPUT 1 "data_validina";
    .port_info 7 /INPUT 1 "data_validinb";
    .port_info 8 /OUTPUT 32 "rowidx_out";
    .port_info 9 /OUTPUT 32 "data_outa";
    .port_info 10 /OUTPUT 32 "data_outb";
    .port_info 11 /OUTPUT 1 "data_valid_outa";
    .port_info 12 /OUTPUT 1 "data_valid_outb";
    .port_info 13 /OUTPUT 1 "rowidx_valid_out";
P_0x14503aed0 .param/l "DIM" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x14503af10 .param/l "PROC_BITS" 0 4 11, +C4<00000000000000000000000000000000>;
v0x145067f80_0 .net "clk_in", 0 0, v0x14506ee40_0;  1 drivers
v0x145068010_0 .var "cta", 1 0;
v0x1450680a0_0 .var "ctb", 0 0;
v0x145068130_0 .var "ctc", 1 0;
v0x1450681d0_0 .net "data_addra_in", 31 0, v0x14506bd90_0;  alias, 1 drivers
v0x1450682c0_0 .net "data_addrb_in", 31 0, v0x14506bf40_0;  alias, 1 drivers
v0x145068370_0 .net "data_outa", 31 0, L_0x1450702a0;  alias, 1 drivers
v0x145068410_0 .net "data_outb", 31 0, v0x145065910_0;  alias, 1 drivers
v0x1450684c0_0 .var "data_valid_outa", 0 0;
v0x1450685d0_0 .var "data_valid_outb", 0 0;
v0x145068670_0 .net "data_validina", 0 0, v0x14506c0f0_0;  alias, 1 drivers
v0x145068710_0 .net "data_validinb", 0 0, v0x14506c180_0;  alias, 1 drivers
o0x148028c10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1450687b0_0 .net "idx_addr", 31 0, o0x148028c10;  0 drivers
o0x148028c40 .functor BUFZ 1, C4<z>; HiZ drive
v0x145068860_0 .net "idx_validin", 0 0, o0x148028c40;  0 drivers
v0x145068900_0 .net "rowidx_out", 31 0, L_0x145070540;  1 drivers
v0x1450689c0_0 .var "rowidx_valid_out", 0 0;
v0x145068a50_0 .net "rst_in", 0 0, v0x14506fdf0_0;  1 drivers
L_0x145070380 .part v0x14506bd90_0, 0, 10;
L_0x145070420 .part v0x14506bf40_0, 0, 10;
L_0x1450705f0 .part o0x148028c10, 0, 10;
S_0x145027b80 .scope module, "data_mem" "xilinx_true_dual_port_read_first_2_clock_ram" 4 104, 5 10 0, S_0x14503aa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x145046290 .param/str "INIT_FILE" 0 5 14, "data/samples/tester_4/out_addrs.mem";
P_0x1450462d0 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0x145046310 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x145046350 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x145065ba0 .array "BRAM", 0 1023, 31 0;
v0x145065c40_0 .net "addra", 9 0, L_0x145070380;  1 drivers
v0x145065cf0_0 .net "addrb", 9 0, L_0x145070420;  1 drivers
v0x145065db0_0 .net "clka", 0 0, v0x14506ee40_0;  alias, 1 drivers
v0x145065e50_0 .net "clkb", 0 0, v0x14506ee40_0;  alias, 1 drivers
L_0x148060010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145065f20_0 .net "dina", 31 0, L_0x148060010;  1 drivers
L_0x148060058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145065fc0_0 .net "dinb", 31 0, L_0x148060058;  1 drivers
v0x145066070_0 .net "douta", 31 0, L_0x1450702a0;  alias, 1 drivers
v0x145066120_0 .net "doutb", 31 0, v0x145065910_0;  alias, 1 drivers
L_0x148060130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x145066250_0 .net "ena", 0 0, L_0x148060130;  1 drivers
L_0x148060178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1450662f0_0 .net "enb", 0 0, L_0x148060178;  1 drivers
v0x145066390_0 .var/i "idx", 31 0;
v0x145066440_0 .var "ram_data_a", 31 0;
v0x1450664f0_0 .var "ram_data_b", 31 0;
L_0x1480601c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1450665a0_0 .net "regcea", 0 0, L_0x1480601c0;  1 drivers
L_0x148060208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x145066640_0 .net "regceb", 0 0, L_0x148060208;  1 drivers
v0x1450666e0_0 .net "rsta", 0 0, v0x14506fdf0_0;  alias, 1 drivers
v0x145066870_0 .net "rstb", 0 0, v0x14506fdf0_0;  alias, 1 drivers
L_0x1480600a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145066900_0 .net "wea", 0 0, L_0x1480600a0;  1 drivers
L_0x1480600e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145066990_0 .net "web", 0 0, L_0x1480600e8;  1 drivers
S_0x145005b10 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_0x145027b80;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x145005b10
v0x145065580_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.g.data_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x145065580_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x145065580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145065580_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x145065630 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_0x145027b80;
 .timescale -9 -12;
L_0x1450702a0 .functor BUFZ 32, v0x145065850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x145065850_0 .var "douta_reg", 31 0;
v0x145065910_0 .var "doutb_reg", 31 0;
E_0x145065800 .event posedge, v0x145065db0_0;
S_0x1450659c0 .scope generate, "use_init_file" "use_init_file" 5 49, 5 49 0, S_0x145027b80;
 .timescale -9 -12;
S_0x145066b20 .scope module, "ptr_mem" "xilinx_single_port_ram_read_first" 4 128, 6 10 0, S_0x14503aa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x145066cf0 .param/str "INIT_FILE" 0 6 14, "data/samples/tester_4/out_vidx.mem";
P_0x145066d30 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000010000000000>;
P_0x145066d70 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0x145066db0 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v0x145067790 .array "BRAM", 0 1023, 31 0;
v0x145067830_0 .net "addra", 9 0, L_0x1450705f0;  1 drivers
v0x1450678e0_0 .net "clka", 0 0, v0x14506ee40_0;  alias, 1 drivers
L_0x148060250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1450679d0_0 .net "dina", 31 0, L_0x148060250;  1 drivers
v0x145067a70_0 .net "douta", 31 0, L_0x145070540;  alias, 1 drivers
L_0x1480602e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x145067b40_0 .net "ena", 0 0, L_0x1480602e0;  1 drivers
v0x145067be0_0 .var "ram_data", 31 0;
L_0x148060328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x145067c90_0 .net "regcea", 0 0, L_0x148060328;  1 drivers
v0x145067d30_0 .net "rsta", 0 0, v0x14506fdf0_0;  alias, 1 drivers
L_0x148060298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145067e40_0 .net "wea", 0 0, L_0x148060298;  1 drivers
S_0x145067090 .scope function.vec4.u32, "clogb2" "clogb2" 6 74, 6 74 0, S_0x145066b20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x145067090
v0x145067300_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.g.ptr_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x145067300_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x145067300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x145067300_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x1450673a0 .scope generate, "output_register" "output_register" 6 51, 6 51 0, S_0x145066b20;
 .timescale -9 -12;
L_0x145070540 .functor BUFZ 32, v0x145067510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x145067510_0 .var "douta_reg", 31 0;
S_0x1450675b0 .scope generate, "use_init_file" "use_init_file" 6 31, 6 31 0, S_0x145066b20;
 .timescale -9 -12;
S_0x145068cf0 .scope module, "graph" "graph_fetch" 3 67, 7 4 0, S_0x14503a900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 1 "pos_deq_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "data_valid_out";
    .port_info 7 /OUTPUT 1 "pos_full_out";
    .port_info 8 /OUTPUT 1 "pos_empty_out";
    .port_info 9 /INPUT 1 "neigh_deq_in";
    .port_info 10 /OUTPUT 32 "neigh_fifo_out";
    .port_info 11 /OUTPUT 1 "neigh_valid_out";
    .port_info 12 /OUTPUT 1 "neigh_full_out";
    .port_info 13 /OUTPUT 1 "neigh_empty_out";
    .port_info 14 /OUTPUT 1 "reached_neigh_end_out";
    .port_info 15 /INPUT 1 "mem_valid_in";
    .port_info 16 /INPUT 32 "mem_data_in";
    .port_info 17 /OUTPUT 1 "mem_valid_out";
    .port_info 18 /OUTPUT 32 "mem_req_out";
    .port_info 19 /INPUT 1 "mem_valid_in2";
    .port_info 20 /INPUT 32 "mem_data_in2";
    .port_info 21 /OUTPUT 1 "mem_valid_out2";
    .port_info 22 /OUTPUT 32 "mem_req_out2";
    .port_info 23 /OUTPUT 32 "visited_req_out";
    .port_info 24 /OUTPUT 1 "visited_req_valid_out";
    .port_info 25 /INPUT 1 "visited_val_in";
    .port_info 26 /INPUT 1 "visited_val_valid_in";
P_0x14505a380 .param/l "DIM" 0 7 4, +C4<00000000000000000000000000000100>;
L_0x1450709c0 .functor NOT 1, v0x14506de10_0, C4<0>, C4<0>, C4<0>;
L_0x145070a50 .functor AND 1, v0x14506ed00_0, L_0x1450709c0, C4<1>, C4<1>;
L_0x145070d00 .functor AND 1, L_0x145070a50, L_0x145070c40, C4<1>, C4<1>;
L_0x145071030 .functor AND 1, v0x1450684c0_0, L_0x145070f10, C4<1>, C4<1>;
L_0x145071100 .functor NOT 1, v0x14506be20_0, C4<0>, C4<0>, C4<0>;
L_0x1450711c0 .functor AND 1, L_0x145071030, L_0x145071100, C4<1>, C4<1>;
v0x14506b310_0 .net *"_ivl_0", 0 0, L_0x1450709c0;  1 drivers
v0x14506b3a0_0 .net *"_ivl_10", 31 0, L_0x145070df0;  1 drivers
L_0x1480604d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14506b430_0 .net *"_ivl_13", 27 0, L_0x1480604d8;  1 drivers
L_0x148060520 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14506b4c0_0 .net/2u *"_ivl_14", 31 0, L_0x148060520;  1 drivers
v0x14506b560_0 .net *"_ivl_16", 0 0, L_0x145070f10;  1 drivers
v0x14506b640_0 .net *"_ivl_19", 0 0, L_0x145071030;  1 drivers
v0x14506b6e0_0 .net *"_ivl_20", 0 0, L_0x145071100;  1 drivers
v0x14506b790_0 .net *"_ivl_3", 0 0, L_0x145070a50;  1 drivers
L_0x148060490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14506b830_0 .net/2u *"_ivl_4", 31 0, L_0x148060490;  1 drivers
v0x14506b940_0 .net *"_ivl_6", 0 0, L_0x145070c40;  1 drivers
v0x14506b9e0_0 .net "clk_in", 0 0, v0x14506ee40_0;  alias, 1 drivers
v0x14506ba70_0 .var "ct", 3 0;
v0x14506bb20_0 .net "data_out", 31 0, v0x14506aa50_0;  alias, 1 drivers
v0x14506bbe0_0 .net "data_valid_out", 0 0, v0x14506b0e0_0;  alias, 1 drivers
v0x14506bc70_0 .net "mem_data_in", 31 0, L_0x1450702a0;  alias, 1 drivers
v0x14506bd00_0 .net "mem_data_in2", 31 0, v0x145065910_0;  alias, 1 drivers
v0x14506bd90_0 .var "mem_req_out", 31 0;
v0x14506bf40_0 .var "mem_req_out2", 31 0;
v0x14506bfd0_0 .net "mem_valid_in", 0 0, v0x1450684c0_0;  alias, 1 drivers
v0x14506c060_0 .net "mem_valid_in2", 0 0, v0x1450685d0_0;  alias, 1 drivers
v0x14506c0f0_0 .var "mem_valid_out", 0 0;
v0x14506c180_0 .var "mem_valid_out2", 0 0;
v0x14506c230_0 .net "neigh_deq_in", 0 0, v0x14506f730_0;  1 drivers
v0x14506c2e0_0 .net "neigh_empty_out", 0 0, v0x145069af0_0;  alias, 1 drivers
v0x14506c390_0 .net "neigh_fifo_out", 31 0, v0x1450699c0_0;  alias, 1 drivers
v0x14506c440_0 .net "neigh_full_out", 0 0, v0x145069d30_0;  alias, 1 drivers
v0x14506c4f0_0 .net "neigh_valid_out", 0 0, v0x14506a110_0;  alias, 1 drivers
v0x14506c5a0_0 .net "pos_deq_in", 0 0, v0x14506fb00_0;  1 drivers
v0x14506c650_0 .net "pos_empty_out", 0 0, v0x14506ab80_0;  alias, 1 drivers
v0x14506c700_0 .net "pos_full_out", 0 0, v0x14506ad80_0;  alias, 1 drivers
v0x14506c7b0_0 .var "reached_neigh_end_out", 0 0;
v0x14506c840_0 .var "req_ready_d", 0 0;
v0x14506c8d0_0 .var "req_ready_n", 0 0;
v0x14506be20_0 .var "req_ready_v", 0 0;
v0x14506cb60_0 .net "rst_in", 0 0, v0x14506fdf0_0;  alias, 1 drivers
v0x14506cbf0_0 .net "v_addr_in", 31 0, v0x14506fe80_0;  1 drivers
v0x14506cc80_0 .net "valid_in", 0 0, v0x14506ff10_0;  1 drivers
v0x14506cd10_0 .var "visited_req_out", 31 0;
v0x14506cda0_0 .var "visited_req_valid_out", 0 0;
v0x14506ce30_0 .net "visited_val_in", 0 0, v0x14506de10_0;  alias, 1 drivers
v0x14506cec0_0 .net "visited_val_valid_in", 0 0, v0x14506ed00_0;  alias, 1 drivers
L_0x145070c40 .cmp/ne 32, v0x145065910_0, L_0x148060490;
L_0x145070df0 .concat [ 4 28 0 0], v0x14506ba70_0, L_0x1480604d8;
L_0x145070f10 .cmp/gt 32, L_0x148060520, L_0x145070df0;
S_0x145069290 .scope module, "neighbors" "FIFO" 7 87, 8 4 0, S_0x145068cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x145068ea0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x145068ee0 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000000100>;
v0x145069920_0 .net "clk_in", 0 0, v0x14506ee40_0;  alias, 1 drivers
v0x1450699c0_0 .var "data_out", 31 0;
v0x145069a60_0 .net "deq_in", 0 0, v0x14506f730_0;  alias, 1 drivers
v0x145069af0_0 .var "empty_out", 0 0;
v0x145069b80_0 .net "enq_data_in", 31 0, v0x145065910_0;  alias, 1 drivers
v0x145069ca0_0 .net "enq_in", 0 0, L_0x145070d00;  1 drivers
v0x145069d30_0 .var "full_out", 0 0;
v0x145069dc0 .array "queue", 0 3, 31 0;
v0x145069e60_0 .var "read_ptr", 2 0;
v0x145069f70_0 .net "rst_in", 0 0, v0x14506fdf0_0;  alias, 1 drivers
v0x14506a080 .array "valid", 0 3, 0 0;
v0x14506a110_0 .var "valid_out", 0 0;
v0x14506a1a0_0 .var "write_ptr", 2 0;
S_0x1450696a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x145069290;
 .timescale -9 -12;
v0x145069860_0 .var/2s "i", 31 0;
S_0x14506a300 .scope module, "position" "FIFO" 7 102, 8 4 0, S_0x145068cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x14506a470 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x14506a4b0 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
v0x14506a9b0_0 .net "clk_in", 0 0, v0x14506ee40_0;  alias, 1 drivers
v0x14506aa50_0 .var "data_out", 31 0;
v0x14506aaf0_0 .net "deq_in", 0 0, v0x14506fb00_0;  alias, 1 drivers
v0x14506ab80_0 .var "empty_out", 0 0;
v0x14506ac10_0 .net "enq_data_in", 31 0, L_0x1450702a0;  alias, 1 drivers
v0x14506acf0_0 .net "enq_in", 0 0, L_0x1450711c0;  1 drivers
v0x14506ad80_0 .var "full_out", 0 0;
v0x14506ae10 .array "queue", 0 15, 31 0;
v0x14506aeb0_0 .var "read_ptr", 4 0;
v0x14506afc0_0 .net "rst_in", 0 0, v0x14506fdf0_0;  alias, 1 drivers
v0x14506b050 .array "valid", 0 15, 0 0;
v0x14506b0e0_0 .var "valid_out", 0 0;
v0x14506b180_0 .var "write_ptr", 4 0;
S_0x14506a740 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x14506a300;
 .timescale -9 -12;
v0x14506a900_0 .var/2s "i", 31 0;
S_0x14506d160 .scope module, "vmem" "visited" 3 57, 9 10 0, S_0x14503a900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "v_addr_valid_in";
    .port_info 4 /OUTPUT 1 "visited_out";
    .port_info 5 /OUTPUT 1 "valid_v_out";
P_0x145068f20 .param/l "PROC_BITS" 0 9 10, +C4<00000000000000000000000000000000>;
v0x14506e820_0 .net "clk_in", 0 0, v0x14506ee40_0;  alias, 1 drivers
v0x14506e9c0_0 .var "counter2", 1 0;
v0x14506ea50_0 .net "rst_in", 0 0, v0x14506fdf0_0;  alias, 1 drivers
v0x14506ebe0_0 .net "v_addr_in", 31 0, v0x14506cd10_0;  alias, 1 drivers
v0x14506ec70_0 .net "v_addr_valid_in", 0 0, v0x14506cda0_0;  alias, 1 drivers
v0x14506ed00_0 .var "valid_v_out", 0 0;
v0x14506ed90_0 .net "visited_out", 0 0, v0x14506de10_0;  alias, 1 drivers
L_0x1450708c0 .part v0x14506cd10_0, 0, 12;
S_0x14506d450 .scope module, "bram_3_2" "xilinx_single_port_ram_read_first" 9 78, 6 10 0, S_0x14506d160;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 1 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 1 "douta";
P_0x14506d610 .param/str "INIT_FILE" 0 6 14, "data/empty.mem";
P_0x14506d650 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000001000000000000>;
P_0x14506d690 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0x14506d6d0 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000000001>;
v0x14506e090 .array "BRAM", 0 4095, 0 0;
v0x14506e130_0 .net "addra", 11 0, L_0x1450708c0;  1 drivers
v0x14506e1e0_0 .net "clka", 0 0, v0x14506ee40_0;  alias, 1 drivers
L_0x148060370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14506e290_0 .net "dina", 0 0, L_0x148060370;  1 drivers
v0x14506e330_0 .net "douta", 0 0, v0x14506de10_0;  alias, 1 drivers
L_0x148060400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14506e410_0 .net "ena", 0 0, L_0x148060400;  1 drivers
v0x14506e4a0_0 .var "ram_data", 0 0;
L_0x148060448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14506e550_0 .net "regcea", 0 0, L_0x148060448;  1 drivers
v0x14506e5f0_0 .net "rsta", 0 0, v0x14506fdf0_0;  alias, 1 drivers
L_0x1480603b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14506e700_0 .net "wea", 0 0, L_0x1480603b8;  1 drivers
S_0x14506d970 .scope function.vec4.u32, "clogb2" "clogb2" 6 74, 6 74 0, S_0x14506d450;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x14506d970
v0x14506dc00_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.vmem.bram_3_2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x14506dc00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x14506dc00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14506dc00_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x14506dca0 .scope generate, "output_register" "output_register" 6 51, 6 51 0, S_0x14506d450;
 .timescale -9 -12;
v0x14506de10_0 .var "douta_reg", 0 0;
S_0x14506deb0 .scope generate, "use_init_file" "use_init_file" 6 31, 6 31 0, S_0x14506d450;
 .timescale -9 -12;
    .scope S_0x1450659c0;
T_3 ;
    %vpi_call/w 5 51 "$readmemh", P_0x145046290, v0x145065ba0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x145065630;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145065850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145065910_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x145065630;
T_5 ;
    %wait E_0x145065800;
    %load/vec4 v0x1450666e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145065850_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1450665a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x145066440_0;
    %assign/vec4 v0x145065850_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x145065630;
T_6 ;
    %wait E_0x145065800;
    %load/vec4 v0x145066870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145065910_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x145066640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1450664f0_0;
    %assign/vec4 v0x145065910_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x145027b80;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145066440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1450664f0_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x145027b80;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145066390_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x145066390_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x145065ba0, v0x145066390_0 > {0 0 0};
    %load/vec4 v0x145066390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145066390_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x145027b80;
T_9 ;
    %wait E_0x145065800;
    %load/vec4 v0x145066250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x145066900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x145065f20_0;
    %load/vec4 v0x145065c40_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145065ba0, 0, 4;
T_9.2 ;
    %load/vec4 v0x145065c40_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x145065ba0, 4;
    %assign/vec4 v0x145066440_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x145027b80;
T_10 ;
    %wait E_0x145065800;
    %load/vec4 v0x1450662f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x145066990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x145065fc0_0;
    %load/vec4 v0x145065cf0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145065ba0, 0, 4;
T_10.2 ;
    %load/vec4 v0x145065cf0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x145065ba0, 4;
    %assign/vec4 v0x1450664f0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1450675b0;
T_11 ;
    %vpi_call/w 6 33 "$readmemh", P_0x145066cf0, v0x145067790, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1450673a0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145067510_0, 0, 32;
    %end;
    .thread T_12, $init;
    .scope S_0x1450673a0;
T_13 ;
    %wait E_0x145065800;
    %load/vec4 v0x145067d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145067510_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x145067c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x145067be0_0;
    %assign/vec4 v0x145067510_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x145066b20;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145067be0_0, 0, 32;
    %end;
    .thread T_14, $init;
    .scope S_0x145066b20;
T_15 ;
    %wait E_0x145065800;
    %load/vec4 v0x145067b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x145067e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1450679d0_0;
    %load/vec4 v0x145067830_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145067790, 0, 4;
T_15.2 ;
    %load/vec4 v0x145067830_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x145067790, 4;
    %assign/vec4 v0x145067be0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14503aa70;
T_16 ;
    %wait E_0x145065800;
    %load/vec4 v0x145068a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x145068010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1450680a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1450680a0_0, 0;
T_16.0 ;
    %load/vec4 v0x145068670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x145068010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1450684c0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x145068010_0, 0;
T_16.3 ;
    %load/vec4 v0x145068010_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1450684c0_0, 0;
    %load/vec4 v0x145068670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x145068010_0, 0;
T_16.6 ;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1450684c0_0, 0;
T_16.5 ;
    %load/vec4 v0x145068710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1450680a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1450685d0_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1450680a0_0, 0;
T_16.9 ;
    %load/vec4 v0x1450680a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1450685d0_0, 0;
    %load/vec4 v0x145068710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1450680a0_0, 0;
T_16.12 ;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1450685d0_0, 0;
T_16.11 ;
    %load/vec4 v0x145068860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x145068130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1450689c0_0, 0;
    %jmp T_16.15;
T_16.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x145068130_0, 0;
T_16.15 ;
    %load/vec4 v0x145068130_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1450689c0_0, 0;
    %load/vec4 v0x145068860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.18, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x145068130_0, 0;
T_16.18 ;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1450689c0_0, 0;
T_16.17 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14506deb0;
T_17 ;
    %vpi_call/w 6 33 "$readmemh", P_0x14506d610, v0x14506e090, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x14506dca0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506de10_0, 0, 1;
    %end;
    .thread T_18, $init;
    .scope S_0x14506dca0;
T_19 ;
    %wait E_0x145065800;
    %load/vec4 v0x14506e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506de10_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x14506e550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x14506e4a0_0;
    %assign/vec4 v0x14506de10_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14506d450;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506e4a0_0, 0, 1;
    %end;
    .thread T_20, $init;
    .scope S_0x14506d450;
T_21 ;
    %wait E_0x145065800;
    %load/vec4 v0x14506e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x14506e700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x14506e290_0;
    %load/vec4 v0x14506e130_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14506e090, 0, 4;
T_21.2 ;
    %load/vec4 v0x14506e130_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x14506e090, 4;
    %assign/vec4 v0x14506e4a0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14506d160;
T_22 ;
    %wait E_0x145065800;
    %load/vec4 v0x14506ea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506ed00_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x14506ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x14506e9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506ed00_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x14506e9c0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14506e9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506ed00_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506ed00_0, 0;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x145069290;
T_23 ;
    %wait E_0x145065800;
    %load/vec4 v0x145069f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %fork t_1, S_0x1450696a0;
    %jmp t_0;
    .scope S_0x1450696a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145069860_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x145069860_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x145069860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145069dc0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x145069860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14506a080, 0, 4;
    %load/vec4 v0x145069860_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x145069860_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %end;
    .scope S_0x145069290;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1450699c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x145069e60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14506a1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506a110_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x145069a60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.7, 10;
    %load/vec4 v0x145069af0_0;
    %inv;
    %and;
T_23.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.6, 9;
    %load/vec4 v0x145069e60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14506a080, 4;
    %and;
T_23.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x145069e60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x145069dc0, 4;
    %assign/vec4 v0x1450699c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506a110_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x145069e60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14506a080, 0, 4;
    %load/vec4 v0x145069e60_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_23.8, 8;
    %load/vec4 v0x145069e60_0;
    %addi 1, 0, 3;
    %jmp/1 T_23.9, 8;
T_23.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_23.9, 8;
 ; End of false expr.
    %blend;
T_23.9;
    %assign/vec4 v0x145069e60_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506a110_0, 0;
T_23.5 ;
    %load/vec4 v0x145069ca0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.13, 10;
    %load/vec4 v0x145069d30_0;
    %inv;
    %and;
T_23.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.12, 9;
    %load/vec4 v0x14506a1a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14506a080, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x145069b80_0;
    %load/vec4 v0x14506a1a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145069dc0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14506a1a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14506a080, 0, 4;
    %load/vec4 v0x14506a1a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_23.14, 8;
    %load/vec4 v0x14506a1a0_0;
    %addi 1, 0, 3;
    %jmp/1 T_23.15, 8;
T_23.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_23.15, 8;
 ; End of false expr.
    %blend;
T_23.15;
    %assign/vec4 v0x14506a1a0_0, 0;
T_23.10 ;
    %load/vec4 v0x145069e60_0;
    %load/vec4 v0x14506a1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_23.16, 4;
    %load/vec4 v0x145069e60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14506a080, 4;
    %inv;
    %and;
T_23.16;
    %assign/vec4 v0x145069af0_0, 0;
    %load/vec4 v0x145069e60_0;
    %load/vec4 v0x14506a1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_23.17, 4;
    %load/vec4 v0x145069e60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14506a080, 4;
    %and;
T_23.17;
    %assign/vec4 v0x145069d30_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14506a300;
T_24 ;
    %wait E_0x145065800;
    %load/vec4 v0x14506afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %fork t_3, S_0x14506a740;
    %jmp t_2;
    .scope S_0x14506a740;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14506a900_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x14506a900_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14506a900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14506ae10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14506a900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14506b050, 0, 4;
    %load/vec4 v0x14506a900_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x14506a900_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x14506a300;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14506aa50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14506aeb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14506b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506b0e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x14506aaf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.7, 10;
    %load/vec4 v0x14506ab80_0;
    %inv;
    %and;
T_24.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v0x14506aeb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14506b050, 4;
    %and;
T_24.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x14506aeb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14506ae10, 4;
    %assign/vec4 v0x14506aa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506b0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x14506aeb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14506b050, 0, 4;
    %load/vec4 v0x14506aeb0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %load/vec4 v0x14506aeb0_0;
    %addi 1, 0, 5;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %assign/vec4 v0x14506aeb0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506b0e0_0, 0;
T_24.5 ;
    %load/vec4 v0x14506acf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.13, 10;
    %load/vec4 v0x14506ad80_0;
    %inv;
    %and;
T_24.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.12, 9;
    %load/vec4 v0x14506b180_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14506b050, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v0x14506ac10_0;
    %load/vec4 v0x14506b180_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14506ae10, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14506b180_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14506b050, 0, 4;
    %load/vec4 v0x14506b180_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_24.14, 8;
    %load/vec4 v0x14506b180_0;
    %addi 1, 0, 5;
    %jmp/1 T_24.15, 8;
T_24.14 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_24.15, 8;
 ; End of false expr.
    %blend;
T_24.15;
    %assign/vec4 v0x14506b180_0, 0;
T_24.10 ;
    %load/vec4 v0x14506aeb0_0;
    %load/vec4 v0x14506b180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_24.16, 4;
    %load/vec4 v0x14506aeb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14506b050, 4;
    %inv;
    %and;
T_24.16;
    %assign/vec4 v0x14506ab80_0, 0;
    %load/vec4 v0x14506aeb0_0;
    %load/vec4 v0x14506b180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_24.17, 4;
    %load/vec4 v0x14506aeb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14506b050, 4;
    %and;
T_24.17;
    %assign/vec4 v0x14506ad80_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x145068cf0;
T_25 ;
    %wait E_0x145065800;
    %load/vec4 v0x14506cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14506ba70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c7b0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x14506cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x14506cbf0_0;
    %addi 5, 0, 32;
    %assign/vec4 v0x14506bf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506be20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14506ba70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c7b0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x14506bd00_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_25.6, 4;
    %load/vec4 v0x14506c060_0;
    %and;
T_25.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x14506bd00_0;
    %assign/vec4 v0x14506bd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506c0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506be20_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x14506be20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.9, 9;
    %load/vec4 v0x14506bfd0_0;
    %and;
T_25.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c0f0_0, 0;
    %load/vec4 v0x14506bc70_0;
    %assign/vec4 v0x14506cd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506cda0_0, 0;
    %jmp T_25.8;
T_25.7 ;
    %load/vec4 v0x14506be20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.12, 9;
    %load/vec4 v0x14506cec0_0;
    %and;
T_25.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %load/vec4 v0x14506ce30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506c840_0, 0;
    %jmp T_25.14;
T_25.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506c8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506be20_0, 0;
T_25.14 ;
    %jmp T_25.11;
T_25.10 ;
    %load/vec4 v0x14506c840_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.18, 10;
    %load/vec4 v0x14506be20_0;
    %inv;
    %and;
T_25.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.17, 9;
    %load/vec4 v0x14506bd90_0;
    %load/vec4 v0x14506bd00_0;
    %subi 4294967293, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_25.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.15, 8;
    %load/vec4 v0x14506bd90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x14506bd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506c0f0_0, 0;
    %jmp T_25.16;
T_25.15 ;
    %load/vec4 v0x14506c840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.21, 9;
    %load/vec4 v0x14506be20_0;
    %and;
T_25.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506be20_0, 0;
    %load/vec4 v0x14506bd00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x14506bd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506c0f0_0, 0;
    %jmp T_25.20;
T_25.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506cda0_0, 0;
T_25.20 ;
T_25.16 ;
T_25.11 ;
T_25.8 ;
T_25.5 ;
    %load/vec4 v0x14506bd00_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_25.24, 4;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x14506ba70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_25.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.22, 8;
    %load/vec4 v0x14506c440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506c8d0_0, 0;
    %jmp T_25.26;
T_25.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506c180_0, 0;
    %load/vec4 v0x14506bf40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x14506bf40_0, 0;
T_25.26 ;
    %jmp T_25.23;
T_25.22 ;
    %load/vec4 v0x14506c8d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.29, 9;
    %load/vec4 v0x14506c440_0;
    %inv;
    %and;
T_25.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.27, 8;
    %load/vec4 v0x14506bf40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x14506bf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c8d0_0, 0;
    %jmp T_25.28;
T_25.27 ;
    %load/vec4 v0x14506c440_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.32, 9;
    %load/vec4 v0x14506be20_0;
    %inv;
    %and;
T_25.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c8d0_0, 0;
T_25.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c180_0, 0;
T_25.28 ;
T_25.23 ;
    %load/vec4 v0x14506c060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.35, 9;
    %load/vec4 v0x14506bd00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14506c7b0_0, 0;
    %jmp T_25.34;
T_25.33 ;
    %load/vec4 v0x14506bd00_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.36, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14506c7b0_0, 0;
T_25.36 ;
T_25.34 ;
    %load/vec4 v0x14506bfd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.41, 10;
    %load/vec4 v0x14506c700_0;
    %inv;
    %and;
T_25.41;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.40, 9;
    %load/vec4 v0x14506be20_0;
    %inv;
    %and;
T_25.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.38, 8;
    %load/vec4 v0x14506ba70_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_25.42, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.43, 8;
T_25.42 ; End of true expr.
    %load/vec4 v0x14506ba70_0;
    %addi 1, 0, 4;
    %jmp/0 T_25.43, 8;
 ; End of false expr.
    %blend;
T_25.43;
    %assign/vec4 v0x14506ba70_0, 0;
T_25.38 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14503a900;
T_26 ;
    %delay 5000, 0;
    %load/vec4 v0x14506ee40_0;
    %nor/r;
    %store/vec4 v0x14506ee40_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14503a900;
T_27 ;
    %vpi_call/w 3 121 "$dumpfile", "graph_fetch_tb.vcd" {0 0 0};
    %vpi_call/w 3 122 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14503a900 {0 0 0};
    %vpi_call/w 3 123 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506ee40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14506fe80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506ff10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x14506fe80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506ff10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506ff10_0, 0, 1;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x14506fe80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506ff10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506ff10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x14506fe80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506ff10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506ff10_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506fb00_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14506f730_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 298 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 299 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim/graph_fetch_tb.sv";
    "hdl/storage.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/graph_fetch.sv";
    "hdl/fifo.sv";
    "hdl/visited.sv";
