;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* A0 */
A0__0__DR EQU CYREG_GPIO_PRT1_DR
A0__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
A0__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
A0__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
A0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
A0__0__HSIOM_MASK EQU 0xF0000000
A0__0__HSIOM_SHIFT EQU 28
A0__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
A0__0__INTR EQU CYREG_GPIO_PRT1_INTR
A0__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
A0__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
A0__0__MASK EQU 0x80
A0__0__PC EQU CYREG_GPIO_PRT1_PC
A0__0__PC2 EQU CYREG_GPIO_PRT1_PC2
A0__0__PORT EQU 1
A0__0__PS EQU CYREG_GPIO_PRT1_PS
A0__0__SHIFT EQU 7
A0__DR EQU CYREG_GPIO_PRT1_DR
A0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
A0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
A0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
A0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
A0__INTR EQU CYREG_GPIO_PRT1_INTR
A0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
A0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
A0__MASK EQU 0x80
A0__PC EQU CYREG_GPIO_PRT1_PC
A0__PC2 EQU CYREG_GPIO_PRT1_PC2
A0__PORT EQU 1
A0__PS EQU CYREG_GPIO_PRT1_PS
A0__SHIFT EQU 7

/* A1 */
A1__0__DR EQU CYREG_GPIO_PRT1_DR
A1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
A1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
A1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
A1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
A1__0__HSIOM_MASK EQU 0x000F0000
A1__0__HSIOM_SHIFT EQU 16
A1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
A1__0__INTR EQU CYREG_GPIO_PRT1_INTR
A1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
A1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
A1__0__MASK EQU 0x10
A1__0__PC EQU CYREG_GPIO_PRT1_PC
A1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
A1__0__PORT EQU 1
A1__0__PS EQU CYREG_GPIO_PRT1_PS
A1__0__SHIFT EQU 4
A1__DR EQU CYREG_GPIO_PRT1_DR
A1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
A1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
A1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
A1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
A1__INTR EQU CYREG_GPIO_PRT1_INTR
A1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
A1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
A1__MASK EQU 0x10
A1__PC EQU CYREG_GPIO_PRT1_PC
A1__PC2 EQU CYREG_GPIO_PRT1_PC2
A1__PORT EQU 1
A1__PS EQU CYREG_GPIO_PRT1_PS
A1__SHIFT EQU 4

/* A2 */
A2__0__DR EQU CYREG_GPIO_PRT3_DR
A2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
A2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
A2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
A2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
A2__0__HSIOM_MASK EQU 0xF0000000
A2__0__HSIOM_SHIFT EQU 28
A2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
A2__0__INTR EQU CYREG_GPIO_PRT3_INTR
A2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
A2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
A2__0__MASK EQU 0x80
A2__0__PC EQU CYREG_GPIO_PRT3_PC
A2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
A2__0__PORT EQU 3
A2__0__PS EQU CYREG_GPIO_PRT3_PS
A2__0__SHIFT EQU 7
A2__DR EQU CYREG_GPIO_PRT3_DR
A2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
A2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
A2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
A2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
A2__INTR EQU CYREG_GPIO_PRT3_INTR
A2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
A2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
A2__MASK EQU 0x80
A2__PC EQU CYREG_GPIO_PRT3_PC
A2__PC2 EQU CYREG_GPIO_PRT3_PC2
A2__PORT EQU 3
A2__PS EQU CYREG_GPIO_PRT3_PS
A2__SHIFT EQU 7

/* A3 */
A3__0__DR EQU CYREG_GPIO_PRT3_DR
A3__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
A3__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
A3__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
A3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
A3__0__HSIOM_MASK EQU 0x0000000F
A3__0__HSIOM_SHIFT EQU 0
A3__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
A3__0__INTR EQU CYREG_GPIO_PRT3_INTR
A3__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
A3__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
A3__0__MASK EQU 0x01
A3__0__PC EQU CYREG_GPIO_PRT3_PC
A3__0__PC2 EQU CYREG_GPIO_PRT3_PC2
A3__0__PORT EQU 3
A3__0__PS EQU CYREG_GPIO_PRT3_PS
A3__0__SHIFT EQU 0
A3__DR EQU CYREG_GPIO_PRT3_DR
A3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
A3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
A3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
A3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
A3__INTR EQU CYREG_GPIO_PRT3_INTR
A3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
A3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
A3__MASK EQU 0x01
A3__PC EQU CYREG_GPIO_PRT3_PC
A3__PC2 EQU CYREG_GPIO_PRT3_PC2
A3__PORT EQU 3
A3__PS EQU CYREG_GPIO_PRT3_PS
A3__SHIFT EQU 0

/* A4 */
A4__0__DR EQU CYREG_GPIO_PRT0_DR
A4__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A4__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A4__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
A4__0__HSIOM_MASK EQU 0x0000F000
A4__0__HSIOM_SHIFT EQU 12
A4__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A4__0__INTR EQU CYREG_GPIO_PRT0_INTR
A4__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A4__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A4__0__MASK EQU 0x08
A4__0__PC EQU CYREG_GPIO_PRT0_PC
A4__0__PC2 EQU CYREG_GPIO_PRT0_PC2
A4__0__PORT EQU 0
A4__0__PS EQU CYREG_GPIO_PRT0_PS
A4__0__SHIFT EQU 3
A4__DR EQU CYREG_GPIO_PRT0_DR
A4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A4__INTR EQU CYREG_GPIO_PRT0_INTR
A4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A4__MASK EQU 0x08
A4__PC EQU CYREG_GPIO_PRT0_PC
A4__PC2 EQU CYREG_GPIO_PRT0_PC2
A4__PORT EQU 0
A4__PS EQU CYREG_GPIO_PRT0_PS
A4__SHIFT EQU 3

/* ADC */
ADC_AdcInput__0__DR EQU CYREG_GPIO_PRT0_DR
ADC_AdcInput__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ADC_AdcInput__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ADC_AdcInput__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ADC_AdcInput__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ADC_AdcInput__0__HSIOM_MASK EQU 0xF0000000
ADC_AdcInput__0__HSIOM_SHIFT EQU 28
ADC_AdcInput__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__0__INTR EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__0__MASK EQU 0x80
ADC_AdcInput__0__PC EQU CYREG_GPIO_PRT0_PC
ADC_AdcInput__0__PC2 EQU CYREG_GPIO_PRT0_PC2
ADC_AdcInput__0__PORT EQU 0
ADC_AdcInput__0__PS EQU CYREG_GPIO_PRT0_PS
ADC_AdcInput__0__SHIFT EQU 7
ADC_AdcInput__1__DR EQU CYREG_GPIO_PRT0_DR
ADC_AdcInput__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ADC_AdcInput__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ADC_AdcInput__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ADC_AdcInput__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ADC_AdcInput__1__HSIOM_MASK EQU 0x0F000000
ADC_AdcInput__1__HSIOM_SHIFT EQU 24
ADC_AdcInput__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__1__INTR EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__1__MASK EQU 0x40
ADC_AdcInput__1__PC EQU CYREG_GPIO_PRT0_PC
ADC_AdcInput__1__PC2 EQU CYREG_GPIO_PRT0_PC2
ADC_AdcInput__1__PORT EQU 0
ADC_AdcInput__1__PS EQU CYREG_GPIO_PRT0_PS
ADC_AdcInput__1__SHIFT EQU 6
ADC_AdcInput__2__DR EQU CYREG_GPIO_PRT4_DR
ADC_AdcInput__2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ADC_AdcInput__2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ADC_AdcInput__2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ADC_AdcInput__2__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ADC_AdcInput__2__HSIOM_MASK EQU 0x00000F00
ADC_AdcInput__2__HSIOM_SHIFT EQU 8
ADC_AdcInput__2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ADC_AdcInput__2__INTR EQU CYREG_GPIO_PRT4_INTR
ADC_AdcInput__2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ADC_AdcInput__2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ADC_AdcInput__2__MASK EQU 0x04
ADC_AdcInput__2__PC EQU CYREG_GPIO_PRT4_PC
ADC_AdcInput__2__PC2 EQU CYREG_GPIO_PRT4_PC2
ADC_AdcInput__2__PORT EQU 4
ADC_AdcInput__2__PS EQU CYREG_GPIO_PRT4_PS
ADC_AdcInput__2__SHIFT EQU 2
ADC_AdcInput__3__DR EQU CYREG_GPIO_PRT2_DR
ADC_AdcInput__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ADC_AdcInput__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ADC_AdcInput__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ADC_AdcInput__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_AdcInput__3__HSIOM_MASK EQU 0x00F00000
ADC_AdcInput__3__HSIOM_SHIFT EQU 20
ADC_AdcInput__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_AdcInput__3__INTR EQU CYREG_GPIO_PRT2_INTR
ADC_AdcInput__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_AdcInput__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ADC_AdcInput__3__MASK EQU 0x20
ADC_AdcInput__3__PC EQU CYREG_GPIO_PRT2_PC
ADC_AdcInput__3__PC2 EQU CYREG_GPIO_PRT2_PC2
ADC_AdcInput__3__PORT EQU 2
ADC_AdcInput__3__PS EQU CYREG_GPIO_PRT2_PS
ADC_AdcInput__3__SHIFT EQU 5
ADC_AdcInput__Ch0__DR EQU CYREG_GPIO_PRT0_DR
ADC_AdcInput__Ch0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ADC_AdcInput__Ch0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ADC_AdcInput__Ch0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ADC_AdcInput__Ch0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__Ch0__INTR EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__Ch0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__Ch0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__Ch0__MASK EQU 0x80
ADC_AdcInput__Ch0__PC EQU CYREG_GPIO_PRT0_PC
ADC_AdcInput__Ch0__PC2 EQU CYREG_GPIO_PRT0_PC2
ADC_AdcInput__Ch0__PORT EQU 0
ADC_AdcInput__Ch0__PS EQU CYREG_GPIO_PRT0_PS
ADC_AdcInput__Ch0__SHIFT EQU 7
ADC_AdcInput__Ch1__DR EQU CYREG_GPIO_PRT0_DR
ADC_AdcInput__Ch1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ADC_AdcInput__Ch1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ADC_AdcInput__Ch1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ADC_AdcInput__Ch1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__Ch1__INTR EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__Ch1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__Ch1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__Ch1__MASK EQU 0x40
ADC_AdcInput__Ch1__PC EQU CYREG_GPIO_PRT0_PC
ADC_AdcInput__Ch1__PC2 EQU CYREG_GPIO_PRT0_PC2
ADC_AdcInput__Ch1__PORT EQU 0
ADC_AdcInput__Ch1__PS EQU CYREG_GPIO_PRT0_PS
ADC_AdcInput__Ch1__SHIFT EQU 6
ADC_AdcInput__Ch2__DR EQU CYREG_GPIO_PRT4_DR
ADC_AdcInput__Ch2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ADC_AdcInput__Ch2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ADC_AdcInput__Ch2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ADC_AdcInput__Ch2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ADC_AdcInput__Ch2__INTR EQU CYREG_GPIO_PRT4_INTR
ADC_AdcInput__Ch2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ADC_AdcInput__Ch2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ADC_AdcInput__Ch2__MASK EQU 0x04
ADC_AdcInput__Ch2__PC EQU CYREG_GPIO_PRT4_PC
ADC_AdcInput__Ch2__PC2 EQU CYREG_GPIO_PRT4_PC2
ADC_AdcInput__Ch2__PORT EQU 4
ADC_AdcInput__Ch2__PS EQU CYREG_GPIO_PRT4_PS
ADC_AdcInput__Ch2__SHIFT EQU 2
ADC_AdcInput__Ch3__DR EQU CYREG_GPIO_PRT2_DR
ADC_AdcInput__Ch3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ADC_AdcInput__Ch3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ADC_AdcInput__Ch3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ADC_AdcInput__Ch3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_AdcInput__Ch3__INTR EQU CYREG_GPIO_PRT2_INTR
ADC_AdcInput__Ch3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_AdcInput__Ch3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ADC_AdcInput__Ch3__MASK EQU 0x20
ADC_AdcInput__Ch3__PC EQU CYREG_GPIO_PRT2_PC
ADC_AdcInput__Ch3__PC2 EQU CYREG_GPIO_PRT2_PC2
ADC_AdcInput__Ch3__PORT EQU 2
ADC_AdcInput__Ch3__PS EQU CYREG_GPIO_PRT2_PS
ADC_AdcInput__Ch3__SHIFT EQU 5
ADC_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
ADC_CSD__CMOD_PAD EQU 1
ADC_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
ADC_CSD__CSD_INTR EQU CYREG_CSD_INTR
ADC_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
ADC_CSD__CSD_NUMBER EQU 0
ADC_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
ADC_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
ADC_CSD__CSH_TANK_PAD EQU 2
ADC_CSD__CSHIELD_PAD EQU 4
ADC_CSD__HSCMP EQU CYREG_CSD_HSCMP
ADC_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
ADC_CSD__REFGEN EQU CYREG_CSD_REFGEN
ADC_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
ADC_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
ADC_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
ADC_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
ADC_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
ADC_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
ADC_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
ADC_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
ADC_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
ADC_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
ADC_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
ADC_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
ADC_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
ADC_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
ADC_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
ADC_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
ADC_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
ADC_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
ADC_CSD__SW_RES EQU CYREG_CSD_SW_RES
ADC_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL
ADC_CSD__VREF_EXT_PAD EQU 8
ADC_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
ADC_IDACComp__IDAC EQU CYREG_CSD_IDACB
ADC_IDACComp__POSITION EQU 1
ADC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
ADC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
ADC_ISR__INTC_MASK EQU 0x400
ADC_ISR__INTC_NUMBER EQU 10
ADC_ISR__INTC_PRIOR_MASK EQU 0xC00000
ADC_ISR__INTC_PRIOR_NUM EQU 3
ADC_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
ADC_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
ADC_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
ADC_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
ADC_ModClk__DIV_ID EQU 0x00000040
ADC_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_ModClk__PA_DIV_ID EQU 0x000000FF

/* CLK */
CLK__0__DR EQU CYREG_GPIO_PRT3_DR
CLK__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CLK__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CLK__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CLK__0__HSIOM_MASK EQU 0x0F000000
CLK__0__HSIOM_SHIFT EQU 24
CLK__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CLK__0__INTR EQU CYREG_GPIO_PRT3_INTR
CLK__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CLK__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CLK__0__MASK EQU 0x40
CLK__0__PC EQU CYREG_GPIO_PRT3_PC
CLK__0__PC2 EQU CYREG_GPIO_PRT3_PC2
CLK__0__PORT EQU 3
CLK__0__PS EQU CYREG_GPIO_PRT3_PS
CLK__0__SHIFT EQU 6
CLK__DR EQU CYREG_GPIO_PRT3_DR
CLK__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CLK__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CLK__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CLK__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CLK__INTR EQU CYREG_GPIO_PRT3_INTR
CLK__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CLK__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CLK__MASK EQU 0x40
CLK__PC EQU CYREG_GPIO_PRT3_PC
CLK__PC2 EQU CYREG_GPIO_PRT3_PC2
CLK__PORT EQU 3
CLK__PS EQU CYREG_GPIO_PRT3_PS
CLK__SHIFT EQU 6

/* ENC */
ENC_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
ENC_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
ENC_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
ENC_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
ENC_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
ENC_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
ENC_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
ENC_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
ENC_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
ENC_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
ENC_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
ENC_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
ENC_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
ENC_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
ENC_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
ENC_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
ENC_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
ENC_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
ENC_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
ENC_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
ENC_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
ENC_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
ENC_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
ENC_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
ENC_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
ENC_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
ENC_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
ENC_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
ENC_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
ENC_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* UART */
UART_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__0__PORT EQU 1
UART_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__PORT EQU 1
UART_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
UART_SCB_IRQ__INTC_MASK EQU 0x80
UART_SCB_IRQ__INTC_NUMBER EQU 7
UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR1
UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
UART_SCBCLK__DIV_ID EQU 0x00000043
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__0__PORT EQU 1
UART_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__PORT EQU 1
UART_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__SHIFT EQU 1

/* encA */
encA__0__DR EQU CYREG_GPIO_PRT0_DR
encA__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
encA__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
encA__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
encA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
encA__0__HSIOM_MASK EQU 0x0000000F
encA__0__HSIOM_SHIFT EQU 0
encA__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
encA__0__INTR EQU CYREG_GPIO_PRT0_INTR
encA__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
encA__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
encA__0__MASK EQU 0x01
encA__0__PC EQU CYREG_GPIO_PRT0_PC
encA__0__PC2 EQU CYREG_GPIO_PRT0_PC2
encA__0__PORT EQU 0
encA__0__PS EQU CYREG_GPIO_PRT0_PS
encA__0__SHIFT EQU 0
encA__DR EQU CYREG_GPIO_PRT0_DR
encA__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
encA__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
encA__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
encA__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
encA__INTR EQU CYREG_GPIO_PRT0_INTR
encA__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
encA__INTSTAT EQU CYREG_GPIO_PRT0_INTR
encA__MASK EQU 0x01
encA__PC EQU CYREG_GPIO_PRT0_PC
encA__PC2 EQU CYREG_GPIO_PRT0_PC2
encA__PORT EQU 0
encA__PS EQU CYREG_GPIO_PRT0_PS
encA__SHIFT EQU 0

/* encB */
encB__0__DR EQU CYREG_GPIO_PRT0_DR
encB__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
encB__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
encB__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
encB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
encB__0__HSIOM_MASK EQU 0x000000F0
encB__0__HSIOM_SHIFT EQU 4
encB__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
encB__0__INTR EQU CYREG_GPIO_PRT0_INTR
encB__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
encB__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
encB__0__MASK EQU 0x02
encB__0__PC EQU CYREG_GPIO_PRT0_PC
encB__0__PC2 EQU CYREG_GPIO_PRT0_PC2
encB__0__PORT EQU 0
encB__0__PS EQU CYREG_GPIO_PRT0_PS
encB__0__SHIFT EQU 1
encB__DR EQU CYREG_GPIO_PRT0_DR
encB__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
encB__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
encB__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
encB__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
encB__INTR EQU CYREG_GPIO_PRT0_INTR
encB__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
encB__INTSTAT EQU CYREG_GPIO_PRT0_INTR
encB__MASK EQU 0x02
encB__PC EQU CYREG_GPIO_PRT0_PC
encB__PC2 EQU CYREG_GPIO_PRT0_PC2
encB__PORT EQU 0
encB__PS EQU CYREG_GPIO_PRT0_PS
encB__SHIFT EQU 1

/* MODE0 */
MODE0__0__DR EQU CYREG_GPIO_PRT3_DR
MODE0__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
MODE0__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
MODE0__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
MODE0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MODE0__0__HSIOM_MASK EQU 0x000F0000
MODE0__0__HSIOM_SHIFT EQU 16
MODE0__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
MODE0__0__INTR EQU CYREG_GPIO_PRT3_INTR
MODE0__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
MODE0__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
MODE0__0__MASK EQU 0x10
MODE0__0__PC EQU CYREG_GPIO_PRT3_PC
MODE0__0__PC2 EQU CYREG_GPIO_PRT3_PC2
MODE0__0__PORT EQU 3
MODE0__0__PS EQU CYREG_GPIO_PRT3_PS
MODE0__0__SHIFT EQU 4
MODE0__DR EQU CYREG_GPIO_PRT3_DR
MODE0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
MODE0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
MODE0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
MODE0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
MODE0__INTR EQU CYREG_GPIO_PRT3_INTR
MODE0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
MODE0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
MODE0__MASK EQU 0x10
MODE0__PC EQU CYREG_GPIO_PRT3_PC
MODE0__PC2 EQU CYREG_GPIO_PRT3_PC2
MODE0__PORT EQU 3
MODE0__PS EQU CYREG_GPIO_PRT3_PS
MODE0__SHIFT EQU 4

/* MODE1 */
MODE1__0__DR EQU CYREG_GPIO_PRT2_DR
MODE1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
MODE1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
MODE1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
MODE1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MODE1__0__HSIOM_MASK EQU 0xF0000000
MODE1__0__HSIOM_SHIFT EQU 28
MODE1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
MODE1__0__INTR EQU CYREG_GPIO_PRT2_INTR
MODE1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
MODE1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
MODE1__0__MASK EQU 0x80
MODE1__0__PC EQU CYREG_GPIO_PRT2_PC
MODE1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
MODE1__0__PORT EQU 2
MODE1__0__PS EQU CYREG_GPIO_PRT2_PS
MODE1__0__SHIFT EQU 7
MODE1__DR EQU CYREG_GPIO_PRT2_DR
MODE1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
MODE1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
MODE1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
MODE1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
MODE1__INTR EQU CYREG_GPIO_PRT2_INTR
MODE1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
MODE1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
MODE1__MASK EQU 0x80
MODE1__PC EQU CYREG_GPIO_PRT2_PC
MODE1__PC2 EQU CYREG_GPIO_PRT2_PC2
MODE1__PORT EQU 2
MODE1__PS EQU CYREG_GPIO_PRT2_PS
MODE1__SHIFT EQU 7

/* TX_EN */
TX_EN__0__DR EQU CYREG_GPIO_PRT1_DR
TX_EN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
TX_EN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
TX_EN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
TX_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
TX_EN__0__HSIOM_MASK EQU 0x00000F00
TX_EN__0__HSIOM_SHIFT EQU 8
TX_EN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
TX_EN__0__INTR EQU CYREG_GPIO_PRT1_INTR
TX_EN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
TX_EN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
TX_EN__0__MASK EQU 0x04
TX_EN__0__PC EQU CYREG_GPIO_PRT1_PC
TX_EN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
TX_EN__0__PORT EQU 1
TX_EN__0__PS EQU CYREG_GPIO_PRT1_PS
TX_EN__0__SHIFT EQU 2
TX_EN__DR EQU CYREG_GPIO_PRT1_DR
TX_EN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
TX_EN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
TX_EN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
TX_EN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
TX_EN__INTR EQU CYREG_GPIO_PRT1_INTR
TX_EN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
TX_EN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
TX_EN__MASK EQU 0x04
TX_EN__PC EQU CYREG_GPIO_PRT1_PC
TX_EN__PC2 EQU CYREG_GPIO_PRT1_PC2
TX_EN__PORT EQU 1
TX_EN__PS EQU CYREG_GPIO_PRT1_PS
TX_EN__SHIFT EQU 2

/* CW_CCW */
CW_CCW__0__DR EQU CYREG_GPIO_PRT3_DR
CW_CCW__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CW_CCW__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CW_CCW__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CW_CCW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CW_CCW__0__HSIOM_MASK EQU 0x00F00000
CW_CCW__0__HSIOM_SHIFT EQU 20
CW_CCW__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CW_CCW__0__INTR EQU CYREG_GPIO_PRT3_INTR
CW_CCW__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CW_CCW__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CW_CCW__0__MASK EQU 0x20
CW_CCW__0__PC EQU CYREG_GPIO_PRT3_PC
CW_CCW__0__PC2 EQU CYREG_GPIO_PRT3_PC2
CW_CCW__0__PORT EQU 3
CW_CCW__0__PS EQU CYREG_GPIO_PRT3_PS
CW_CCW__0__SHIFT EQU 5
CW_CCW__DR EQU CYREG_GPIO_PRT3_DR
CW_CCW__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CW_CCW__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CW_CCW__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CW_CCW__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CW_CCW__INTR EQU CYREG_GPIO_PRT3_INTR
CW_CCW__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CW_CCW__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CW_CCW__MASK EQU 0x20
CW_CCW__PC EQU CYREG_GPIO_PRT3_PC
CW_CCW__PC2 EQU CYREG_GPIO_PRT3_PC2
CW_CCW__PORT EQU 3
CW_CCW__PS EQU CYREG_GPIO_PRT3_PS
CW_CCW__SHIFT EQU 5

/* ENABLE */
ENABLE__0__DR EQU CYREG_GPIO_PRT2_DR
ENABLE__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ENABLE__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ENABLE__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ENABLE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ENABLE__0__HSIOM_MASK EQU 0x0F000000
ENABLE__0__HSIOM_SHIFT EQU 24
ENABLE__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ENABLE__0__INTR EQU CYREG_GPIO_PRT2_INTR
ENABLE__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ENABLE__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ENABLE__0__MASK EQU 0x40
ENABLE__0__PC EQU CYREG_GPIO_PRT2_PC
ENABLE__0__PC2 EQU CYREG_GPIO_PRT2_PC2
ENABLE__0__PORT EQU 2
ENABLE__0__PS EQU CYREG_GPIO_PRT2_PS
ENABLE__0__SHIFT EQU 6
ENABLE__DR EQU CYREG_GPIO_PRT2_DR
ENABLE__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ENABLE__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ENABLE__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ENABLE__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ENABLE__INTR EQU CYREG_GPIO_PRT2_INTR
ENABLE__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ENABLE__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ENABLE__MASK EQU 0x40
ENABLE__PC EQU CYREG_GPIO_PRT2_PC
ENABLE__PC2 EQU CYREG_GPIO_PRT2_PC2
ENABLE__PORT EQU 2
ENABLE__PS EQU CYREG_GPIO_PRT2_PS
ENABLE__SHIFT EQU 6

/* M1_ISR */
M1_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
M1_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
M1_ISR__INTC_MASK EQU 0x4000
M1_ISR__INTC_NUMBER EQU 14
M1_ISR__INTC_PRIOR_MASK EQU 0xC00000
M1_ISR__INTC_PRIOR_NUM EQU 3
M1_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR3
M1_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
M1_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* M1_PWM */
M1_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
M1_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
M1_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
M1_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
M1_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
M1_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
M1_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
M1_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
M1_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
M1_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
M1_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
M1_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
M1_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
M1_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
M1_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* LED_ACT */
LED_ACT__0__DR EQU CYREG_GPIO_PRT2_DR
LED_ACT__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_ACT__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_ACT__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_ACT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_ACT__0__HSIOM_MASK EQU 0x00000F00
LED_ACT__0__HSIOM_SHIFT EQU 8
LED_ACT__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_ACT__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_ACT__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_ACT__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_ACT__0__MASK EQU 0x04
LED_ACT__0__PC EQU CYREG_GPIO_PRT2_PC
LED_ACT__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_ACT__0__PORT EQU 2
LED_ACT__0__PS EQU CYREG_GPIO_PRT2_PS
LED_ACT__0__SHIFT EQU 2
LED_ACT__DR EQU CYREG_GPIO_PRT2_DR
LED_ACT__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_ACT__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_ACT__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_ACT__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_ACT__INTR EQU CYREG_GPIO_PRT2_INTR
LED_ACT__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_ACT__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_ACT__MASK EQU 0x04
LED_ACT__PC EQU CYREG_GPIO_PRT2_PC
LED_ACT__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_ACT__PORT EQU 2
LED_ACT__PS EQU CYREG_GPIO_PRT2_PS
LED_ACT__SHIFT EQU 2

/* N_MOTrst */
N_MOTrst__0__DR EQU CYREG_GPIO_PRT4_DR
N_MOTrst__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
N_MOTrst__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
N_MOTrst__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
N_MOTrst__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
N_MOTrst__0__HSIOM_MASK EQU 0x0000F000
N_MOTrst__0__HSIOM_SHIFT EQU 12
N_MOTrst__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
N_MOTrst__0__INTR EQU CYREG_GPIO_PRT4_INTR
N_MOTrst__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
N_MOTrst__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
N_MOTrst__0__MASK EQU 0x08
N_MOTrst__0__PC EQU CYREG_GPIO_PRT4_PC
N_MOTrst__0__PC2 EQU CYREG_GPIO_PRT4_PC2
N_MOTrst__0__PORT EQU 4
N_MOTrst__0__PS EQU CYREG_GPIO_PRT4_PS
N_MOTrst__0__SHIFT EQU 3
N_MOTrst__DR EQU CYREG_GPIO_PRT4_DR
N_MOTrst__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
N_MOTrst__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
N_MOTrst__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
N_MOTrst__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
N_MOTrst__INTR EQU CYREG_GPIO_PRT4_INTR
N_MOTrst__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
N_MOTrst__INTSTAT EQU CYREG_GPIO_PRT4_INTR
N_MOTrst__MASK EQU 0x08
N_MOTrst__PC EQU CYREG_GPIO_PRT4_PC
N_MOTrst__PC2 EQU CYREG_GPIO_PRT4_PC2
N_MOTrst__PORT EQU 4
N_MOTrst__PS EQU CYREG_GPIO_PRT4_PS
N_MOTrst__SHIFT EQU 3

/* Clock_ENC */
Clock_ENC__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
Clock_ENC__DIV_ID EQU 0x00000042
Clock_ENC__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_ENC__PA_DIV_ID EQU 0x000000FF

/* Clock_pwm */
Clock_pwm__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
Clock_pwm__DIV_ID EQU 0x00000041
Clock_pwm__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_pwm__PA_DIV_ID EQU 0x000000FF

/* SYSTCK_ISR */
SYSTCK_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
SYSTCK_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
SYSTCK_ISR__INTC_MASK EQU 0x800
SYSTCK_ISR__INTC_NUMBER EQU 11
SYSTCK_ISR__INTC_PRIOR_MASK EQU 0xC0000000
SYSTCK_ISR__INTC_PRIOR_NUM EQU 3
SYSTCK_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
SYSTCK_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
SYSTCK_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* SYSTCK_TIMER */
SYSTCK_TIMER_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
SYSTCK_TIMER_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
SYSTCK_TIMER_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
SYSTCK_TIMER_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
SYSTCK_TIMER_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
SYSTCK_TIMER_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
SYSTCK_TIMER_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
SYSTCK_TIMER_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
SYSTCK_TIMER_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
SYSTCK_TIMER_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
SYSTCK_TIMER_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
SYSTCK_TIMER_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x190C11A9
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4J
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4J_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
