<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › iop › iop_spu_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>iop_spu_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_spu_defs_h</span>
<span class="cp">#define __iop_spu_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/io_proc/rtl/iop_spu.r</span>
<span class="cm"> *     id:           &lt;not found&gt;</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:08:46 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c --outfile iop_spu_defs.h ../../inst/io_proc/rtl/iop_spu.r</span>
<span class="cm"> *      id: $Id: iop_spu_defs.h,v 1.5 2005/04/24 18:31:05 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope iop_spu */</span>

<span class="cp">#define STRIDE_iop_spu_rw_r 4</span>
<span class="cm">/* Register rw_r, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_rw_r</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_r 0</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_r 0</span>

<span class="cm">/* Register rw_seq_pc, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span> <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">20</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_rw_seq_pc</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_seq_pc 64</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_seq_pc 64</span>

<span class="cm">/* Register rw_fsm_pc, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span> <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">20</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_rw_fsm_pc</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_fsm_pc 68</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_fsm_pc 68</span>

<span class="cm">/* Register rw_ctrl, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_rw_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_ctrl 72</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_ctrl 72</span>

<span class="cm">/* Register rw_fsm_inputs3_0, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val0</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src0</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val1</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src1</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val2</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src2</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val3</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src3</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_rw_fsm_inputs3_0</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_fsm_inputs3_0 76</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_fsm_inputs3_0 76</span>

<span class="cm">/* Register rw_fsm_inputs7_4, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val4</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src4</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val5</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src5</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val6</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src6</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val7</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src7</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_rw_fsm_inputs7_4</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_fsm_inputs7_4 80</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_fsm_inputs7_4 80</span>

<span class="cm">/* Register rw_gio_out, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_rw_gio_out</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_gio_out 84</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_gio_out 84</span>

<span class="cm">/* Register rw_bus0_out, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_rw_bus0_out</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_bus0_out 88</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_bus0_out 88</span>

<span class="cm">/* Register rw_bus1_out, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_rw_bus1_out</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_bus1_out 92</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_bus1_out 92</span>

<span class="cm">/* Register r_gio_in, scope iop_spu, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_r_gio_in</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_r_gio_in 96</span>

<span class="cm">/* Register r_bus0_in, scope iop_spu, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_r_bus0_in</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_r_bus0_in 100</span>

<span class="cm">/* Register r_bus1_in, scope iop_spu, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_r_bus1_in</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_r_bus1_in 104</span>

<span class="cm">/* Register rw_gio_out_set, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_rw_gio_out_set</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_gio_out_set 108</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_gio_out_set 108</span>

<span class="cm">/* Register rw_gio_out_clr, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_rw_gio_out_clr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_gio_out_clr 112</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_gio_out_clr 112</span>

<span class="cm">/* Register rs_wr_stat, scope iop_spu, type rs */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r0</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r1</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r2</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r3</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r4</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r5</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r6</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r7</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r8</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r9</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r10</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r11</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r12</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r13</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r14</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r15</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_rs_wr_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rs_wr_stat 116</span>

<span class="cm">/* Register r_wr_stat, scope iop_spu, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r0</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r1</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r2</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r3</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r4</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r5</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r6</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r7</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r8</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r9</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r10</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r11</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r12</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r13</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r14</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">r15</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_r_wr_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_r_wr_stat 120</span>

<span class="cm">/* Register r_reg_indexed_by_bus0_in, scope iop_spu, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_r_reg_indexed_by_bus0_in</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_r_reg_indexed_by_bus0_in 124</span>

<span class="cm">/* Register r_stat_in, scope iop_spu, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timer_grp_lo</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_out_last</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_out_rdy</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_out_all</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_in_rdy</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_out_all</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_out_dth</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_out_eop</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_out_dv</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_out_last</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_out_cmd_rq</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_out_cmd_rdy</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pcrc_correct</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timer_grp_hi</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_in_sth</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_in_full</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc_in_cmd_rdy</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">spu_gio_out</span>     <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sync_clk12</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">scrc_out_data</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">scrc_in_err</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mc_busy</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mc_owned</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_r_stat_in</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_r_stat_in 128</span>

<span class="cm">/* Register r_trigger_in, scope iop_spu, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_r_trigger_in</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_r_trigger_in 132</span>

<span class="cm">/* Register r_special_stat, scope iop_spu, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">c_flag</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">v_flag</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">z_flag</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">n_flag</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">xor_bus0_r2_0</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">xor_bus1_r3_0</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">xor_bus0m_r2_0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">xor_bus1m_r3_0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm_in0</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm_in1</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm_in2</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm_in3</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm_in4</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm_in5</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm_in6</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm_in7</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">event0</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">event1</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">event2</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">event3</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>         <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_r_special_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_r_special_stat 136</span>

<span class="cm">/* Register rw_reg_access, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span>   <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">imm_hi</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_rw_reg_access</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_reg_access 140</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_reg_access 140</span>

<span class="cp">#define STRIDE_iop_spu_rw_event_cfg 4</span>
<span class="cm">/* Register rw_event_cfg, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span>   <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eq_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eq_inv</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gt_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gt_inv</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">14</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_rw_event_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_event_cfg 144</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_event_cfg 144</span>

<span class="cp">#define STRIDE_iop_spu_rw_event_mask 4</span>
<span class="cm">/* Register rw_event_mask, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_rw_event_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_event_mask 160</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_event_mask 160</span>

<span class="cp">#define STRIDE_iop_spu_rw_event_val 4</span>
<span class="cm">/* Register rw_event_val, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_spu_rw_event_val</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_event_val 176</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_event_val 176</span>

<span class="cm">/* Register rw_event_ret, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span> <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">20</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_rw_event_ret</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_event_ret 192</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_event_ret 192</span>

<span class="cm">/* Register r_trace, scope iop_spu, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">c_flag</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">v_flag</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">z_flag</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">n_flag</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">seq_addr</span> <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm_addr</span> <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_r_trace</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_r_trace 196</span>

<span class="cm">/* Register r_fsm_trace, scope iop_spu, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr_done</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">inp0</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">inp1</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">inp2</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">inp3</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">event0</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">event1</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">event2</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">event3</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio_out</span>  <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm_addr</span> <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_r_fsm_trace</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_r_fsm_trace 200</span>

<span class="cp">#define STRIDE_iop_spu_rw_brp 4</span>
<span class="cm">/* Register rw_brp, scope iop_spu, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">addr</span> <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsm</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">18</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_spu_rw_brp</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_spu_rw_brp 204</span>
<span class="cp">#define REG_WR_ADDR_iop_spu_rw_brp 204</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_iop_spu_attn_hi</span>                     <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_lo</span>                     <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r0</span>                     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r1</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r10</span>                    <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r11</span>                    <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r12</span>                    <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r13</span>                    <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r14</span>                    <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r15</span>                    <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r2</span>                     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r3</span>                     <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r4</span>                     <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r5</span>                     <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r6</span>                     <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r7</span>                     <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r8</span>                     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_spu_attn_r9</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_spu_c</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_spu_flag</span>                        <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_spu_gio_in</span>                      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_spu_gio_out</span>                     <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_spu_gio_out0</span>                    <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_iop_spu_gio_out1</span>                    <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_iop_spu_gio_out2</span>                    <span class="o">=</span> <span class="mh">0x0000000a</span><span class="p">,</span>
  <span class="n">regk_iop_spu_gio_out3</span>                    <span class="o">=</span> <span class="mh">0x0000000b</span><span class="p">,</span>
  <span class="n">regk_iop_spu_gio_out4</span>                    <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_iop_spu_gio_out5</span>                    <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_iop_spu_gio_out6</span>                    <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_spu_gio_out7</span>                    <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_spu_n</span>                           <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_spu_no</span>                          <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r0</span>                          <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r1</span>                          <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r10</span>                         <span class="o">=</span> <span class="mh">0x0000000a</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r11</span>                         <span class="o">=</span> <span class="mh">0x0000000b</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r12</span>                         <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r13</span>                         <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r14</span>                         <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r15</span>                         <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r2</span>                          <span class="o">=</span> <span class="mh">0x0000000a</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r3</span>                          <span class="o">=</span> <span class="mh">0x0000000b</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r4</span>                          <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r5</span>                          <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r6</span>                          <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r7</span>                          <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r8</span>                          <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_iop_spu_r9</span>                          <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_iop_spu_reg_hi</span>                      <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_spu_reg_lo</span>                      <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_spu_rw_brp_default</span>              <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_spu_rw_brp_size</span>                 <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_spu_rw_ctrl_default</span>             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_spu_rw_event_cfg_size</span>           <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_spu_rw_event_mask_size</span>          <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_spu_rw_event_val_size</span>           <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_spu_rw_gio_out_default</span>          <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_spu_rw_r_size</span>                   <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_iop_spu_rw_reg_access_default</span>       <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_spu_stat_in</span>                     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_spu_statin_hi</span>                   <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_spu_statin_lo</span>                   <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_spu_trig</span>                        <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_spu_trigger</span>                     <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_spu_v</span>                           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_spu_wsts_gioout_spec</span>            <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_spu_xor</span>                         <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_spu_xor_bus0_r2_0</span>               <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_spu_xor_bus0m_r2_0</span>              <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_spu_xor_bus1_r3_0</span>               <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_spu_xor_bus1m_r3_0</span>              <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_spu_yes</span>                         <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_spu_z</span>                           <span class="o">=</span> <span class="mh">0x00000002</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __iop_spu_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
