{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 20:28:10 2019 " "Info: Processing started: Wed Sep 25 20:28:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW -c HW " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HW -c HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "HW EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design HW" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "Critical Warning: No exact pin location assignment(s) for 69 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[31\] " "Info: Pin pcValue\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[31] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[30\] " "Info: Pin pcValue\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[30] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[29\] " "Info: Pin pcValue\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[29] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[28\] " "Info: Pin pcValue\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[28] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[27\] " "Info: Pin pcValue\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[27] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[26\] " "Info: Pin pcValue\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[26] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[25\] " "Info: Pin pcValue\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[25] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[24\] " "Info: Pin pcValue\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[24] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[23\] " "Info: Pin pcValue\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[23] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[22\] " "Info: Pin pcValue\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[22] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[21\] " "Info: Pin pcValue\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[21] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[20\] " "Info: Pin pcValue\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[20] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[19\] " "Info: Pin pcValue\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[19] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[18\] " "Info: Pin pcValue\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[18] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[17\] " "Info: Pin pcValue\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[17] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[16\] " "Info: Pin pcValue\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[16] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[15\] " "Info: Pin pcValue\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[15] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[14\] " "Info: Pin pcValue\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[14] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[13\] " "Info: Pin pcValue\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[13] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[12\] " "Info: Pin pcValue\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[12] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[11\] " "Info: Pin pcValue\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[11] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[10\] " "Info: Pin pcValue\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[10] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[9\] " "Info: Pin pcValue\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[9] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[8\] " "Info: Pin pcValue\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[8] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[7\] " "Info: Pin pcValue\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[7] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[6\] " "Info: Pin pcValue\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[6] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[5\] " "Info: Pin pcValue\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[5] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[4\] " "Info: Pin pcValue\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[4] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[3\] " "Info: Pin pcValue\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[3] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[2\] " "Info: Pin pcValue\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[2] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[1\] " "Info: Pin pcValue\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[1] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcValue\[0\] " "Info: Pin pcValue\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { pcValue[0] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcValue[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add\[2\] " "Info: Pin add\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { add[2] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 504 1000 1168 520 "add\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add\[1\] " "Info: Pin add\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { add[1] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 504 1000 1168 520 "add\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add\[0\] " "Info: Pin add\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { add[0] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 504 1000 1168 520 "add\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[31\] " "Info: Pin plus4\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[31] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[30\] " "Info: Pin plus4\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[30] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[0\] " "Info: Pin plus4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[0] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[1\] " "Info: Pin plus4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[1] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[2\] " "Info: Pin plus4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[2] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[3\] " "Info: Pin plus4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[3] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[4\] " "Info: Pin plus4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[4] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[5\] " "Info: Pin plus4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[5] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[6\] " "Info: Pin plus4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[6] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[7\] " "Info: Pin plus4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[7] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[8\] " "Info: Pin plus4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[8] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[9\] " "Info: Pin plus4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[9] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[10\] " "Info: Pin plus4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[10] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[11\] " "Info: Pin plus4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[11] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[12\] " "Info: Pin plus4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[12] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[13\] " "Info: Pin plus4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[13] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[14\] " "Info: Pin plus4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[14] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[15\] " "Info: Pin plus4\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[15] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[16\] " "Info: Pin plus4\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[16] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[17\] " "Info: Pin plus4\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[17] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[18\] " "Info: Pin plus4\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[18] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[19\] " "Info: Pin plus4\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[19] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[20\] " "Info: Pin plus4\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[20] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[21\] " "Info: Pin plus4\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[21] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[22\] " "Info: Pin plus4\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[22] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[23\] " "Info: Pin plus4\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[23] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[24\] " "Info: Pin plus4\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[24] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[25\] " "Info: Pin plus4\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[25] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[26\] " "Info: Pin plus4\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[26] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[27\] " "Info: Pin plus4\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[27] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[28\] " "Info: Pin plus4\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[28] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plus4\[29\] " "Info: Pin plus4\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { plus4[29] } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "loadpc " "Info: Pin loadpc not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { loadpc } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -160 -1064 -896 -144 "loadpc" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { loadpc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "c:/altera/91sp2/quartus/projeto/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 3.3V 36 32 0 " "Info: Number of I/O pins in group: 68 (unused VREF, 3.3V VCCIO, 36 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.801 ns register register " "Info: Estimated most critical path is register to register delay of 13.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[0\] 1 REG LAB_X25_Y7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y7; Fanout = 6; REG Node = 'Registrador:PC\|Saida\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 0.403 ns Ula32:inst8\|carry_temp\[1\]~58 2 COMB LAB_X25_Y7 1 " "Info: 2: + IC(0.046 ns) + CELL(0.357 ns) = 0.403 ns; Loc. = LAB_X25_Y7; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[1\]~58'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { Registrador:PC|Saida[0] Ula32:inst8|carry_temp[1]~58 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 0.804 ns Ula32:inst8\|carry_temp\[1\]~2 3 COMB LAB_X25_Y7 4 " "Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 0.804 ns; Loc. = LAB_X25_Y7; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[1]~58 Ula32:inst8|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 1.299 ns Ula32:inst8\|carry_temp\[2\]~4 4 COMB LAB_X26_Y7 1 " "Info: 4: + IC(0.223 ns) + CELL(0.272 ns) = 1.299 ns; Loc. = LAB_X26_Y7; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[2\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.495 ns" { Ula32:inst8|carry_temp[1]~2 Ula32:inst8|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 1.794 ns Ula32:inst8\|carry_temp\[4\]~6 5 COMB LAB_X27_Y7 3 " "Info: 5: + IC(0.223 ns) + CELL(0.272 ns) = 1.794 ns; Loc. = LAB_X27_Y7; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.495 ns" { Ula32:inst8|carry_temp[2]~4 Ula32:inst8|carry_temp[4]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 2.289 ns Ula32:inst8\|carry_temp\[6\]~10 6 COMB LAB_X26_Y7 2 " "Info: 6: + IC(0.138 ns) + CELL(0.357 ns) = 2.289 ns; Loc. = LAB_X26_Y7; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.495 ns" { Ula32:inst8|carry_temp[4]~6 Ula32:inst8|carry_temp[6]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.690 ns Ula32:inst8\|carry_temp\[7\]~11 7 COMB LAB_X26_Y7 3 " "Info: 7: + IC(0.044 ns) + CELL(0.357 ns) = 2.690 ns; Loc. = LAB_X26_Y7; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[6]~10 Ula32:inst8|carry_temp[7]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.091 ns Ula32:inst8\|carry_temp\[8\]~13 8 COMB LAB_X26_Y7 2 " "Info: 8: + IC(0.129 ns) + CELL(0.272 ns) = 3.091 ns; Loc. = LAB_X26_Y7; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[7]~11 Ula32:inst8|carry_temp[8]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.492 ns Ula32:inst8\|carry_temp\[9\]~14 9 COMB LAB_X26_Y7 3 " "Info: 9: + IC(0.044 ns) + CELL(0.357 ns) = 3.492 ns; Loc. = LAB_X26_Y7; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[8]~13 Ula32:inst8|carry_temp[9]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.893 ns Ula32:inst8\|carry_temp\[10\]~16 10 COMB LAB_X26_Y7 2 " "Info: 10: + IC(0.129 ns) + CELL(0.272 ns) = 3.893 ns; Loc. = LAB_X26_Y7; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[10\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[9]~14 Ula32:inst8|carry_temp[10]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.357 ns) 4.645 ns Ula32:inst8\|carry_temp\[11\]~17 11 COMB LAB_X22_Y7 3 " "Info: 11: + IC(0.395 ns) + CELL(0.357 ns) = 4.645 ns; Loc. = LAB_X22_Y7; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[11\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.752 ns" { Ula32:inst8|carry_temp[10]~16 Ula32:inst8|carry_temp[11]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 5.046 ns Ula32:inst8\|carry_temp\[12\]~19 12 COMB LAB_X22_Y7 2 " "Info: 12: + IC(0.129 ns) + CELL(0.272 ns) = 5.046 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[12\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[11]~17 Ula32:inst8|carry_temp[12]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.447 ns Ula32:inst8\|carry_temp\[13\]~20 13 COMB LAB_X22_Y7 3 " "Info: 13: + IC(0.044 ns) + CELL(0.357 ns) = 5.447 ns; Loc. = LAB_X22_Y7; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[13\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[12]~19 Ula32:inst8|carry_temp[13]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 5.848 ns Ula32:inst8\|carry_temp\[14\]~22 14 COMB LAB_X22_Y7 2 " "Info: 14: + IC(0.129 ns) + CELL(0.272 ns) = 5.848 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[14\]~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[13]~20 Ula32:inst8|carry_temp[14]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 6.249 ns Ula32:inst8\|carry_temp\[15\]~23 15 COMB LAB_X22_Y7 3 " "Info: 15: + IC(0.044 ns) + CELL(0.357 ns) = 6.249 ns; Loc. = LAB_X22_Y7; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[15\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[14]~22 Ula32:inst8|carry_temp[15]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 6.650 ns Ula32:inst8\|carry_temp\[16\]~25 16 COMB LAB_X22_Y7 2 " "Info: 16: + IC(0.129 ns) + CELL(0.272 ns) = 6.650 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[16\]~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[15]~23 Ula32:inst8|carry_temp[16]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 7.051 ns Ula32:inst8\|carry_temp\[17\]~26 17 COMB LAB_X22_Y7 3 " "Info: 17: + IC(0.044 ns) + CELL(0.357 ns) = 7.051 ns; Loc. = LAB_X22_Y7; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[17\]~26'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[16]~25 Ula32:inst8|carry_temp[17]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 7.452 ns Ula32:inst8\|carry_temp\[18\]~28 18 COMB LAB_X22_Y7 2 " "Info: 18: + IC(0.129 ns) + CELL(0.272 ns) = 7.452 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[18\]~28'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[17]~26 Ula32:inst8|carry_temp[18]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 7.853 ns Ula32:inst8\|carry_temp\[19\]~29 19 COMB LAB_X22_Y7 3 " "Info: 19: + IC(0.044 ns) + CELL(0.357 ns) = 7.853 ns; Loc. = LAB_X22_Y7; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[19\]~29'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[18]~28 Ula32:inst8|carry_temp[19]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 8.627 ns Ula32:inst8\|carry_temp\[20\]~31 20 COMB LAB_X22_Y6 2 " "Info: 20: + IC(0.502 ns) + CELL(0.272 ns) = 8.627 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[20\]~31'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:inst8|carry_temp[19]~29 Ula32:inst8|carry_temp[20]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 9.028 ns Ula32:inst8\|carry_temp\[21\]~32 21 COMB LAB_X22_Y6 3 " "Info: 21: + IC(0.044 ns) + CELL(0.357 ns) = 9.028 ns; Loc. = LAB_X22_Y6; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[21\]~32'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[20]~31 Ula32:inst8|carry_temp[21]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 9.429 ns Ula32:inst8\|carry_temp\[22\]~34 22 COMB LAB_X22_Y6 1 " "Info: 22: + IC(0.129 ns) + CELL(0.272 ns) = 9.429 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[22\]~34'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[21]~32 Ula32:inst8|carry_temp[22]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 9.830 ns Ula32:inst8\|carry_temp\[23\]~35 23 COMB LAB_X22_Y6 4 " "Info: 23: + IC(0.044 ns) + CELL(0.357 ns) = 9.830 ns; Loc. = LAB_X22_Y6; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[23\]~35'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[22]~34 Ula32:inst8|carry_temp[23]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.272 ns) 10.535 ns Ula32:inst8\|carry_temp\[24\]~36 24 COMB LAB_X22_Y6 1 " "Info: 24: + IC(0.433 ns) + CELL(0.272 ns) = 10.535 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[24\]~36'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.705 ns" { Ula32:inst8|carry_temp[23]~35 Ula32:inst8|carry_temp[24]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 10.936 ns Ula32:inst8\|carry_temp\[25\]~37 25 COMB LAB_X22_Y6 4 " "Info: 25: + IC(0.129 ns) + CELL(0.272 ns) = 10.936 ns; Loc. = LAB_X22_Y6; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[25\]~37'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[24]~36 Ula32:inst8|carry_temp[25]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.272 ns) 11.641 ns Ula32:inst8\|carry_temp\[26\]~38 26 COMB LAB_X22_Y6 1 " "Info: 26: + IC(0.433 ns) + CELL(0.272 ns) = 11.641 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[26\]~38'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.705 ns" { Ula32:inst8|carry_temp[25]~37 Ula32:inst8|carry_temp[26]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 12.042 ns Ula32:inst8\|carry_temp\[27\]~39 27 COMB LAB_X22_Y6 4 " "Info: 27: + IC(0.129 ns) + CELL(0.272 ns) = 12.042 ns; Loc. = LAB_X22_Y6; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[27\]~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[26]~38 Ula32:inst8|carry_temp[27]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 12.443 ns Ula32:inst8\|carry_temp\[28\]~40 28 COMB LAB_X22_Y6 1 " "Info: 28: + IC(0.129 ns) + CELL(0.272 ns) = 12.443 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[28\]~40'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[27]~39 Ula32:inst8|carry_temp[28]~40 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 12.844 ns Ula32:inst8\|carry_temp\[29\]~41 29 COMB LAB_X22_Y6 2 " "Info: 29: + IC(0.129 ns) + CELL(0.272 ns) = 12.844 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[29\]~41'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[28]~40 Ula32:inst8|carry_temp[29]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 13.245 ns Ula32:inst8\|carry_temp\[30\]~42 30 COMB LAB_X22_Y6 1 " "Info: 30: + IC(0.247 ns) + CELL(0.154 ns) = 13.245 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[30\]~42'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[29]~41 Ula32:inst8|carry_temp[30]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 13.646 ns Ula32:inst8\|Mux0~0 31 COMB LAB_X22_Y6 1 " "Info: 31: + IC(0.247 ns) + CELL(0.154 ns) = 13.646 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'Ula32:inst8\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst8|carry_temp[30]~42 Ula32:inst8|Mux0~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 13.801 ns Registrador:PC\|Saida\[31\] 32 REG LAB_X22_Y6 2 " "Info: 32: + IC(0.000 ns) + CELL(0.155 ns) = 13.801 ns; Loc. = LAB_X22_Y6; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:inst8|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.795 ns ( 63.73 % ) " "Info: Total cell delay = 8.795 ns ( 63.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.006 ns ( 36.27 % ) " "Info: Total interconnect delay = 5.006 ns ( 36.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.801 ns" { Registrador:PC|Saida[0] Ula32:inst8|carry_temp[1]~58 Ula32:inst8|carry_temp[1]~2 Ula32:inst8|carry_temp[2]~4 Ula32:inst8|carry_temp[4]~6 Ula32:inst8|carry_temp[6]~10 Ula32:inst8|carry_temp[7]~11 Ula32:inst8|carry_temp[8]~13 Ula32:inst8|carry_temp[9]~14 Ula32:inst8|carry_temp[10]~16 Ula32:inst8|carry_temp[11]~17 Ula32:inst8|carry_temp[12]~19 Ula32:inst8|carry_temp[13]~20 Ula32:inst8|carry_temp[14]~22 Ula32:inst8|carry_temp[15]~23 Ula32:inst8|carry_temp[16]~25 Ula32:inst8|carry_temp[17]~26 Ula32:inst8|carry_temp[18]~28 Ula32:inst8|carry_temp[19]~29 Ula32:inst8|carry_temp[20]~31 Ula32:inst8|carry_temp[21]~32 Ula32:inst8|carry_temp[22]~34 Ula32:inst8|carry_temp[23]~35 Ula32:inst8|carry_temp[24]~36 Ula32:inst8|carry_temp[25]~37 Ula32:inst8|carry_temp[26]~38 Ula32:inst8|carry_temp[27]~39 Ula32:inst8|carry_temp[28]~40 Ula32:inst8|carry_temp[29]~41 Ula32:inst8|carry_temp[30]~42 Ula32:inst8|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[31\] 0 " "Info: Pin \"pcValue\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[30\] 0 " "Info: Pin \"pcValue\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[29\] 0 " "Info: Pin \"pcValue\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[28\] 0 " "Info: Pin \"pcValue\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[27\] 0 " "Info: Pin \"pcValue\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[26\] 0 " "Info: Pin \"pcValue\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[25\] 0 " "Info: Pin \"pcValue\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[24\] 0 " "Info: Pin \"pcValue\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[23\] 0 " "Info: Pin \"pcValue\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[22\] 0 " "Info: Pin \"pcValue\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[21\] 0 " "Info: Pin \"pcValue\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[20\] 0 " "Info: Pin \"pcValue\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[19\] 0 " "Info: Pin \"pcValue\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[18\] 0 " "Info: Pin \"pcValue\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[17\] 0 " "Info: Pin \"pcValue\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[16\] 0 " "Info: Pin \"pcValue\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[15\] 0 " "Info: Pin \"pcValue\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[14\] 0 " "Info: Pin \"pcValue\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[13\] 0 " "Info: Pin \"pcValue\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[12\] 0 " "Info: Pin \"pcValue\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[11\] 0 " "Info: Pin \"pcValue\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[10\] 0 " "Info: Pin \"pcValue\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[9\] 0 " "Info: Pin \"pcValue\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[8\] 0 " "Info: Pin \"pcValue\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[7\] 0 " "Info: Pin \"pcValue\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[6\] 0 " "Info: Pin \"pcValue\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[5\] 0 " "Info: Pin \"pcValue\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[4\] 0 " "Info: Pin \"pcValue\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[3\] 0 " "Info: Pin \"pcValue\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[2\] 0 " "Info: Pin \"pcValue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[1\] 0 " "Info: Pin \"pcValue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcValue\[0\] 0 " "Info: Pin \"pcValue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "c:/altera/91sp2/quartus/projeto/HW.fit.smsg " "Info: Generated suppressed messages file c:/altera/91sp2/quartus/projeto/HW.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Info: Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 20:28:16 2019 " "Info: Processing ended: Wed Sep 25 20:28:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
