
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70751                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489204                       # Number of bytes of host memory used
host_op_rate                                    80714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 59051.13                       # Real time elapsed on the host
host_tick_rate                               17723448                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4177931725                       # Number of instructions simulated
sim_ops                                    4766253288                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589666011                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   157                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4289549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8578849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     37.253696                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       131717888                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    353569986                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      7253763                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    337451862                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     17216847                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     17221702                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4855                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       427940885                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        25153368                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          160                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         617085450                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        606094980                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      7252809                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          375570769                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     152050788                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     23154236                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    260346667                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2177931724                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2480102846                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2472939663                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.002897                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.163318                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1730794647     69.99%     69.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    322454293     13.04%     83.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     99351411      4.02%     87.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     62161033      2.51%     89.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     38228169      1.55%     91.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     24601431      0.99%     92.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     22948740      0.93%     93.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     20349151      0.82%     93.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    152050788      6.15%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2472939663                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     23242508                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2059343391                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             487611750                       # Number of loads committed
system.switch_cpus.commit.membars            28299038                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1361133980     54.88%     54.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     46434916      1.87%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     42784171      1.73%     58.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     28299732      1.14%     59.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     11646920      0.47%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     38590223      1.56%     61.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     46440710      1.87%     63.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      6498707      0.26%     63.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     40291397      1.62%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2572570      0.10%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    487611750     19.66%     85.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    367797770     14.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2480102846                       # Class of committed instruction
system.switch_cpus.commit.refs              855409520                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         382070021                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2177931724                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2480102846                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.152381                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.152381                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1950339549                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           972                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    130579139                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2820233253                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        147286683                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         303735226                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        7290294                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4539                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     101153568                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           427940885                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         316815250                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2179698548                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1237995                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2641167148                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        14582496                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.170507                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    322815424                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    174088103                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.052339                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2509805321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.191988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.586801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1960429254     78.11%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         73929517      2.95%     81.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         44094445      1.76%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         47069091      1.88%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         54359391      2.17%     86.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         27035769      1.08%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         33449995      1.33%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         20487672      0.82%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        248950187      9.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2509805321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      8003985                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        388401249                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.069623                       # Inst execution rate
system.switch_cpus.iew.exec_refs            957090756                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          392783124                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       170883874                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     532390966                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     23156600                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        17399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    417166619                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2740285941                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     564307632                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     23841537                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2684548475                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1684948                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     219626348                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        7290294                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     221492593                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          860                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     38586100                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1551                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        66595                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     41986244                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     44779216                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     49368849                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        66595                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      6317791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1686194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2604487332                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2633913997                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603055                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1570648320                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.049449                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2634272770                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2745398674                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1648764381                       # number of integer regfile writes
system.switch_cpus.ipc                       0.867768                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.867768                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1460498156     53.92%     53.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     46462406      1.72%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     45377522      1.68%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     28300613      1.04%     58.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     12713417      0.47%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     39838482      1.47%     60.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     46440724      1.71%     62.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      7779168      0.29%     62.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     49825628      1.84%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2572570      0.09%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    567028570     20.94%     85.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    401552725     14.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2708390014                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            66676208                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024618                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6924596     10.39%     10.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           4335      0.01%     10.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            97      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      5002206      7.50%     17.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3312457      4.97%     22.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            20      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      2193674      3.29%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       28407853     42.61%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20830970     31.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2297979644                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7059275609                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2220537424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2443427536                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2717129340                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2708390014                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     23156601                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    260183083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        24868                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2365                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    330844468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2509805321                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.079124                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.864498                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1578368148     62.89%     62.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    320588141     12.77%     75.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    181365829      7.23%     82.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    117371102      4.68%     87.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    113856920      4.54%     92.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     74551431      2.97%     95.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     57799191      2.30%     97.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     29259544      1.17%     98.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     36645015      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2509805321                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.079123                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      477086546                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    934010814                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    413376573                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    557107698                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     36395500                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     38049126                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    532390966                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    417166619                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4185859069                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      266876784                       # number of misc regfile writes
system.switch_cpus.numCycles               2509807352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       507443311                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2648243118                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       31762324                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        187468297                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       84495720                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        189888                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5245342205                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2785677890                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2933774920                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         362502889                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       42330290                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        7290294                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     211693445                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        285531778                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2824189592                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1233407083                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     34072090                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         466872908                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     23156757                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    601397279                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5061336347                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5517769083                       # The number of ROB writes
system.switch_cpus.timesIdled                      23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        488595874                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       308472019                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          401                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6830311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       361647                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13660626                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         361647                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4288288                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1280915                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3008388                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1258                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1258                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4288288                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      6405148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6463247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12868395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12868395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    355390848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    357628160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    713019008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               713019008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4289546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4289546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4289546                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11337557591                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11385310476                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        40663092709                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6820809                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2920356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           55                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8234739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9506                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            59                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6820750                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20490768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20490936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1084121216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1084135168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4324844                       # Total snoops (count)
system.tol2bus.snoopTraffic                 163957760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11155154                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032456                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.177207                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10793106     96.75%     96.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 362048      3.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11155154                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8431160370                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14241083760                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            123015                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    273292160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         273294848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     82096000                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       82096000                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2135095                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2135116                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       641375                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            641375                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    261126370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            261128938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      78441440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            78441440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      78441440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    261126370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           339570378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1282745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   4238929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000310042806                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        72869                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        72869                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            7191422                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1210870                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2135116                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    641375                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4270232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1282750                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 31261                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           249552                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           184423                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           176251                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           181175                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           223982                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           190435                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           287876                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           387504                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           159469                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           271171                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          343719                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          588964                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          331277                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          242343                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          209992                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          210838                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            74155                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            39898                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            38996                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            44946                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            47322                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            47430                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            52494                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            43884                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            49436                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           183343                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          225946                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          141706                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          100258                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           68852                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           46998                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           77066                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.10                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.29                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                100183212175                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               21194855000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           179663918425                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23633.85                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42383.85                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2423332                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 804758                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                57.17                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               62.74                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4270232                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1282750                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1962586                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1961668                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 157513                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 157121                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     48                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 53470                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 56365                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 71534                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 72582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 72908                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 72976                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 72979                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 73028                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 73172                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 73229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 73606                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 73755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 73431                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 73635                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 73440                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 72901                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 72870                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 72869                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3956                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2293611                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   154.075327                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   142.374340                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    80.543762                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        79866      3.48%      3.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1872005     81.62%     85.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       244753     10.67%     95.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        63768      2.78%     98.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        21214      0.92%     99.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         7683      0.33%     99.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2868      0.13%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          974      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          480      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2293611                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        72869                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     58.172488                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    55.026029                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    19.129810                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            60      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          761      1.04%      1.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         3260      4.47%      5.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         7020      9.63%     15.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        10897     14.95%     30.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        12450     17.09%     47.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        11967     16.42%     63.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         9638     13.23%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         6776      9.30%     86.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         4398      6.04%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2691      3.69%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1429      1.96%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          761      1.04%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          397      0.54%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          210      0.29%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           84      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           38      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           18      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        72869                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        72869                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.603233                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.577262                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.945854                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           16032     22.00%     22.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2913      4.00%     26.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           49514     67.95%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2866      3.93%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1445      1.98%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              87      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              12      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        72869                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             271294144                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2000704                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               82094720                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              273294848                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            82096000                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      259.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       78.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   261.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    78.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.64                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046588389347                       # Total gap between requests
system.mem_ctrls0.avgGap                    376946.44                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    271291456                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     82094720                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2568.341812742252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 259214728.379659593105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 78440216.510925456882                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      4270190                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1282750                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1772436                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 179662145989                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24400758842163                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     42200.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42073.57                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  19022224.78                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   58.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9029793780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4799449215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        16834499220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4664618100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    419698972020                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     48459678240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      586103846175                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       560.013026                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 122382116487                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 889259649524                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7346588760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3904804530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        13431753720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2031232500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    408864302010                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     57583601760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      575779118880                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       550.147911                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 146131593386                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 865510172625                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    275762944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         275767040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     81861120                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       81861120                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2154398                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2154430                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       639540                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            639540                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    263487165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            263491079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      78217015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            78217015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      78217015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    263487165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           341708094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1279075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   4280680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000303847668                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        72648                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        72648                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            7250642                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1207413                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2154430                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    639540                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4308860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1279080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 28116                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           225101                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           190663                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           191480                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           193551                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           218821                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           217191                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           309887                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           365578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           146582                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           268130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          343940                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          608403                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          325897                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          249790                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          192142                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          233588                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            75565                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            41208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            38122                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            43628                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            48340                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            49180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            53056                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            44130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            41642                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           182522                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          224230                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          141678                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          101472                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           70126                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           48420                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           75730                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.10                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.28                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                101213175307                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               21403720000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           181477125307                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23643.83                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42393.83                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2448177                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 802496                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                57.19                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               62.74                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4308860                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1279080                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1979749                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1978929                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 161126                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 160802                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     72                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     62                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 53470                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 56400                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 71357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 72397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 72690                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 72752                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 72747                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 72797                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 72937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 72989                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 73331                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 73491                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 73174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 73357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 73202                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 72682                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 72649                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 72648                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3972                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2309120                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   154.096258                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   142.455002                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    80.258170                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        78709      3.41%      3.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1885864     81.67%     85.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       247314     10.71%     95.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        63972      2.77%     98.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        21422      0.93%     99.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         7694      0.33%     99.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2719      0.12%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          960      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          466      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2309120                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        72648                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     58.924155                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    55.761060                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    19.262413                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            60      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          685      0.94%      1.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         2972      4.09%      5.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         6803      9.36%     14.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        10445     14.38%     28.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        12303     16.94%     45.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        11728     16.14%     61.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         9813     13.51%     75.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         7110      9.79%     85.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         4655      6.41%     91.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2901      3.99%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         1542      2.12%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          856      1.18%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          410      0.56%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          205      0.28%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           95      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           30      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151           18      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        72648                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        72648                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.606114                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.580342                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.942056                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           15857     21.83%     21.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2894      3.98%     25.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           49507     68.15%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2880      3.96%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1434      1.97%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              60      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              15      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        72648                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             273967616                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1799424                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               81859136                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              275767040                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            81861120                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      261.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       78.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   263.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    78.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.66                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.05                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046588408946                       # Total gap between requests
system.mem_ctrls1.avgGap                    374588.28                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    273963520                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     81859136                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3913.663714654861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 261767843.594512015581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 78215119.696337267756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4308796                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1279080                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2733086                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 181474392221                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24409278356843                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     42704.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42117.19                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  19083464.96                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   58.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          9051092400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4810769700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        16910890080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4623980400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    420387104520                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     47880229920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      586280902620                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       560.182201                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 120868097631                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 890773668380                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7436024400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3952340700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        13653622080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2052655380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    409569129240                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     56990094240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      576270701640                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       550.617611                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 144590529614                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 867051236397                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      2540763                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2540764                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      2540763                       # number of overall hits
system.l2.overall_hits::total                 2540764                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4289493                       # number of demand (read+write) misses
system.l2.demand_misses::total                4289546                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4289493                       # number of overall misses
system.l2.overall_misses::total               4289546                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4996911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 399907210866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     399912207777                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4996911                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 399907210866                       # number of overall miss cycles
system.l2.overall_miss_latency::total    399912207777                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6830256                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6830310                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6830256                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6830310                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.628014                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.628016                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.628014                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.628016                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94281.339623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93229.482101                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93229.495097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94281.339623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93229.482101                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93229.495097                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1280915                       # number of writebacks
system.l2.writebacks::total                   1280915                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4289493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4289546                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4289493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4289546                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4544503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 363239441296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 363243985799                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4544503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 363239441296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 363243985799                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.628014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.628016                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.628014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.628016                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85745.339623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84681.206216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84681.219364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85745.339623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84681.206216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84681.219364                       # average overall mshr miss latency
system.l2.replacements                        4324839                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1639441                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1639441                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1639441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1639441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           55                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               55                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           55                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           55                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       325957                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        325957                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         8248                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8248                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1258                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    107412111                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     107412111                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         9506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.132337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.132337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85383.236089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85383.236089                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     96662307                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     96662307                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.132337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.132337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76838.081876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76838.081876                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4996911                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4996911                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94281.339623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94281.339623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4544503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4544503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85745.339623                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85745.339623                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2532515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2532515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4288235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4288235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 399799798755                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 399799798755                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6820750                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6820750                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.628704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.628704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93231.783882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93231.783882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4288235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4288235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 363142778989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 363142778989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.628704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.628704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84683.507081                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84683.507081                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    13336959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4325351                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.083440                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.214414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.054531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.003285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   506.727771                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.989703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 222890887                       # Number of tag accesses
system.l2.tags.data_accesses                222890887                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    953410333989                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046589666011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    316815174                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2317019562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204388                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    316815174                       # number of overall hits
system.cpu.icache.overall_hits::total      2317019562                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           75                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           75                       # number of overall misses
system.cpu.icache.overall_misses::total           964                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6364670                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6364670                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6364670                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6364670                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    316815249                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2317020526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    316815249                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2317020526                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84862.266667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6602.354772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84862.266667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6602.354772                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          324                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           81                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          320                       # number of writebacks
system.cpu.icache.writebacks::total               320                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           59                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5091153                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5091153                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5091153                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5091153                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86290.728814                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86290.728814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86290.728814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86290.728814                       # average overall mshr miss latency
system.cpu.icache.replacements                    320                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    316815174                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2317019562                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           75                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           964                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6364670                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6364670                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    316815249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2317020526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84862.266667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6602.354772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5091153                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5091153                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86290.728814                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86290.728814                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.448279                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2317020510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               948                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2444114.462025                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   595.930565                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    27.517714                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.955017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.044099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999116                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       90363801462                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      90363801462                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    748690511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    793018532                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1541709043                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    748690511                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    793018532                       # number of overall hits
system.cpu.dcache.overall_hits::total      1541709043                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6966858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     17702093                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24668951                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6966858                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     17702093                       # number of overall misses
system.cpu.dcache.overall_misses::total      24668951                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1081807072062                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1081807072062                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1081807072062                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1081807072062                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    755657369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    810720625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1566377994                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    755657369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    810720625                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1566377994                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021835                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015749                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021835                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015749                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61111.817233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43852.982320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61111.817233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43852.982320                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        60484                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4906                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1049                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              48                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.658723                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   102.208333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3882455                       # number of writebacks
system.cpu.dcache.writebacks::total           3882455                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     10872092                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10872092                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     10872092                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10872092                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6830001                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6830001                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6830001                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6830001                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 431204906091                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 431204906091                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 431204906091                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 431204906091                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008425                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63133.944796                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63133.944796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63133.944796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63133.944796                       # average overall mshr miss latency
system.cpu.dcache.replacements               13798939                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    426303863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    448450416                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       874754279                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6293800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     17626518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      23920318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1080148485546                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1080148485546                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    432597663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    466076934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    898674597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61279.742576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45156.108942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     10806018                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     10806018                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6820500                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6820500                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 430987841328                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 430987841328                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63190.065439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63190.065439                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322386648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    344568116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      666954764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       673058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        75575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       748633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1658586516                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1658586516                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    323059706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    344643691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    667703397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21946.232431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2215.486782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        66074                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        66074                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         9501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    217064763                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    217064763                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22846.517524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22846.517524                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20260987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     23154355                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     43415342                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2081                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          255                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2336                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     19576482                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     19576482                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     23154610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     43417678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000054                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 76770.517647                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8380.343322                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          255                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          255                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     19363812                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     19363812                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 75936.517647                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75936.517647                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20263068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     23154079                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     43417147                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     23154079                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     43417147                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1642340727                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13799195                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.017140                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.714635                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   108.284684                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.577010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.422987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       52916609403                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      52916609403                       # Number of data accesses

---------- End Simulation Statistics   ----------
