Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 12 02:08:29 2025
| Host         : Anzars-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.995        0.000                      0                  351        0.051        0.000                      0                  351        4.500        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.995        0.000                      0                  351        0.051        0.000                      0                  351        4.500        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 buzz_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.823ns (18.722%)  route 3.573ns (81.278%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  buzz_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  buzz_cnt_reg[7]/Q
                         net (fo=2, routed)           1.226     6.994    buzz_cnt_reg[7]
    SLICE_X1Y150         LUT6 (Prop_lut6_I3_O)        0.124     7.118 f  buzz_cnt[0]_i_8/O
                         net (fo=1, routed)           0.953     8.071    buzz_cnt[0]_i_8_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I4_O)        0.124     8.195 r  buzz_cnt[0]_i_3/O
                         net (fo=2, routed)           0.473     8.668    core/buzz_cnt_reg[6]
    SLICE_X1Y149         LUT2 (Prop_lut2_I0_O)        0.119     8.787 r  core/buzz_cnt[0]_i_1/O
                         net (fo=17, routed)          0.921     9.708    core_n_0
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.765    15.187    clk_IBUF_BUFG
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[10]/C
                         clock pessimism              0.188    15.375    
                         clock uncertainty           -0.035    15.340    
    SLICE_X0Y150         FDRE (Setup_fdre_C_R)       -0.637    14.703    buzz_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 buzz_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.823ns (18.722%)  route 3.573ns (81.278%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  buzz_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  buzz_cnt_reg[7]/Q
                         net (fo=2, routed)           1.226     6.994    buzz_cnt_reg[7]
    SLICE_X1Y150         LUT6 (Prop_lut6_I3_O)        0.124     7.118 f  buzz_cnt[0]_i_8/O
                         net (fo=1, routed)           0.953     8.071    buzz_cnt[0]_i_8_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I4_O)        0.124     8.195 r  buzz_cnt[0]_i_3/O
                         net (fo=2, routed)           0.473     8.668    core/buzz_cnt_reg[6]
    SLICE_X1Y149         LUT2 (Prop_lut2_I0_O)        0.119     8.787 r  core/buzz_cnt[0]_i_1/O
                         net (fo=17, routed)          0.921     9.708    core_n_0
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.765    15.187    clk_IBUF_BUFG
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[11]/C
                         clock pessimism              0.188    15.375    
                         clock uncertainty           -0.035    15.340    
    SLICE_X0Y150         FDRE (Setup_fdre_C_R)       -0.637    14.703    buzz_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 buzz_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.823ns (18.722%)  route 3.573ns (81.278%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  buzz_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  buzz_cnt_reg[7]/Q
                         net (fo=2, routed)           1.226     6.994    buzz_cnt_reg[7]
    SLICE_X1Y150         LUT6 (Prop_lut6_I3_O)        0.124     7.118 f  buzz_cnt[0]_i_8/O
                         net (fo=1, routed)           0.953     8.071    buzz_cnt[0]_i_8_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I4_O)        0.124     8.195 r  buzz_cnt[0]_i_3/O
                         net (fo=2, routed)           0.473     8.668    core/buzz_cnt_reg[6]
    SLICE_X1Y149         LUT2 (Prop_lut2_I0_O)        0.119     8.787 r  core/buzz_cnt[0]_i_1/O
                         net (fo=17, routed)          0.921     9.708    core_n_0
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.765    15.187    clk_IBUF_BUFG
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[8]/C
                         clock pessimism              0.188    15.375    
                         clock uncertainty           -0.035    15.340    
    SLICE_X0Y150         FDRE (Setup_fdre_C_R)       -0.637    14.703    buzz_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 buzz_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.823ns (18.722%)  route 3.573ns (81.278%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  buzz_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  buzz_cnt_reg[7]/Q
                         net (fo=2, routed)           1.226     6.994    buzz_cnt_reg[7]
    SLICE_X1Y150         LUT6 (Prop_lut6_I3_O)        0.124     7.118 f  buzz_cnt[0]_i_8/O
                         net (fo=1, routed)           0.953     8.071    buzz_cnt[0]_i_8_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I4_O)        0.124     8.195 r  buzz_cnt[0]_i_3/O
                         net (fo=2, routed)           0.473     8.668    core/buzz_cnt_reg[6]
    SLICE_X1Y149         LUT2 (Prop_lut2_I0_O)        0.119     8.787 r  core/buzz_cnt[0]_i_1/O
                         net (fo=17, routed)          0.921     9.708    core_n_0
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.765    15.187    clk_IBUF_BUFG
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[9]/C
                         clock pessimism              0.188    15.375    
                         clock uncertainty           -0.035    15.340    
    SLICE_X0Y150         FDRE (Setup_fdre_C_R)       -0.637    14.703    buzz_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 buzz_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.823ns (19.535%)  route 3.390ns (80.465%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  buzz_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  buzz_cnt_reg[7]/Q
                         net (fo=2, routed)           1.226     6.994    buzz_cnt_reg[7]
    SLICE_X1Y150         LUT6 (Prop_lut6_I3_O)        0.124     7.118 f  buzz_cnt[0]_i_8/O
                         net (fo=1, routed)           0.953     8.071    buzz_cnt[0]_i_8_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I4_O)        0.124     8.195 r  buzz_cnt[0]_i_3/O
                         net (fo=2, routed)           0.473     8.668    core/buzz_cnt_reg[6]
    SLICE_X1Y149         LUT2 (Prop_lut2_I0_O)        0.119     8.787 r  core/buzz_cnt[0]_i_1/O
                         net (fo=17, routed)          0.738     9.525    core_n_0
    SLICE_X0Y152         FDRE                                         r  buzz_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.765    15.187    clk_IBUF_BUFG
    SLICE_X0Y152         FDRE                                         r  buzz_cnt_reg[16]/C
                         clock pessimism              0.188    15.375    
                         clock uncertainty           -0.035    15.340    
    SLICE_X0Y152         FDRE (Setup_fdre_C_R)       -0.637    14.703    buzz_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 buzz_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.823ns (20.273%)  route 3.237ns (79.727%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  buzz_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  buzz_cnt_reg[7]/Q
                         net (fo=2, routed)           1.226     6.994    buzz_cnt_reg[7]
    SLICE_X1Y150         LUT6 (Prop_lut6_I3_O)        0.124     7.118 f  buzz_cnt[0]_i_8/O
                         net (fo=1, routed)           0.953     8.071    buzz_cnt[0]_i_8_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I4_O)        0.124     8.195 r  buzz_cnt[0]_i_3/O
                         net (fo=2, routed)           0.473     8.668    core/buzz_cnt_reg[6]
    SLICE_X1Y149         LUT2 (Prop_lut2_I0_O)        0.119     8.787 r  core/buzz_cnt[0]_i_1/O
                         net (fo=17, routed)          0.584     9.372    core_n_0
    SLICE_X0Y148         FDRE                                         r  buzz_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.590    15.012    clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  buzz_cnt_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y148         FDRE (Setup_fdre_C_R)       -0.637    14.615    buzz_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 buzz_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.823ns (20.273%)  route 3.237ns (79.727%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  buzz_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  buzz_cnt_reg[7]/Q
                         net (fo=2, routed)           1.226     6.994    buzz_cnt_reg[7]
    SLICE_X1Y150         LUT6 (Prop_lut6_I3_O)        0.124     7.118 f  buzz_cnt[0]_i_8/O
                         net (fo=1, routed)           0.953     8.071    buzz_cnt[0]_i_8_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I4_O)        0.124     8.195 r  buzz_cnt[0]_i_3/O
                         net (fo=2, routed)           0.473     8.668    core/buzz_cnt_reg[6]
    SLICE_X1Y149         LUT2 (Prop_lut2_I0_O)        0.119     8.787 r  core/buzz_cnt[0]_i_1/O
                         net (fo=17, routed)          0.584     9.372    core_n_0
    SLICE_X0Y148         FDRE                                         r  buzz_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.590    15.012    clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  buzz_cnt_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y148         FDRE (Setup_fdre_C_R)       -0.637    14.615    buzz_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 buzz_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.823ns (20.273%)  route 3.237ns (79.727%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  buzz_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  buzz_cnt_reg[7]/Q
                         net (fo=2, routed)           1.226     6.994    buzz_cnt_reg[7]
    SLICE_X1Y150         LUT6 (Prop_lut6_I3_O)        0.124     7.118 f  buzz_cnt[0]_i_8/O
                         net (fo=1, routed)           0.953     8.071    buzz_cnt[0]_i_8_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I4_O)        0.124     8.195 r  buzz_cnt[0]_i_3/O
                         net (fo=2, routed)           0.473     8.668    core/buzz_cnt_reg[6]
    SLICE_X1Y149         LUT2 (Prop_lut2_I0_O)        0.119     8.787 r  core/buzz_cnt[0]_i_1/O
                         net (fo=17, routed)          0.584     9.372    core_n_0
    SLICE_X0Y148         FDRE                                         r  buzz_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.590    15.012    clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  buzz_cnt_reg[2]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y148         FDRE (Setup_fdre_C_R)       -0.637    14.615    buzz_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 buzz_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.823ns (20.273%)  route 3.237ns (79.727%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  buzz_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  buzz_cnt_reg[7]/Q
                         net (fo=2, routed)           1.226     6.994    buzz_cnt_reg[7]
    SLICE_X1Y150         LUT6 (Prop_lut6_I3_O)        0.124     7.118 f  buzz_cnt[0]_i_8/O
                         net (fo=1, routed)           0.953     8.071    buzz_cnt[0]_i_8_n_0
    SLICE_X1Y149         LUT6 (Prop_lut6_I4_O)        0.124     8.195 r  buzz_cnt[0]_i_3/O
                         net (fo=2, routed)           0.473     8.668    core/buzz_cnt_reg[6]
    SLICE_X1Y149         LUT2 (Prop_lut2_I0_O)        0.119     8.787 r  core/buzz_cnt[0]_i_1/O
                         net (fo=17, routed)          0.584     9.372    core_n_0
    SLICE_X0Y148         FDRE                                         r  buzz_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.590    15.012    clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  buzz_cnt_reg[3]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y148         FDRE (Setup_fdre_C_R)       -0.637    14.615    buzz_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 confirm_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/FSM_sequential_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.586ns (36.309%)  route 2.782ns (63.691%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.893     5.496    clk_IBUF_BUFG
    SLICE_X5Y150         FDRE                                         r  confirm_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150         FDRE (Prop_fdre_C_Q)         0.419     5.915 f  confirm_prev_reg/Q
                         net (fo=4, routed)           0.745     6.660    d1/confirm_prev
    SLICE_X5Y149         LUT2 (Prop_lut2_I1_O)        0.324     6.984 r  d1/inp0[3]_i_5/O
                         net (fo=3, routed)           0.915     7.899    core/confirm_pulse
    SLICE_X8Y149         LUT6 (Prop_lut6_I5_O)        0.332     8.231 r  core/FSM_sequential_st[2]_i_7/O
                         net (fo=1, routed)           0.000     8.231    core/FSM_sequential_st[2]_i_7_n_0
    SLICE_X8Y149         MUXF7 (Prop_muxf7_I1_O)      0.214     8.445 r  core/FSM_sequential_st_reg[2]_i_2/O
                         net (fo=3, routed)           1.122     9.567    core/FSM_sequential_st_reg[2]_i_2_n_0
    SLICE_X9Y147         LUT6 (Prop_lut6_I1_O)        0.297     9.864 r  core/FSM_sequential_st[2]_i_1/O
                         net (fo=1, routed)           0.000     9.864    core/FSM_sequential_st[2]_i_1_n_0
    SLICE_X9Y147         FDRE                                         r  core/FSM_sequential_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.509    14.931    core/clk_IBUF_BUFG
    SLICE_X9Y147         FDRE                                         r  core/FSM_sequential_st_reg[2]/C
                         clock pessimism              0.188    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X9Y147         FDRE (Setup_fdre_C_D)        0.029    15.113    core/FSM_sequential_st_reg[2]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  5.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 d2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.517    d2/clk_IBUF_BUFG
    SLICE_X7Y149         FDRE                                         r  d2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  d2/counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.776    d2/counter_reg[4]
    SLICE_X7Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  d2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.973    d2/counter_reg[4]_i_1__1_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  d2/counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.027    d2/counter_reg[8]_i_1__1_n_7
    SLICE_X7Y150         FDRE                                         r  d2/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.957     2.122    d2/clk_IBUF_BUFG
    SLICE_X7Y150         FDRE                                         r  d2/counter_reg[8]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X7Y150         FDRE (Hold_fdre_C_D)         0.105     1.977    d2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 d0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.599     1.518    d0/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  d0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  d0/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.808    d0/counter_reg[10]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.964 r  d0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.964    d0/counter_reg[8]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  d0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.005    d0/counter_reg[12]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.058 r  d0/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.058    d0/counter_reg[16]_i_1_n_7
    SLICE_X2Y150         FDRE                                         r  d0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.958     2.123    d0/clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  d0/counter_reg[16]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    d0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 d1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.517    d1/clk_IBUF_BUFG
    SLICE_X6Y148         FDRE                                         r  d1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  d1/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.808    d1/counter_reg[10]
    SLICE_X6Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.964 r  d1/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.964    d1/counter_reg[8]_i_1__0_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  d1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.005    d1/counter_reg[12]_i_1__0_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.058 r  d1/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.058    d1/counter_reg[16]_i_1__0_n_7
    SLICE_X6Y150         FDRE                                         r  d1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.957     2.122    d1/clk_IBUF_BUFG
    SLICE_X6Y150         FDRE                                         r  d1/counter_reg[16]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X6Y150         FDRE (Hold_fdre_C_D)         0.134     2.006    d1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 buzz_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  buzz_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  buzz_cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.781    buzz_cnt_reg_n_0_[2]
    SLICE_X0Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  buzz_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.941    buzz_cnt_reg[0]_i_2_n_0
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  buzz_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    buzz_cnt_reg[4]_i_1_n_0
    SLICE_X0Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.035 r  buzz_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    buzz_cnt_reg[8]_i_1_n_7
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.958     2.123    clk_IBUF_BUFG
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[8]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    buzz_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 d2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.517    d2/clk_IBUF_BUFG
    SLICE_X7Y149         FDRE                                         r  d2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  d2/counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.776    d2/counter_reg[4]
    SLICE_X7Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  d2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.973    d2/counter_reg[4]_i_1__1_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  d2/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.038    d2/counter_reg[8]_i_1__1_n_5
    SLICE_X7Y150         FDRE                                         r  d2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.957     2.122    d2/clk_IBUF_BUFG
    SLICE_X7Y150         FDRE                                         r  d2/counter_reg[10]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X7Y150         FDRE (Hold_fdre_C_D)         0.105     1.977    d2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 d0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d0/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.599     1.518    d0/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  d0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  d0/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.808    d0/counter_reg[10]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.964 r  d0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.964    d0/counter_reg[8]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  d0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.005    d0/counter_reg[12]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.071 r  d0/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.071    d0/counter_reg[16]_i_1_n_5
    SLICE_X2Y150         FDRE                                         r  d0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.958     2.123    d0/clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  d0/counter_reg[18]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    d0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 d1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.517    d1/clk_IBUF_BUFG
    SLICE_X6Y148         FDRE                                         r  d1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  d1/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.808    d1/counter_reg[10]
    SLICE_X6Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.964 r  d1/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.964    d1/counter_reg[8]_i_1__0_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  d1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.005    d1/counter_reg[12]_i_1__0_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.071 r  d1/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.071    d1/counter_reg[16]_i_1__0_n_5
    SLICE_X6Y150         FDRE                                         r  d1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.957     2.122    d1/clk_IBUF_BUFG
    SLICE_X6Y150         FDRE                                         r  d1/counter_reg[18]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X6Y150         FDRE (Hold_fdre_C_D)         0.134     2.006    d1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 buzz_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  buzz_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  buzz_cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.781    buzz_cnt_reg_n_0_[2]
    SLICE_X0Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  buzz_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.941    buzz_cnt_reg[0]_i_2_n_0
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  buzz_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    buzz_cnt_reg[4]_i_1_n_0
    SLICE_X0Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.046 r  buzz_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.046    buzz_cnt_reg[8]_i_1_n_5
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.958     2.123    clk_IBUF_BUFG
    SLICE_X0Y150         FDRE                                         r  buzz_cnt_reg[10]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    buzz_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 d2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.517    d2/clk_IBUF_BUFG
    SLICE_X7Y149         FDRE                                         r  d2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  d2/counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.776    d2/counter_reg[4]
    SLICE_X7Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  d2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.973    d2/counter_reg[4]_i_1__1_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.063 r  d2/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.063    d2/counter_reg[8]_i_1__1_n_4
    SLICE_X7Y150         FDRE                                         r  d2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.957     2.122    d2/clk_IBUF_BUFG
    SLICE_X7Y150         FDRE                                         r  d2/counter_reg[11]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X7Y150         FDRE (Hold_fdre_C_D)         0.105     1.977    d2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 d2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.517    d2/clk_IBUF_BUFG
    SLICE_X7Y149         FDRE                                         r  d2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  d2/counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.776    d2/counter_reg[4]
    SLICE_X7Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  d2/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.973    d2/counter_reg[4]_i_1__1_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  d2/counter_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.063    d2/counter_reg[8]_i_1__1_n_6
    SLICE_X7Y150         FDRE                                         r  d2/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.957     2.122    d2/clk_IBUF_BUFG
    SLICE_X7Y150         FDRE                                         r  d2/counter_reg[9]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X7Y150         FDRE (Hold_fdre_C_D)         0.105     1.977    d2/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y148    buzz_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y150    buzz_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y150    buzz_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y151    buzz_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y148    buzz_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y148    buzz_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y148    buzz_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y149    buzz_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y149    buzz_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    core/blink_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    core/blink_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y141    core/blink_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    core/blink_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    core/blink_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    core/blink_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y142    core/blink_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    core/blink_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    core/blink_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    core/blink_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    core/blink_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    core/blink_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    core/blink_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    core/blink_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y148    buzz_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y150    buzz_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y150    buzz_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y151    buzz_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y148    buzz_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y148    buzz_cnt_reg[2]/C



