{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636557835045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636557835060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 10:23:54 2021 " "Processing started: Wed Nov 10 10:23:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636557835060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636557835060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nsubburaj_Lab6_2Verilog -c nsubburaj_Lab6_2Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off nsubburaj_Lab6_2Verilog -c nsubburaj_Lab6_2Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636557835060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636557835471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636557835471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nsubburaj_lab6_2verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file nsubburaj_lab6_2verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 nsubburaj_Lab6_2Verilog " "Found entity 1: nsubburaj_Lab6_2Verilog" {  } { { "nsubburaj_Lab6_2Verilog.v" "" { Text "Z:/Conestoga/Digital design/Labs/Lab 6/Verilog/nsubburaj_Lab6_2Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636557844183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636557844183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nsubburaj_Lab6_2Verilog " "Elaborating entity \"nsubburaj_Lab6_2Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636557844221 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Cin nsubburaj_Lab6_2Verilog.v(16) " "Verilog HDL Always Construct warning at nsubburaj_Lab6_2Verilog.v(16): variable \"Cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nsubburaj_Lab6_2Verilog.v" "" { Text "Z:/Conestoga/Digital design/Labs/Lab 6/Verilog/nsubburaj_Lab6_2Verilog.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636557844222 "|nsubburaj_Lab6_2Verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Cin nsubburaj_Lab6_2Verilog.v(17) " "Verilog HDL Always Construct warning at nsubburaj_Lab6_2Verilog.v(17): variable \"Cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nsubburaj_Lab6_2Verilog.v" "" { Text "Z:/Conestoga/Digital design/Labs/Lab 6/Verilog/nsubburaj_Lab6_2Verilog.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636557844222 "|nsubburaj_Lab6_2Verilog"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led\[3\] nsubburaj_Lab6_2Verilog.v(30) " "Can't resolve multiple constant drivers for net \"led\[3\]\" at nsubburaj_Lab6_2Verilog.v(30)" {  } { { "nsubburaj_Lab6_2Verilog.v" "" { Text "Z:/Conestoga/Digital design/Labs/Lab 6/Verilog/nsubburaj_Lab6_2Verilog.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636557844223 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "nsubburaj_Lab6_2Verilog.v(29) " "Constant driver at nsubburaj_Lab6_2Verilog.v(29)" {  } { { "nsubburaj_Lab6_2Verilog.v" "" { Text "Z:/Conestoga/Digital design/Labs/Lab 6/Verilog/nsubburaj_Lab6_2Verilog.v" 29 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636557844223 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led\[2\] nsubburaj_Lab6_2Verilog.v(30) " "Can't resolve multiple constant drivers for net \"led\[2\]\" at nsubburaj_Lab6_2Verilog.v(30)" {  } { { "nsubburaj_Lab6_2Verilog.v" "" { Text "Z:/Conestoga/Digital design/Labs/Lab 6/Verilog/nsubburaj_Lab6_2Verilog.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636557844223 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led\[1\] nsubburaj_Lab6_2Verilog.v(30) " "Can't resolve multiple constant drivers for net \"led\[1\]\" at nsubburaj_Lab6_2Verilog.v(30)" {  } { { "nsubburaj_Lab6_2Verilog.v" "" { Text "Z:/Conestoga/Digital design/Labs/Lab 6/Verilog/nsubburaj_Lab6_2Verilog.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636557844223 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led\[0\] nsubburaj_Lab6_2Verilog.v(30) " "Can't resolve multiple constant drivers for net \"led\[0\]\" at nsubburaj_Lab6_2Verilog.v(30)" {  } { { "nsubburaj_Lab6_2Verilog.v" "" { Text "Z:/Conestoga/Digital design/Labs/Lab 6/Verilog/nsubburaj_Lab6_2Verilog.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636557844223 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636557844223 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636557844276 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 10 10:24:04 2021 " "Processing ended: Wed Nov 10 10:24:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636557844276 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636557844276 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636557844276 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636557844276 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636557844889 ""}
