# Object files
*.o
*.ko
*.obj

/xilinx_fpga
/fpga_xilinx
generated
*.bin
*.elf
*.objdump
*.reference_output

.venv
verdiLog
novas.conf

sim
*.bak
*.jou
verilate

build
*.log
*.so
