// Seed: 144331792
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input id_7,
    input id_8,
    input id_9,
    output reg id_10,
    input id_11,
    input logic id_12,
    output id_13,
    input id_14,
    output logic id_15
);
  initial begin
    id_10 <= id_14;
  end
endmodule
