# Reading D:/modelsim/modelsim_ase/tcl/vsim/pref.tcl
# do SSOOO_CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:55 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v 
# -- Compiling module SSOOO_Sim
# 
# Top level modules:
# 	SSOOO_Sim
# End time: 16:10:55 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:55 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v 
# -- Compiling module DataMemory_IP
# 
# Top level modules:
# 	DataMemory_IP
# End time: 16:10:55 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/pc_register.v 
# -- Compiling module PC_register
# 
# Top level modules:
# 	PC_register
# End time: 16:10:56 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO/register\ file {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/register file/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO/register file" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/register file/regfile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 16:10:56 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st\ buffer {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/addressunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/addressunit.v 
# -- Compiling module AddressUnit
# 
# Top level modules:
# 	AddressUnit
# End time: 16:10:56 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO/memory\ unit {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/memory unit/dm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO/memory unit" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/memory unit/dm.v 
# -- Compiling module DM
# 
# Top level modules:
# 	DM
# End time: 16:10:56 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO/common\ data\ bus {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/common data bus/cdb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO/common data bus" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/common data bus/cdb.v 
# -- Compiling module CDB
# 
# Top level modules:
# 	CDB
# End time: 16:10:56 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v 
# -- Compiling module SSOOO_CPU
# 
# Top level modules:
# 	SSOOO_CPU
# End time: 16:10:56 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO/instruction\ queue {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v 
# -- Compiling module InstQ
# 
# Top level modules:
# 	InstQ
# End time: 16:10:56 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO/reorder\ buffer {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v 
# -- Compiling module ROB
# 
# Top level modules:
# 	ROB
# End time: 16:10:57 on Jan 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO/functional\ unit {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:57 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v 
# -- Compiling module ALU_OPER
# 
# Top level modules:
# 	ALU_OPER
# End time: 16:10:57 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO/functional\ unit {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:57 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 16:10:57 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO/reservation\ station {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:57 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v 
# -- Compiling module RS
# 
# Top level modules:
# 	RS
# End time: 16:10:57 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st\ buffer {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/ldstbuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:57 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/ldstbuffer.v 
# -- Compiling module LdStBuffer
# 
# Top level modules:
# 	LdStBuffer
# End time: 16:10:57 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/SSOOO {D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:57 on Jan 16,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/SSOOO" D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v 
# -- Compiling module SSOOO_Sim
# 
# Top level modules:
# 	SSOOO_Sim
# End time: 16:10:57 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  SSOOO_Sim
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" SSOOO_Sim 
# Start time: 16:10:57 on Jan 16,2025
# Loading work.SSOOO_Sim
# Loading work.SSOOO_CPU
# Loading work.PC_register
# Loading work.InstQ
# Loading work.RegFile
# Loading work.ROB
# Loading work.ALU_OPER
# Loading work.RS
# Loading work.ALU
# Loading work.AddressUnit
# Loading work.LdStBuffer
# Loading work.DM
# Loading work.DataMemory_IP
# Loading altera_mf_ver.altsyncram
# Loading work.CDB
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(154): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /SSOOO_Sim/cpu/regfile File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/register file/regfile.v
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(154): [TFMPC] - Missing connection for port 'input_WP1_DRindex_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(154): [TFMPC] - Missing connection for port 'output_ROBEN_test'.
# ** Warning: (vsim-3017) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(193): [TFMPC] - Too few port connections. Expected 36, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /SSOOO_Sim/cpu/rob File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(193): [TFMPC] - Missing connection for port 'index_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(193): [TFMPC] - Missing connection for port 'Reg_opcode_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(193): [TFMPC] - Missing connection for port 'Reg_Rd_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(193): [TFMPC] - Missing connection for port 'Reg_Write_Data_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(193): [TFMPC] - Missing connection for port 'Reg_Busy_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(193): [TFMPC] - Missing connection for port 'Reg_Ready_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(193): [TFMPC] - Missing connection for port 'Reg_Speculation_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(193): [TFMPC] - Missing connection for port 'Reg_Exception_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(193): [TFMPC] - Missing connection for port 'Reg_Valid_test'.
# ** Warning: (vsim-3017) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(246): [TFMPC] - Too few port connections. Expected 34, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /SSOOO_Sim/cpu/rs File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(246): [TFMPC] - Missing connection for port 'input_index_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(246): [TFMPC] - Missing connection for port 'opcode_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(246): [TFMPC] - Missing connection for port 'ALUOP_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(246): [TFMPC] - Missing connection for port 'ROBEN1_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(246): [TFMPC] - Missing connection for port 'ROBEN2_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(246): [TFMPC] - Missing connection for port 'ROBEN1_VAL_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(246): [TFMPC] - Missing connection for port 'ROBEN2_VAL_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(246): [TFMPC] - Missing connection for port 'Immediate_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(246): [TFMPC] - Missing connection for port 'busy_test'.
# ** Warning: (vsim-3017) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Too few port connections. Expected 44, found 31.
#    Time: 0 ps  Iteration: 0  Instance: /SSOOO_Sim/cpu/ldstbuffer File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/ldstbuffer.v
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'index_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_Busy_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_Ready_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_opcode_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_Rd_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_Write_Data_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_EA_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_ROBEN_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_ROBEN1_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_ROBEN2_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_ROBEN1_VAL_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_ROBEN2_VAL_test'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(402): [TFMPC] - Missing connection for port 'Reg_Immediate_test'.
# ** Warning: (vsim-3017) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(466): [TFMPC] - Too few port connections. Expected 16, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /SSOOO_Sim/cpu/cdb File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/common data bus/cdb.v
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(466): [TFMPC] - Missing connection for port 'ROBEN3'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(466): [TFMPC] - Missing connection for port 'Write_Data3'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(466): [TFMPC] - Missing connection for port 'ROBEN4'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(466): [TFMPC] - Missing connection for port 'Write_Data4'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(466): [TFMPC] - Missing connection for port 'out_ROBEN3'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(466): [TFMPC] - Missing connection for port 'out_Write_Data3'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(466): [TFMPC] - Missing connection for port 'out_ROBEN4'.
# ** Warning: (vsim-3722) D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v(466): [TFMPC] - Missing connection for port 'out_Write_Data4'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Number of cycles consumed:      23230
# ** Note: $finish    : D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v(61)
#    Time: 400005 ns  Iteration: 0  Instance: /SSOOO_Sim
# 1
# Break in Module SSOOO_Sim at D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v line 61
# End time: 16:11:12 on Jan 16,2025, Elapsed time: 0:00:15
# Errors: 0, Warnings: 46
