# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../num19.srcs/sources_1/new/Adder32.vhd" \
"../../../../num19.srcs/sim_1/new/testbench_Adder32.vhd" \

# Do not sort compile order
nosort
