INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab2/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab2/src/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab2/src/bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab2/src/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab2/src/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab2/src/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab2/src/msb_bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msb_bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab2/src/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab2/src/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/user/Desktop/for_lab/Lab2/testbench/tb_single_cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab2-3/Lab2-3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
