        add     0       0       1       reg1 should be 0
        add     1       1       1       reg1 should still be 0
        halt
