
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xxd_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400af0 <.init>:
  400af0:	stp	x29, x30, [sp, #-16]!
  400af4:	mov	x29, sp
  400af8:	bl	4021e0 <ferror@plt+0x1500>
  400afc:	ldp	x29, x30, [sp], #16
  400b00:	ret

Disassembly of section .plt:

0000000000400b10 <strtoul@plt-0x20>:
  400b10:	stp	x16, x30, [sp, #-16]!
  400b14:	adrp	x16, 413000 <ferror@plt+0x12320>
  400b18:	ldr	x17, [x16, #4088]
  400b1c:	add	x16, x16, #0xff8
  400b20:	br	x17
  400b24:	nop
  400b28:	nop
  400b2c:	nop

0000000000400b30 <strtoul@plt>:
  400b30:	adrp	x16, 414000 <ferror@plt+0x13320>
  400b34:	ldr	x17, [x16]
  400b38:	add	x16, x16, #0x0
  400b3c:	br	x17

0000000000400b40 <fputs@plt>:
  400b40:	adrp	x16, 414000 <ferror@plt+0x13320>
  400b44:	ldr	x17, [x16, #8]
  400b48:	add	x16, x16, #0x8
  400b4c:	br	x17

0000000000400b50 <__sprintf_chk@plt>:
  400b50:	adrp	x16, 414000 <ferror@plt+0x13320>
  400b54:	ldr	x17, [x16, #16]
  400b58:	add	x16, x16, #0x10
  400b5c:	br	x17

0000000000400b60 <exit@plt>:
  400b60:	adrp	x16, 414000 <ferror@plt+0x13320>
  400b64:	ldr	x17, [x16, #24]
  400b68:	add	x16, x16, #0x18
  400b6c:	br	x17

0000000000400b70 <perror@plt>:
  400b70:	adrp	x16, 414000 <ferror@plt+0x13320>
  400b74:	ldr	x17, [x16, #32]
  400b78:	add	x16, x16, #0x20
  400b7c:	br	x17

0000000000400b80 <ftell@plt>:
  400b80:	adrp	x16, 414000 <ferror@plt+0x13320>
  400b84:	ldr	x17, [x16, #40]
  400b88:	add	x16, x16, #0x28
  400b8c:	br	x17

0000000000400b90 <putc@plt>:
  400b90:	adrp	x16, 414000 <ferror@plt+0x13320>
  400b94:	ldr	x17, [x16, #48]
  400b98:	add	x16, x16, #0x30
  400b9c:	br	x17

0000000000400ba0 <fclose@plt>:
  400ba0:	adrp	x16, 414000 <ferror@plt+0x13320>
  400ba4:	ldr	x17, [x16, #56]
  400ba8:	add	x16, x16, #0x38
  400bac:	br	x17

0000000000400bb0 <fopen@plt>:
  400bb0:	adrp	x16, 414000 <ferror@plt+0x13320>
  400bb4:	ldr	x17, [x16, #64]
  400bb8:	add	x16, x16, #0x40
  400bbc:	br	x17

0000000000400bc0 <open@plt>:
  400bc0:	adrp	x16, 414000 <ferror@plt+0x13320>
  400bc4:	ldr	x17, [x16, #72]
  400bc8:	add	x16, x16, #0x48
  400bcc:	br	x17

0000000000400bd0 <__strcpy_chk@plt>:
  400bd0:	adrp	x16, 414000 <ferror@plt+0x13320>
  400bd4:	ldr	x17, [x16, #80]
  400bd8:	add	x16, x16, #0x50
  400bdc:	br	x17

0000000000400be0 <strncmp@plt>:
  400be0:	adrp	x16, 414000 <ferror@plt+0x13320>
  400be4:	ldr	x17, [x16, #88]
  400be8:	add	x16, x16, #0x58
  400bec:	br	x17

0000000000400bf0 <__libc_start_main@plt>:
  400bf0:	adrp	x16, 414000 <ferror@plt+0x13320>
  400bf4:	ldr	x17, [x16, #96]
  400bf8:	add	x16, x16, #0x60
  400bfc:	br	x17

0000000000400c00 <memset@plt>:
  400c00:	adrp	x16, 414000 <ferror@plt+0x13320>
  400c04:	ldr	x17, [x16, #104]
  400c08:	add	x16, x16, #0x68
  400c0c:	br	x17

0000000000400c10 <fdopen@plt>:
  400c10:	adrp	x16, 414000 <ferror@plt+0x13320>
  400c14:	ldr	x17, [x16, #112]
  400c18:	add	x16, x16, #0x70
  400c1c:	br	x17

0000000000400c20 <__ctype_toupper_loc@plt>:
  400c20:	adrp	x16, 414000 <ferror@plt+0x13320>
  400c24:	ldr	x17, [x16, #120]
  400c28:	add	x16, x16, #0x78
  400c2c:	br	x17

0000000000400c30 <rewind@plt>:
  400c30:	adrp	x16, 414000 <ferror@plt+0x13320>
  400c34:	ldr	x17, [x16, #128]
  400c38:	add	x16, x16, #0x80
  400c3c:	br	x17

0000000000400c40 <getc@plt>:
  400c40:	adrp	x16, 414000 <ferror@plt+0x13320>
  400c44:	ldr	x17, [x16, #136]
  400c48:	add	x16, x16, #0x88
  400c4c:	br	x17

0000000000400c50 <__gmon_start__@plt>:
  400c50:	adrp	x16, 414000 <ferror@plt+0x13320>
  400c54:	ldr	x17, [x16, #144]
  400c58:	add	x16, x16, #0x90
  400c5c:	br	x17

0000000000400c60 <fseek@plt>:
  400c60:	adrp	x16, 414000 <ferror@plt+0x13320>
  400c64:	ldr	x17, [x16, #152]
  400c68:	add	x16, x16, #0x98
  400c6c:	br	x17

0000000000400c70 <abort@plt>:
  400c70:	adrp	x16, 414000 <ferror@plt+0x13320>
  400c74:	ldr	x17, [x16, #160]
  400c78:	add	x16, x16, #0xa0
  400c7c:	br	x17

0000000000400c80 <strcmp@plt>:
  400c80:	adrp	x16, 414000 <ferror@plt+0x13320>
  400c84:	ldr	x17, [x16, #168]
  400c88:	add	x16, x16, #0xa8
  400c8c:	br	x17

0000000000400c90 <__ctype_b_loc@plt>:
  400c90:	adrp	x16, 414000 <ferror@plt+0x13320>
  400c94:	ldr	x17, [x16, #176]
  400c98:	add	x16, x16, #0xb0
  400c9c:	br	x17

0000000000400ca0 <strtol@plt>:
  400ca0:	adrp	x16, 414000 <ferror@plt+0x13320>
  400ca4:	ldr	x17, [x16, #184]
  400ca8:	add	x16, x16, #0xb8
  400cac:	br	x17

0000000000400cb0 <fwrite@plt>:
  400cb0:	adrp	x16, 414000 <ferror@plt+0x13320>
  400cb4:	ldr	x17, [x16, #192]
  400cb8:	add	x16, x16, #0xc0
  400cbc:	br	x17

0000000000400cc0 <fflush@plt>:
  400cc0:	adrp	x16, 414000 <ferror@plt+0x13320>
  400cc4:	ldr	x17, [x16, #200]
  400cc8:	add	x16, x16, #0xc8
  400ccc:	br	x17

0000000000400cd0 <fprintf@plt>:
  400cd0:	adrp	x16, 414000 <ferror@plt+0x13320>
  400cd4:	ldr	x17, [x16, #208]
  400cd8:	add	x16, x16, #0xd0
  400cdc:	br	x17

0000000000400ce0 <ferror@plt>:
  400ce0:	adrp	x16, 414000 <ferror@plt+0x13320>
  400ce4:	ldr	x17, [x16, #216]
  400ce8:	add	x16, x16, #0xd8
  400cec:	br	x17

Disassembly of section .text:

0000000000400cf0 <.text>:
  400cf0:	stp	x29, x30, [sp, #-192]!
  400cf4:	mov	x29, sp
  400cf8:	stp	x23, x24, [sp, #48]
  400cfc:	ldr	x23, [x1]
  400d00:	stp	x19, x20, [sp, #16]
  400d04:	mov	w20, w0
  400d08:	adrp	x0, 414000 <ferror@plt+0x13320>
  400d0c:	stp	x21, x22, [sp, #32]
  400d10:	stp	x25, x26, [sp, #64]
  400d14:	stp	x27, x28, [sp, #80]
  400d18:	mov	x27, x1
  400d1c:	str	x23, [x0, #368]
  400d20:	ldrb	w0, [x23]
  400d24:	cbz	w0, 400d60 <ferror@plt+0x80>
  400d28:	mov	x2, x23
  400d2c:	mov	x1, x23
  400d30:	mov	w5, #0x0                   	// #0
  400d34:	mov	w7, #0x1                   	// #1
  400d38:	add	x1, x1, #0x1
  400d3c:	cmp	w0, #0x2f
  400d40:	csel	x2, x2, x1, ne  // ne = any
  400d44:	csel	w5, w5, w7, ne  // ne = any
  400d48:	ldrb	w0, [x1]
  400d4c:	cbnz	w0, 400d38 <ferror@plt+0x58>
  400d50:	cbz	w5, 400d60 <ferror@plt+0x80>
  400d54:	adrp	x0, 414000 <ferror@plt+0x13320>
  400d58:	mov	x23, x2
  400d5c:	str	x2, [x0, #368]
  400d60:	cmp	w20, #0x1
  400d64:	b.le	401df0 <ferror@plt+0x1110>
  400d68:	adrp	x7, 414000 <ferror@plt+0x13320>
  400d6c:	add	x7, x7, #0xf0
  400d70:	mov	x0, #0xffffffffffffffff    	// #-1
  400d74:	adrp	x22, 402000 <ferror@plt+0x1320>
  400d78:	add	x19, x7, #0x40
  400d7c:	add	x22, x22, #0xc10
  400d80:	mov	w26, w0
  400d84:	mov	w24, #0x0                   	// #0
  400d88:	mov	w21, #0x0                   	// #0
  400d8c:	mov	w28, #0x0                   	// #0
  400d90:	str	wzr, [sp, #104]
  400d94:	str	xzr, [sp, #112]
  400d98:	stp	wzr, wzr, [sp, #136]
  400d9c:	str	wzr, [sp, #144]
  400da0:	stp	x0, xzr, [sp, #152]
  400da4:	mov	w0, #0x1                   	// #1
  400da8:	str	w0, [sp, #128]
  400dac:	nop
  400db0:	ldr	x25, [x27, #8]
  400db4:	ldrb	w0, [x25]
  400db8:	cmp	w0, #0x2d
  400dbc:	b.ne	400dd8 <ferror@plt+0xf8>  // b.any
  400dc0:	ldrb	w0, [x25, #1]
  400dc4:	cmp	w0, #0x2d
  400dc8:	b.ne	400dd8 <ferror@plt+0xf8>  // b.any
  400dcc:	ldrb	w0, [x25, #2]
  400dd0:	cmp	w0, #0x0
  400dd4:	cinc	x25, x25, ne  // ne = any
  400dd8:	ldrb	w0, [x25]
  400ddc:	cmp	w0, #0x2d
  400de0:	b.eq	400e30 <ferror@plt+0x150>  // b.none
  400de4:	mov	x1, x22
  400de8:	mov	x0, x25
  400dec:	mov	x2, #0x2                   	// #2
  400df0:	bl	400be0 <strncmp@plt>
  400df4:	adrp	x1, 414000 <ferror@plt+0x13320>
  400df8:	add	x7, x1, #0xf0
  400dfc:	cbz	w0, 4014d4 <ferror@plt+0x7f4>
  400e00:	mov	x0, x25
  400e04:	adrp	x1, 402000 <ferror@plt+0x1320>
  400e08:	mov	x2, #0x2                   	// #2
  400e0c:	add	x1, x1, #0xc18
  400e10:	bl	400be0 <strncmp@plt>
  400e14:	adrp	x1, 414000 <ferror@plt+0x13320>
  400e18:	add	x7, x1, #0xf0
  400e1c:	cbnz	w0, 4018b8 <ferror@plt+0xbd8>
  400e20:	ldr	w0, [sp, #140]
  400e24:	add	w0, w0, #0x1
  400e28:	str	w0, [sp, #140]
  400e2c:	b	400e44 <ferror@plt+0x164>
  400e30:	ldrb	w1, [x25, #1]
  400e34:	cmp	w1, #0x61
  400e38:	b.ne	402100 <ferror@plt+0x1420>  // b.any
  400e3c:	mov	w0, #0x1                   	// #1
  400e40:	sub	w21, w0, w21
  400e44:	sub	w20, w20, #0x1
  400e48:	add	x27, x27, #0x8
  400e4c:	cmp	w20, #0x1
  400e50:	b.gt	400db0 <ferror@plt+0xd0>
  400e54:	cbz	w28, 401004 <ferror@plt+0x324>
  400e58:	tbnz	w26, #31, 401020 <ferror@plt+0x340>
  400e5c:	cmp	w28, #0x0
  400e60:	b.le	4020dc <ferror@plt+0x13fc>
  400e64:	cmp	w24, #0x0
  400e68:	sub	w0, w24, #0x3
  400e6c:	cset	w1, eq  // eq = none
  400e70:	cmp	w0, #0x1
  400e74:	cset	w0, ls  // ls = plast
  400e78:	orr	w0, w1, w0
  400e7c:	str	w0, [sp, #120]
  400e80:	cbz	w0, 400e90 <ferror@plt+0x1b0>
  400e84:	cmp	w28, #0x100
  400e88:	b.gt	4020dc <ferror@plt+0x13fc>
  400e8c:	str	w1, [sp, #120]
  400e90:	cmp	w26, #0x0
  400e94:	ccmp	w28, w26, #0x1, gt
  400e98:	b.lt	400ffc <ferror@plt+0x31c>  // b.tstop
  400e9c:	cmp	w24, #0x4
  400ea0:	b.eq	401680 <ferror@plt+0x9a0>  // b.none
  400ea4:	cmp	w20, #0x3
  400ea8:	b.gt	4020d8 <ferror@plt+0x13f8>
  400eac:	cmp	w20, #0x1
  400eb0:	b.eq	400ecc <ferror@plt+0x1ec>  // b.none
  400eb4:	ldr	x0, [x27, #8]
  400eb8:	ldrb	w1, [x0]
  400ebc:	cmp	w1, #0x2d
  400ec0:	b.ne	401038 <ferror@plt+0x358>  // b.any
  400ec4:	ldrb	w1, [x0, #1]
  400ec8:	cbnz	w1, 401038 <ferror@plt+0x358>
  400ecc:	adrp	x0, 414000 <ferror@plt+0x13320>
  400ed0:	ldr	x25, [x0, #352]
  400ed4:	cmp	w20, #0x3
  400ed8:	b.eq	401404 <ferror@plt+0x724>  // b.none
  400edc:	adrp	x0, 414000 <ferror@plt+0x13320>
  400ee0:	ldr	x22, [x0, #344]
  400ee4:	ldr	w0, [sp, #104]
  400ee8:	cbz	w0, 40123c <ferror@plt+0x55c>
  400eec:	adrp	x0, 414000 <ferror@plt+0x13320>
  400ef0:	cmp	w24, #0x1
  400ef4:	ldr	x0, [x0, #336]
  400ef8:	str	x0, [sp, #128]
  400efc:	b.gt	401ec8 <ferror@plt+0x11e8>
  400f00:	ldr	w0, [sp, #136]
  400f04:	cbz	w0, 400f14 <ferror@plt+0x234>
  400f08:	ldr	x0, [sp, #112]
  400f0c:	neg	x0, x0
  400f10:	str	x0, [sp, #112]
  400f14:	mov	w26, w28
  400f18:	mov	x0, x25
  400f1c:	mov	x27, #0x0                   	// #0
  400f20:	bl	400c30 <rewind@plt>
  400f24:	mov	x19, #0x0                   	// #0
  400f28:	mov	w21, #0xffffffff            	// #-1
  400f2c:	mov	w20, #0x1                   	// #1
  400f30:	str	wzr, [sp, #104]
  400f34:	nop
  400f38:	mov	x0, x25
  400f3c:	bl	400c40 <getc@plt>
  400f40:	cmn	w0, #0x1
  400f44:	b.eq	400fa8 <ferror@plt+0x2c8>  // b.none
  400f48:	cmp	w0, #0xd
  400f4c:	b.eq	400f38 <ferror@plt+0x258>  // b.none
  400f50:	cmp	w24, #0x1
  400f54:	b.eq	4010a0 <ferror@plt+0x3c0>  // b.none
  400f58:	sub	w23, w0, #0x30
  400f5c:	cmp	w23, #0x9
  400f60:	b.ls	400f74 <ferror@plt+0x294>  // b.plast
  400f64:	sub	w1, w0, #0x61
  400f68:	cmp	w1, #0x5
  400f6c:	b.hi	4010b4 <ferror@plt+0x3d4>  // b.pmore
  400f70:	sub	w23, w0, #0x57
  400f74:	cmp	w26, w28
  400f78:	b.lt	40107c <ferror@plt+0x39c>  // b.tstop
  400f7c:	ldr	w0, [sp, #120]
  400f80:	cbz	w0, 401078 <ferror@plt+0x398>
  400f84:	sxtw	x0, w23
  400f88:	mov	w20, #0x0                   	// #0
  400f8c:	orr	x27, x0, x27, lsl #4
  400f90:	mov	x0, x25
  400f94:	str	w21, [sp, #104]
  400f98:	bl	400c40 <getc@plt>
  400f9c:	mov	w21, w23
  400fa0:	cmn	w0, #0x1
  400fa4:	b.ne	400f48 <ferror@plt+0x268>  // b.any
  400fa8:	mov	x0, x22
  400fac:	bl	400cc0 <fflush@plt>
  400fb0:	cbnz	w0, 401a3c <ferror@plt+0xd5c>
  400fb4:	mov	w2, #0x2                   	// #2
  400fb8:	mov	x1, #0x0                   	// #0
  400fbc:	mov	x0, x22
  400fc0:	bl	400c60 <fseek@plt>
  400fc4:	mov	x0, x22
  400fc8:	bl	400ba0 <fclose@plt>
  400fcc:	cbnz	w0, 401a3c <ferror@plt+0xd5c>
  400fd0:	mov	x0, x25
  400fd4:	bl	400ba0 <fclose@plt>
  400fd8:	cbnz	w0, 401c70 <ferror@plt+0xf90>
  400fdc:	mov	w0, #0x0                   	// #0
  400fe0:	ldp	x19, x20, [sp, #16]
  400fe4:	ldp	x21, x22, [sp, #32]
  400fe8:	ldp	x23, x24, [sp, #48]
  400fec:	ldp	x25, x26, [sp, #64]
  400ff0:	ldp	x27, x28, [sp, #80]
  400ff4:	ldp	x29, x30, [sp], #192
  400ff8:	ret
  400ffc:	mov	w26, w28
  401000:	b	400ea4 <ferror@plt+0x1c4>
  401004:	sub	w0, w24, #0x1
  401008:	cmp	w0, #0x2
  40100c:	b.hi	4014bc <ferror@plt+0x7dc>  // b.pmore
  401010:	adrp	x1, 402000 <ferror@plt+0x1320>
  401014:	add	x1, x1, #0xdf0
  401018:	ldr	w28, [x1, w0, uxtw #2]
  40101c:	tbz	w26, #31, 400e5c <ferror@plt+0x17c>
  401020:	adrp	x0, 402000 <ferror@plt+0x1320>
  401024:	add	x0, x0, #0xdf0
  401028:	add	x0, x0, #0xd0
  40102c:	mov	w1, w24
  401030:	ldr	w26, [x0, x1, lsl #2]
  401034:	b	400e5c <ferror@plt+0x17c>
  401038:	adrp	x1, 402000 <ferror@plt+0x1320>
  40103c:	add	x1, x1, #0xd10
  401040:	bl	400bb0 <fopen@plt>
  401044:	mov	x25, x0
  401048:	cbnz	x0, 400ed4 <ferror@plt+0x1f4>
  40104c:	adrp	x0, 414000 <ferror@plt+0x13320>
  401050:	adrp	x2, 414000 <ferror@plt+0x13320>
  401054:	adrp	x1, 402000 <ferror@plt+0x1320>
  401058:	add	x1, x1, #0x6b8
  40105c:	ldr	x2, [x2, #368]
  401060:	ldr	x0, [x0, #336]
  401064:	bl	400cd0 <fprintf@plt>
  401068:	ldr	x0, [x27, #8]
  40106c:	bl	400b70 <perror@plt>
  401070:	mov	w0, #0x2                   	// #2
  401074:	b	400fe0 <ferror@plt+0x300>
  401078:	mov	w26, #0x0                   	// #0
  40107c:	ldr	x0, [sp, #112]
  401080:	add	x20, x0, x27
  401084:	cmp	x20, x19
  401088:	b.ne	401168 <ferror@plt+0x488>  // b.any
  40108c:	tbz	w21, #31, 4010c8 <ferror@plt+0x3e8>
  401090:	mov	w20, #0x0                   	// #0
  401094:	str	w21, [sp, #104]
  401098:	mov	w21, w23
  40109c:	b	400f38 <ferror@plt+0x258>
  4010a0:	cmp	w0, #0x20
  4010a4:	sub	w1, w0, #0x9
  4010a8:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  4010ac:	b.hi	400f58 <ferror@plt+0x278>  // b.pmore
  4010b0:	b	400f38 <ferror@plt+0x258>
  4010b4:	sub	w1, w0, #0x41
  4010b8:	cmp	w1, #0x5
  4010bc:	b.hi	401138 <ferror@plt+0x458>  // b.pmore
  4010c0:	sub	w23, w0, #0x37
  4010c4:	b	400f74 <ferror@plt+0x294>
  4010c8:	orr	w0, w23, w21, lsl #4
  4010cc:	mov	x1, x22
  4010d0:	bl	400b90 <putc@plt>
  4010d4:	cmn	w0, #0x1
  4010d8:	b.eq	401a3c <ferror@plt+0xd5c>  // b.none
  4010dc:	ldr	w0, [sp, #120]
  4010e0:	add	w26, w26, #0x1
  4010e4:	add	x19, x19, #0x1
  4010e8:	add	x27, x27, #0x1
  4010ec:	cmp	w0, #0x0
  4010f0:	ccmp	w26, w28, #0x1, ne  // ne = any
  4010f4:	b.ge	401110 <ferror@plt+0x430>  // b.tcont
  4010f8:	mov	w20, #0x0                   	// #0
  4010fc:	str	w21, [sp, #104]
  401100:	mov	w21, #0xffffffff            	// #-1
  401104:	b	400f38 <ferror@plt+0x258>
  401108:	cmn	w0, #0x1
  40110c:	b.eq	401958 <ferror@plt+0xc78>  // b.none
  401110:	mov	x0, x25
  401114:	bl	400c40 <getc@plt>
  401118:	mov	w20, w0
  40111c:	cmp	w0, #0xa
  401120:	b.ne	401108 <ferror@plt+0x428>  // b.any
  401124:	mov	x27, #0x0                   	// #0
  401128:	mov	w20, #0x1                   	// #1
  40112c:	str	w21, [sp, #104]
  401130:	mov	w21, #0xffffffff            	// #-1
  401134:	b	400f38 <ferror@plt+0x258>
  401138:	cbnz	w20, 401230 <ferror@plt+0x550>
  40113c:	cmp	w26, w28
  401140:	b.lt	401150 <ferror@plt+0x470>  // b.tstop
  401144:	ldr	w0, [sp, #120]
  401148:	cbnz	w0, 401450 <ferror@plt+0x770>
  40114c:	mov	w26, #0x0                   	// #0
  401150:	ldr	x0, [sp, #112]
  401154:	mov	w23, #0xffffffff            	// #-1
  401158:	add	x20, x0, x27
  40115c:	cmp	x20, x19
  401160:	b.eq	401198 <ferror@plt+0x4b8>  // b.none
  401164:	nop
  401168:	mov	x0, x22
  40116c:	bl	400cc0 <fflush@plt>
  401170:	cbnz	w0, 401a3c <ferror@plt+0xd5c>
  401174:	sub	x1, x20, x19
  401178:	mov	x0, x22
  40117c:	mov	w2, #0x1                   	// #1
  401180:	bl	400c60 <fseek@plt>
  401184:	tbnz	w0, #31, 4011c4 <ferror@plt+0x4e4>
  401188:	cmp	w21, #0x0
  40118c:	mov	x19, x20
  401190:	ccmp	w23, #0x0, #0x1, ge  // ge = tcont
  401194:	b.ge	4010c8 <ferror@plt+0x3e8>  // b.tcont
  401198:	cmp	w23, #0x0
  40119c:	ccmp	w21, #0x0, #0x0, lt  // lt = tstop
  4011a0:	b.ge	401090 <ferror@plt+0x3b0>  // b.tcont
  4011a4:	ldr	w0, [sp, #104]
  4011a8:	cmn	w0, #0x1
  4011ac:	b.eq	4011f8 <ferror@plt+0x518>  // b.none
  4011b0:	mov	w0, #0xffffffff            	// #-1
  4011b4:	mov	w20, #0x0                   	// #0
  4011b8:	mov	w21, w0
  4011bc:	str	w0, [sp, #104]
  4011c0:	b	400f38 <ferror@plt+0x258>
  4011c4:	cmp	x20, x19
  4011c8:	b.lt	401b34 <ferror@plt+0xe54>  // b.tstop
  4011cc:	b.gt	4011e0 <ferror@plt+0x500>
  4011d0:	b	40211c <ferror@plt+0x143c>
  4011d4:	add	x19, x19, #0x1
  4011d8:	cmp	x20, x19
  4011dc:	b.eq	401188 <ferror@plt+0x4a8>  // b.none
  4011e0:	mov	x1, x22
  4011e4:	mov	w0, #0x0                   	// #0
  4011e8:	bl	400b90 <putc@plt>
  4011ec:	cmn	w0, #0x1
  4011f0:	b.ne	4011d4 <ferror@plt+0x4f4>  // b.any
  4011f4:	b	401a3c <ferror@plt+0xd5c>
  4011f8:	ldr	w0, [sp, #120]
  4011fc:	cmp	w0, #0x0
  401200:	csel	x27, x27, xzr, eq  // eq = none
  401204:	b	401210 <ferror@plt+0x530>
  401208:	cmn	w0, #0x1
  40120c:	b.eq	4016ec <ferror@plt+0xa0c>  // b.none
  401210:	mov	x0, x25
  401214:	bl	400c40 <getc@plt>
  401218:	mov	w21, w0
  40121c:	cmp	w0, #0xa
  401220:	b.ne	401208 <ferror@plt+0x528>  // b.any
  401224:	mov	w21, #0xffffffff            	// #-1
  401228:	mov	w20, #0x1                   	// #1
  40122c:	b	400f38 <ferror@plt+0x258>
  401230:	str	w21, [sp, #104]
  401234:	mov	w21, #0xffffffff            	// #-1
  401238:	b	400f38 <ferror@plt+0x258>
  40123c:	ldr	x0, [sp, #112]
  401240:	ldr	w19, [sp, #136]
  401244:	cmp	x0, #0x0
  401248:	ldr	w0, [sp, #128]
  40124c:	ccmp	w19, #0x0, #0x0, eq  // eq = none
  401250:	b.ne	401460 <ferror@plt+0x780>  // b.any
  401254:	cbz	w0, 4014e4 <ferror@plt+0x804>
  401258:	str	xzr, [sp, #112]
  40125c:	cmp	w24, #0x2
  401260:	b.eq	401710 <ferror@plt+0xa30>  // b.none
  401264:	cmp	w24, #0x1
  401268:	b.eq	401978 <ferror@plt+0xc98>  // b.none
  40126c:	lsl	w0, w26, #3
  401270:	cmp	w24, #0x3
  401274:	ldr	x2, [sp, #152]
  401278:	add	w1, w0, #0x1
  40127c:	lsl	w0, w26, #1
  401280:	csinc	w0, w1, w0, eq  // eq = none
  401284:	str	w0, [sp, #136]
  401288:	cbz	x2, 4013e4 <ferror@plt+0x704>
  40128c:	mul	w3, w28, w0
  401290:	adrp	x0, 402000 <ferror@plt+0x1320>
  401294:	add	x0, x0, #0xdf0
  401298:	mov	w27, #0x0                   	// #0
  40129c:	add	x0, x0, #0x10
  4012a0:	mov	x23, #0x0                   	// #0
  4012a4:	stp	x22, x0, [sp, #144]
  4012a8:	sub	w0, w3, #0x1
  4012ac:	mov	w22, w27
  4012b0:	mov	x27, x23
  4012b4:	mov	w23, w0
  4012b8:	str	w21, [sp, #128]
  4012bc:	adrp	x1, 414000 <ferror@plt+0x13320>
  4012c0:	ldr	w21, [sp, #120]
  4012c4:	add	x1, x1, #0x170
  4012c8:	str	w24, [sp, #120]
  4012cc:	mov	x24, x2
  4012d0:	mov	w20, #0x0                   	// #0
  4012d4:	mov	w19, #0x9                   	// #9
  4012d8:	str	x1, [sp, #104]
  4012dc:	str	w3, [sp, #188]
  4012e0:	mov	x0, x25
  4012e4:	bl	400c40 <getc@plt>
  4012e8:	mov	w5, w0
  4012ec:	cmn	w0, #0x1
  4012f0:	b.eq	401a44 <ferror@plt+0xd64>  // b.none
  4012f4:	ldr	x7, [sp, #104]
  4012f8:	cbz	w22, 401618 <ferror@plt+0x938>
  4012fc:	add	w2, w19, #0x1
  401300:	asr	w1, w5, #4
  401304:	cbz	w21, 401548 <ferror@plt+0x868>
  401308:	ldr	w0, [sp, #136]
  40130c:	adrp	x4, 414000 <ferror@plt+0x13320>
  401310:	and	x1, x1, #0xf
  401314:	add	x3, x7, #0x10
  401318:	ldr	x9, [x4, #280]
  40131c:	and	x4, x5, #0xf
  401320:	mul	w0, w0, w22
  401324:	ldrb	w10, [x9, x1]
  401328:	sdiv	w0, w0, w26
  40132c:	add	w0, w0, w2
  401330:	add	w2, w0, #0x1
  401334:	strb	w10, [x3, w0, sxtw]
  401338:	ldrb	w0, [x9, x4]
  40133c:	strb	w0, [x3, w2, sxtw]
  401340:	cbz	w5, 401540 <ferror@plt+0x860>
  401344:	ldr	w0, [sp, #140]
  401348:	add	w20, w20, #0x1
  40134c:	cbz	w0, 401364 <ferror@plt+0x684>
  401350:	cmp	w5, #0x3f
  401354:	b.le	401540 <ferror@plt+0x860>
  401358:	ldr	x0, [sp, #152]
  40135c:	sub	w5, w5, #0x40
  401360:	ldrb	w5, [x0, w5, sxtw]
  401364:	sub	w1, w5, #0x20
  401368:	mov	w0, #0x2e                  	// #46
  40136c:	cmp	w1, #0x5f
  401370:	csel	w5, w5, w0, cc  // cc = lo, ul, last
  401374:	sdiv	w2, w23, w26
  401378:	add	w0, w19, #0x3
  40137c:	add	x7, x7, #0x10
  401380:	add	x27, x27, #0x1
  401384:	add	w0, w0, w2
  401388:	add	w1, w0, w22
  40138c:	add	w22, w22, #0x1
  401390:	cmp	w22, w28
  401394:	strb	w5, [x7, w1, sxtw]
  401398:	b.ne	4013cc <ferror@plt+0x6ec>  // b.any
  40139c:	add	w0, w0, w22
  4013a0:	ldr	w1, [sp, #128]
  4013a4:	add	w2, w0, #0x1
  4013a8:	mov	w3, #0xa                   	// #10
  4013ac:	cmp	w1, #0x0
  4013b0:	mov	w22, #0x0                   	// #0
  4013b4:	strb	w3, [x7, w0, sxtw]
  4013b8:	csinc	w1, w20, wzr, ne  // ne = any
  4013bc:	ldr	x0, [sp, #144]
  4013c0:	mov	w20, #0x0                   	// #0
  4013c4:	strb	wzr, [x7, w2, sxtw]
  4013c8:	bl	4024e8 <ferror@plt+0x1808>
  4013cc:	cmp	x27, x24
  4013d0:	b.ne	4012e0 <ferror@plt+0x600>  // b.any
  4013d4:	mov	w27, w22
  4013d8:	ldr	w21, [sp, #128]
  4013dc:	ldr	x22, [sp, #144]
  4013e0:	cbnz	w27, 401acc <ferror@plt+0xdec>
  4013e4:	cbnz	w21, 401cec <ferror@plt+0x100c>
  4013e8:	mov	x0, x25
  4013ec:	bl	400ba0 <fclose@plt>
  4013f0:	cbnz	w0, 401c70 <ferror@plt+0xf90>
  4013f4:	mov	x0, x22
  4013f8:	bl	400ba0 <fclose@plt>
  4013fc:	cbz	w0, 400fdc <ferror@plt+0x2fc>
  401400:	b	401a3c <ferror@plt+0xd5c>
  401404:	ldr	x0, [x27, #16]
  401408:	ldrb	w1, [x0]
  40140c:	cmp	w1, #0x2d
  401410:	b.eq	401704 <ferror@plt+0xa24>  // b.none
  401414:	ldr	w1, [sp, #104]
  401418:	mov	w2, #0x1b6                 	// #438
  40141c:	cmp	w1, #0x0
  401420:	mov	w1, #0x201                 	// #513
  401424:	csinc	w1, w1, wzr, eq  // eq = none
  401428:	orr	w1, w1, #0x40
  40142c:	bl	400bc0 <open@plt>
  401430:	tbnz	w0, #31, 401514 <ferror@plt+0x834>
  401434:	adrp	x1, 402000 <ferror@plt+0x1320>
  401438:	add	x1, x1, #0xd18
  40143c:	bl	400c10 <fdopen@plt>
  401440:	mov	x22, x0
  401444:	cbz	x0, 401514 <ferror@plt+0x834>
  401448:	bl	400c30 <rewind@plt>
  40144c:	b	400ee4 <ferror@plt+0x204>
  401450:	mov	w26, #0x0                   	// #0
  401454:	str	w21, [sp, #104]
  401458:	mov	w21, #0xffffffff            	// #-1
  40145c:	b	400f38 <ferror@plt+0x258>
  401460:	cbz	w0, 4014f8 <ferror@plt+0x818>
  401464:	ldr	w0, [sp, #136]
  401468:	mov	w2, #0x1                   	// #1
  40146c:	cmp	w0, #0x0
  401470:	ldr	x0, [sp, #112]
  401474:	cneg	x1, x0, ne  // ne = any
  401478:	mov	x0, x25
  40147c:	bl	400c60 <fseek@plt>
  401480:	cmp	w0, #0x0
  401484:	ccmp	w19, #0x0, #0x4, lt  // lt = tstop
  401488:	b.ne	4016b8 <ferror@plt+0x9d8>  // b.any
  40148c:	tbz	w0, #31, 4016dc <ferror@plt+0x9fc>
  401490:	mov	x19, #0x0                   	// #0
  401494:	ldr	x20, [sp, #112]
  401498:	b	4014b0 <ferror@plt+0x7d0>
  40149c:	mov	x0, x25
  4014a0:	add	x19, x19, #0x1
  4014a4:	bl	400c40 <getc@plt>
  4014a8:	cmn	w0, #0x1
  4014ac:	b.eq	4016ac <ferror@plt+0x9cc>  // b.none
  4014b0:	cmp	x19, x20
  4014b4:	b.ne	40149c <ferror@plt+0x7bc>  // b.any
  4014b8:	b	40125c <ferror@plt+0x57c>
  4014bc:	tbnz	w26, #31, 401b10 <ferror@plt+0xe30>
  4014c0:	cmp	w24, #0x0
  4014c4:	mov	w28, #0x10                  	// #16
  4014c8:	cset	w0, eq  // eq = none
  4014cc:	str	w0, [sp, #120]
  4014d0:	b	400e90 <ferror@plt+0x1b0>
  4014d4:	ldr	w0, [sp, #104]
  4014d8:	add	w0, w0, #0x1
  4014dc:	str	w0, [sp, #104]
  4014e0:	b	400e44 <ferror@plt+0x164>
  4014e4:	mov	x1, #0x0                   	// #0
  4014e8:	ldr	w2, [sp, #128]
  4014ec:	mov	x0, x25
  4014f0:	bl	400c60 <fseek@plt>
  4014f4:	b	401480 <ferror@plt+0x7a0>
  4014f8:	ldr	w0, [sp, #136]
  4014fc:	cbz	w0, 40213c <ferror@plt+0x145c>
  401500:	ldr	x0, [sp, #112]
  401504:	neg	x1, x0
  401508:	mov	w0, #0x2                   	// #2
  40150c:	str	w0, [sp, #128]
  401510:	b	4014e8 <ferror@plt+0x808>
  401514:	adrp	x0, 414000 <ferror@plt+0x13320>
  401518:	adrp	x2, 414000 <ferror@plt+0x13320>
  40151c:	adrp	x1, 402000 <ferror@plt+0x1320>
  401520:	add	x1, x1, #0x6b8
  401524:	ldr	x2, [x2, #368]
  401528:	ldr	x0, [x0, #336]
  40152c:	bl	400cd0 <fprintf@plt>
  401530:	ldr	x0, [x27, #16]
  401534:	bl	400b70 <perror@plt>
  401538:	mov	w0, #0x3                   	// #3
  40153c:	b	400fe0 <ferror@plt+0x300>
  401540:	mov	w5, #0x2e                  	// #46
  401544:	b	401374 <ferror@plt+0x694>
  401548:	ldr	w0, [sp, #120]
  40154c:	cmp	w0, #0x4
  401550:	b.ne	401584 <ferror@plt+0x8a4>  // b.any
  401554:	ldr	w4, [sp, #136]
  401558:	sub	w0, w26, #0x1
  40155c:	eor	w0, w0, w22
  401560:	adrp	x3, 414000 <ferror@plt+0x13320>
  401564:	and	x1, x1, #0xf
  401568:	ldr	x9, [x3, #280]
  40156c:	mul	w0, w0, w4
  401570:	add	x3, x7, #0x10
  401574:	and	x4, x5, #0xf
  401578:	ldrb	w10, [x9, x1]
  40157c:	sdiv	w0, w0, w26
  401580:	b	40132c <ferror@plt+0x64c>
  401584:	ldr	w0, [sp, #136]
  401588:	add	x11, x7, #0x10
  40158c:	ubfx	x9, x5, #7, #1
  401590:	ubfx	x4, x5, #6, #1
  401594:	add	w9, w9, #0x30
  401598:	add	w4, w4, #0x30
  40159c:	mul	w3, w0, w22
  4015a0:	and	w0, w1, #0x1
  4015a4:	add	w0, w0, #0x30
  4015a8:	sdiv	w1, w3, w26
  4015ac:	ubfx	x3, x5, #5, #1
  4015b0:	add	w3, w3, #0x30
  4015b4:	add	w1, w1, w2
  4015b8:	add	w12, w1, #0x1
  4015bc:	add	w10, w1, #0x2
  4015c0:	strb	w9, [x11, w1, sxtw]
  4015c4:	add	w9, w1, #0x5
  4015c8:	strb	w4, [x11, w12, sxtw]
  4015cc:	add	w4, w1, #0x3
  4015d0:	strb	w3, [x11, w10, sxtw]
  4015d4:	add	w3, w1, #0x4
  4015d8:	strb	w0, [x11, w4, sxtw]
  4015dc:	ubfx	x0, x5, #3, #1
  4015e0:	add	w4, w1, #0x6
  4015e4:	add	w0, w0, #0x30
  4015e8:	add	w1, w1, #0x7
  4015ec:	strb	w0, [x11, w3, sxtw]
  4015f0:	ubfx	x0, x5, #2, #1
  4015f4:	ubfx	x3, x5, #1, #1
  4015f8:	add	w0, w0, #0x30
  4015fc:	strb	w0, [x11, w9, sxtw]
  401600:	add	w3, w3, #0x30
  401604:	and	w0, w5, #0x1
  401608:	strb	w3, [x11, w4, sxtw]
  40160c:	add	w0, w0, #0x30
  401610:	strb	w0, [x11, w1, sxtw]
  401614:	b	401340 <ferror@plt+0x660>
  401618:	adrp	x0, 414000 <ferror@plt+0x13320>
  40161c:	add	x7, x0, #0x170
  401620:	ldr	x0, [sp, #112]
  401624:	add	x9, x7, #0x10
  401628:	ldr	x1, [sp, #160]
  40162c:	mov	x2, #0xa16                 	// #2582
  401630:	adrp	x3, 402000 <ferror@plt+0x1320>
  401634:	add	x3, x3, #0xde0
  401638:	add	x4, x0, x1
  40163c:	mov	x0, x9
  401640:	add	x4, x4, x27
  401644:	mov	w1, #0x0                   	// #0
  401648:	stp	x9, x7, [sp, #168]
  40164c:	str	w5, [sp, #184]
  401650:	bl	400b50 <__sprintf_chk@plt>
  401654:	ldr	x9, [sp, #168]
  401658:	mov	w2, #0xa14                 	// #2580
  40165c:	sub	w2, w2, w0
  401660:	mov	w19, w0
  401664:	add	x2, x2, #0x1
  401668:	mov	w1, #0x20                  	// #32
  40166c:	add	x0, x9, w0, sxtw
  401670:	bl	400c00 <memset@plt>
  401674:	ldr	w5, [sp, #184]
  401678:	ldr	x7, [sp, #176]
  40167c:	b	4012fc <ferror@plt+0x61c>
  401680:	sub	w0, w26, #0x1
  401684:	tst	w0, w26
  401688:	b.eq	400ea4 <ferror@plt+0x1c4>  // b.none
  40168c:	adrp	x0, 414000 <ferror@plt+0x13320>
  401690:	mov	x2, x23
  401694:	adrp	x1, 402000 <ferror@plt+0x1320>
  401698:	add	x1, x1, #0xcd0
  40169c:	ldr	x0, [x0, #336]
  4016a0:	bl	400cd0 <fprintf@plt>
  4016a4:	mov	w0, #0x1                   	// #1
  4016a8:	bl	400b60 <exit@plt>
  4016ac:	mov	x0, x25
  4016b0:	bl	400ce0 <ferror@plt>
  4016b4:	cbnz	w0, 401c70 <ferror@plt+0xf90>
  4016b8:	adrp	x0, 414000 <ferror@plt+0x13320>
  4016bc:	adrp	x2, 414000 <ferror@plt+0x13320>
  4016c0:	adrp	x1, 402000 <ferror@plt+0x1320>
  4016c4:	add	x1, x1, #0xd78
  4016c8:	ldr	x2, [x2, #368]
  4016cc:	ldr	x0, [x0, #336]
  4016d0:	bl	400cd0 <fprintf@plt>
  4016d4:	mov	w0, #0x4                   	// #4
  4016d8:	b	400fe0 <ferror@plt+0x300>
  4016dc:	mov	x0, x25
  4016e0:	bl	400b80 <ftell@plt>
  4016e4:	str	x0, [sp, #112]
  4016e8:	b	40125c <ferror@plt+0x57c>
  4016ec:	mov	x0, x25
  4016f0:	bl	400ce0 <ferror@plt>
  4016f4:	cbnz	w0, 401c70 <ferror@plt+0xf90>
  4016f8:	mov	w20, #0x1                   	// #1
  4016fc:	str	w21, [sp, #104]
  401700:	b	400f38 <ferror@plt+0x258>
  401704:	ldrb	w1, [x0, #1]
  401708:	cbnz	w1, 401414 <ferror@plt+0x734>
  40170c:	b	400edc <ferror@plt+0x1fc>
  401710:	adrp	x24, 414000 <ferror@plt+0x13320>
  401714:	ldr	x0, [x24, #352]
  401718:	cmp	x0, x25
  40171c:	b.eq	4017d8 <ferror@plt+0xaf8>  // b.none
  401720:	bl	400c90 <__ctype_b_loc@plt>
  401724:	mov	x19, x0
  401728:	ldr	x1, [x27, #8]
  40172c:	adrp	x3, 402000 <ferror@plt+0x1320>
  401730:	ldr	x5, [x19]
  401734:	add	x3, x3, #0xbd0
  401738:	ldrb	w6, [x1]
  40173c:	adrp	x2, 402000 <ferror@plt+0x1320>
  401740:	add	x2, x2, #0x960
  401744:	adrp	x1, 402000 <ferror@plt+0x1320>
  401748:	mov	x0, x22
  40174c:	add	x1, x1, #0xd90
  401750:	ldrh	w5, [x5, x6, lsl #1]
  401754:	tst	x5, #0x800
  401758:	csel	x2, x3, x2, ne  // ne = any
  40175c:	bl	400cd0 <fprintf@plt>
  401760:	tbnz	w0, #31, 401a3c <ferror@plt+0xd5c>
  401764:	ldr	x0, [x27, #8]
  401768:	ldrb	w1, [x0]
  40176c:	mov	w0, w1
  401770:	cbz	w1, 4017c0 <ferror@plt+0xae0>
  401774:	ldr	w2, [sp, #144]
  401778:	mov	x21, #0x1                   	// #1
  40177c:	cbnz	w2, 40189c <ferror@plt+0xbbc>
  401780:	mov	w2, w1
  401784:	mov	w20, #0x5f                  	// #95
  401788:	ldr	x3, [x19]
  40178c:	ubfiz	x2, x2, #1, #8
  401790:	mov	x1, x22
  401794:	ldrh	w2, [x3, x2]
  401798:	tst	x2, #0x8
  40179c:	csel	w0, w0, w20, ne  // ne = any
  4017a0:	bl	400b90 <putc@plt>
  4017a4:	cmn	w0, #0x1
  4017a8:	b.eq	401a3c <ferror@plt+0xd5c>  // b.none
  4017ac:	ldr	x0, [x27, #8]
  4017b0:	ldrb	w0, [x0, x21]
  4017b4:	add	x21, x21, #0x1
  4017b8:	mov	w2, w0
  4017bc:	cbnz	w0, 401788 <ferror@plt+0xaa8>
  4017c0:	mov	x1, x22
  4017c4:	adrp	x0, 402000 <ferror@plt+0x1320>
  4017c8:	add	x0, x0, #0xda8
  4017cc:	bl	400b40 <fputs@plt>
  4017d0:	cmn	w0, #0x1
  4017d4:	b.eq	401a3c <ferror@plt+0xd5c>  // b.none
  4017d8:	ldr	x20, [sp, #152]
  4017dc:	adrp	x19, 414000 <ferror@plt+0x13320>
  4017e0:	add	x19, x19, #0xf0
  4017e4:	adrp	x21, 402000 <ferror@plt+0x1320>
  4017e8:	add	x26, x19, #0x30
  4017ec:	add	x21, x21, #0xbe8
  4017f0:	tbnz	x20, #63, 401cfc <ferror@plt+0x101c>
  4017f4:	mov	x23, #0x0                   	// #0
  4017f8:	str	x27, [sp, #104]
  4017fc:	b	401828 <ferror@plt+0xb48>
  401800:	cmp	w23, #0x0
  401804:	mov	w2, #0x2                   	// #2
  401808:	csel	w2, wzr, w2, ne  // ne = any
  40180c:	adrp	x0, 402000 <ferror@plt+0x1320>
  401810:	add	x0, x0, #0xdb0
  401814:	add	x2, x0, w2, sxtw
  401818:	add	x23, x23, #0x1
  40181c:	mov	x0, x22
  401820:	bl	400cd0 <fprintf@plt>
  401824:	tbnz	w0, #31, 401a3c <ferror@plt+0xd5c>
  401828:	cmp	x23, x20
  40182c:	b.eq	401b54 <ferror@plt+0xe74>  // b.none
  401830:	mov	x0, x25
  401834:	bl	400c40 <getc@plt>
  401838:	mov	w3, w0
  40183c:	cmn	w0, #0x1
  401840:	b.eq	401c5c <ferror@plt+0xf7c>  // b.none
  401844:	udiv	w2, w23, w28
  401848:	adrp	x1, 402000 <ferror@plt+0x1320>
  40184c:	ldr	x0, [x19, #40]
  401850:	add	x1, x1, #0xbd8
  401854:	msub	w2, w2, w28, w23
  401858:	cmp	x0, x26
  40185c:	csel	x1, x1, x21, eq  // eq = none
  401860:	cbz	w2, 401800 <ferror@plt+0xb20>
  401864:	adrp	x2, 402000 <ferror@plt+0x1320>
  401868:	add	x2, x2, #0xbf8
  40186c:	b	401818 <ferror@plt+0xb38>
  401870:	bl	400c20 <__ctype_toupper_loc@plt>
  401874:	ldr	x0, [x0]
  401878:	ldr	w0, [x0, x20, lsl #2]
  40187c:	mov	x1, x22
  401880:	bl	400b90 <putc@plt>
  401884:	cmn	w0, #0x1
  401888:	b.eq	401a3c <ferror@plt+0xd5c>  // b.none
  40188c:	ldr	x0, [x27, #8]
  401890:	ldrb	w1, [x0, x21]
  401894:	add	x21, x21, #0x1
  401898:	cbz	w1, 4017c0 <ferror@plt+0xae0>
  40189c:	ldr	x2, [x19]
  4018a0:	ubfiz	x0, x1, #1, #8
  4018a4:	mov	w20, w1
  4018a8:	ldrh	w0, [x2, x0]
  4018ac:	tbnz	w0, #3, 401870 <ferror@plt+0xb90>
  4018b0:	mov	w0, #0x5f                  	// #95
  4018b4:	b	40187c <ferror@plt+0xb9c>
  4018b8:	adrp	x1, 402000 <ferror@plt+0x1320>
  4018bc:	mov	x0, x25
  4018c0:	add	x1, x1, #0xc20
  4018c4:	mov	x2, #0x2                   	// #2
  4018c8:	bl	400be0 <strncmp@plt>
  4018cc:	cbz	w0, 402050 <ferror@plt+0x1370>
  4018d0:	adrp	x1, 402000 <ferror@plt+0x1320>
  4018d4:	mov	x0, x25
  4018d8:	add	x1, x1, #0xc30
  4018dc:	mov	x2, #0x2                   	// #2
  4018e0:	bl	400be0 <strncmp@plt>
  4018e4:	cbnz	w0, 401a64 <ferror@plt+0xd84>
  4018e8:	ldrb	w0, [x25, #2]
  4018ec:	cbz	w0, 40192c <ferror@plt+0xc4c>
  4018f0:	add	x25, x25, #0x2
  4018f4:	adrp	x0, 402000 <ferror@plt+0x1320>
  4018f8:	mov	x1, x25
  4018fc:	add	x0, x0, #0xc38
  401900:	mov	x2, #0x9                   	// #9
  401904:	bl	400be0 <strncmp@plt>
  401908:	adrp	x1, 414000 <ferror@plt+0x13320>
  40190c:	add	x7, x1, #0xf0
  401910:	cbz	w0, 401b28 <ferror@plt+0xe48>
  401914:	adrp	x0, 402000 <ferror@plt+0x1320>
  401918:	mov	x1, x25
  40191c:	add	x0, x0, #0xc48
  401920:	mov	x2, #0x3                   	// #3
  401924:	bl	400be0 <strncmp@plt>
  401928:	cbnz	w0, 401ee8 <ferror@plt+0x1208>
  40192c:	ldr	x0, [x27, #16]
  401930:	cbz	x0, 4020d8 <ferror@plt+0x13f8>
  401934:	mov	w2, #0x0                   	// #0
  401938:	mov	x1, #0x0                   	// #0
  40193c:	bl	400ca0 <strtol@plt>
  401940:	add	x27, x27, #0x8
  401944:	mov	w28, w0
  401948:	sub	w20, w20, #0x1
  40194c:	adrp	x0, 414000 <ferror@plt+0x13320>
  401950:	add	x7, x0, #0xf0
  401954:	b	400e44 <ferror@plt+0x164>
  401958:	mov	x0, x25
  40195c:	bl	400ce0 <ferror@plt>
  401960:	cbnz	w0, 401c70 <ferror@plt+0xf90>
  401964:	mov	x27, #0x0                   	// #0
  401968:	str	w21, [sp, #104]
  40196c:	mov	w21, w20
  401970:	mov	w20, #0x1                   	// #1
  401974:	b	400f38 <ferror@plt+0x258>
  401978:	ldr	x0, [sp, #152]
  40197c:	cbz	x0, 4013e8 <ferror@plt+0x708>
  401980:	adrp	x23, 414000 <ferror@plt+0x13320>
  401984:	mov	w20, w28
  401988:	add	x23, x23, #0xf0
  40198c:	mov	x21, #0x0                   	// #0
  401990:	ldr	x24, [sp, #152]
  401994:	b	4019a0 <ferror@plt+0xcc0>
  401998:	cmp	x21, x24
  40199c:	b.eq	401a20 <ferror@plt+0xd40>  // b.none
  4019a0:	mov	x0, x25
  4019a4:	bl	400c40 <getc@plt>
  4019a8:	mov	w19, w0
  4019ac:	cmn	w0, #0x1
  4019b0:	b.eq	401a14 <ferror@plt+0xd34>  // b.none
  4019b4:	ldr	x2, [x23, #40]
  4019b8:	ubfx	x0, x19, #4, #4
  4019bc:	mov	x1, x22
  4019c0:	ldrb	w0, [x0, x2]
  4019c4:	bl	400b90 <putc@plt>
  4019c8:	cmn	w0, #0x1
  4019cc:	b.eq	401a3c <ferror@plt+0xd5c>  // b.none
  4019d0:	ldr	x0, [x23, #40]
  4019d4:	and	x19, x19, #0xf
  4019d8:	mov	x1, x22
  4019dc:	ldrb	w0, [x19, x0]
  4019e0:	bl	400b90 <putc@plt>
  4019e4:	cmn	w0, #0x1
  4019e8:	b.eq	401a3c <ferror@plt+0xd5c>  // b.none
  4019ec:	add	x21, x21, #0x1
  4019f0:	subs	w20, w20, #0x1
  4019f4:	b.ne	401998 <ferror@plt+0xcb8>  // b.any
  4019f8:	mov	x1, x22
  4019fc:	mov	w0, #0xa                   	// #10
  401a00:	bl	400b90 <putc@plt>
  401a04:	cmn	w0, #0x1
  401a08:	b.eq	401a3c <ferror@plt+0xd5c>  // b.none
  401a0c:	mov	w20, w28
  401a10:	b	401998 <ferror@plt+0xcb8>
  401a14:	mov	x0, x25
  401a18:	bl	400ce0 <ferror@plt>
  401a1c:	cbnz	w0, 401c70 <ferror@plt+0xf90>
  401a20:	cmp	w20, w28
  401a24:	b.ge	4013e8 <ferror@plt+0x708>  // b.tcont
  401a28:	mov	x1, x22
  401a2c:	mov	w0, #0xa                   	// #10
  401a30:	bl	400b90 <putc@plt>
  401a34:	cmn	w0, #0x1
  401a38:	b.ne	4013e8 <ferror@plt+0x708>  // b.any
  401a3c:	mov	w0, #0x3                   	// #3
  401a40:	bl	4022a0 <ferror@plt+0x15c0>
  401a44:	mov	w27, w22
  401a48:	ldr	w21, [sp, #128]
  401a4c:	mov	x0, x25
  401a50:	ldr	x22, [sp, #144]
  401a54:	bl	400ce0 <ferror@plt>
  401a58:	cbnz	w0, 401c70 <ferror@plt+0xf90>
  401a5c:	cbz	w27, 4013e4 <ferror@plt+0x704>
  401a60:	b	401acc <ferror@plt+0xdec>
  401a64:	adrp	x1, 402000 <ferror@plt+0x1320>
  401a68:	mov	x0, x25
  401a6c:	add	x1, x1, #0xc50
  401a70:	mov	x2, #0x2                   	// #2
  401a74:	bl	400be0 <strncmp@plt>
  401a78:	cbnz	w0, 401d6c <ferror@plt+0x108c>
  401a7c:	ldrb	w0, [x25, #2]
  401a80:	cbz	w0, 401aa0 <ferror@plt+0xdc0>
  401a84:	add	x25, x25, #0x2
  401a88:	adrp	x0, 402000 <ferror@plt+0x1320>
  401a8c:	mov	x1, x25
  401a90:	add	x0, x0, #0xc58
  401a94:	mov	x2, #0x4                   	// #4
  401a98:	bl	400be0 <strncmp@plt>
  401a9c:	cbnz	w0, 401ff0 <ferror@plt+0x1310>
  401aa0:	ldr	x0, [x27, #16]
  401aa4:	cbz	x0, 4020d8 <ferror@plt+0x13f8>
  401aa8:	mov	w2, #0x0                   	// #0
  401aac:	mov	x1, #0x0                   	// #0
  401ab0:	bl	400ca0 <strtol@plt>
  401ab4:	add	x27, x27, #0x8
  401ab8:	mov	w26, w0
  401abc:	sub	w20, w20, #0x1
  401ac0:	adrp	x0, 414000 <ferror@plt+0x13320>
  401ac4:	add	x7, x0, #0xf0
  401ac8:	b	400e44 <ferror@plt+0x164>
  401acc:	ldr	w0, [sp, #188]
  401ad0:	add	w19, w19, #0x3
  401ad4:	mov	w1, #0x1                   	// #1
  401ad8:	mov	w4, #0xa                   	// #10
  401adc:	sub	w2, w0, #0x1
  401ae0:	adrp	x0, 414000 <ferror@plt+0x13320>
  401ae4:	add	x3, x0, #0x170
  401ae8:	mov	x0, x22
  401aec:	add	x3, x3, #0x10
  401af0:	udiv	w2, w2, w26
  401af4:	add	w2, w2, w19
  401af8:	add	w6, w2, w27
  401afc:	add	w2, w6, w1
  401b00:	strb	w4, [x3, w6, sxtw]
  401b04:	strb	wzr, [x3, w2, sxtw]
  401b08:	bl	4024e8 <ferror@plt+0x1808>
  401b0c:	b	4013e8 <ferror@plt+0x708>
  401b10:	mov	w28, #0x10                  	// #16
  401b14:	b	401020 <ferror@plt+0x340>
  401b18:	cmp	w0, #0x2d
  401b1c:	b.ne	400de4 <ferror@plt+0x104>  // b.any
  401b20:	cmp	w1, #0x43
  401b24:	b.ne	400de4 <ferror@plt+0x104>  // b.any
  401b28:	mov	w0, #0x1                   	// #1
  401b2c:	str	w0, [sp, #144]
  401b30:	b	400e44 <ferror@plt+0x164>
  401b34:	adrp	x0, 414000 <ferror@plt+0x13320>
  401b38:	adrp	x1, 402000 <ferror@plt+0x1320>
  401b3c:	add	x1, x1, #0xd50
  401b40:	ldr	x2, [x0, #368]
  401b44:	ldr	x0, [sp, #128]
  401b48:	bl	400cd0 <fprintf@plt>
  401b4c:	mov	w0, #0x5                   	// #5
  401b50:	b	400fe0 <ferror@plt+0x300>
  401b54:	ldr	x27, [sp, #104]
  401b58:	mov	w20, w23
  401b5c:	cbnz	w20, 401cd0 <ferror@plt+0xff0>
  401b60:	ldr	x1, [x24, #352]
  401b64:	mov	w19, #0x3                   	// #3
  401b68:	adrp	x0, 402000 <ferror@plt+0x1320>
  401b6c:	add	x0, x0, #0xdb8
  401b70:	cmp	x25, x1
  401b74:	mov	x1, x22
  401b78:	csel	w2, wzr, w19, ne  // ne = any
  401b7c:	add	x0, x0, w2, sxtw
  401b80:	bl	400b40 <fputs@plt>
  401b84:	cmn	w0, #0x1
  401b88:	b.eq	401a3c <ferror@plt+0xd5c>  // b.none
  401b8c:	ldr	x0, [x24, #352]
  401b90:	cmp	x25, x0
  401b94:	b.eq	4013e8 <ferror@plt+0x708>  // b.none
  401b98:	bl	400c90 <__ctype_b_loc@plt>
  401b9c:	mov	x21, x0
  401ba0:	ldr	x1, [x27, #8]
  401ba4:	adrp	x3, 402000 <ferror@plt+0x1320>
  401ba8:	ldr	x5, [x21]
  401bac:	add	x3, x3, #0xbd0
  401bb0:	ldrb	w6, [x1]
  401bb4:	adrp	x2, 402000 <ferror@plt+0x1320>
  401bb8:	add	x2, x2, #0x960
  401bbc:	adrp	x1, 402000 <ferror@plt+0x1320>
  401bc0:	mov	x0, x22
  401bc4:	add	x1, x1, #0xdc0
  401bc8:	ldrh	w5, [x5, x6, lsl #1]
  401bcc:	tst	x5, #0x800
  401bd0:	csel	x2, x3, x2, ne  // ne = any
  401bd4:	bl	400cd0 <fprintf@plt>
  401bd8:	tbnz	w0, #31, 401a3c <ferror@plt+0xd5c>
  401bdc:	ldr	x0, [x27, #8]
  401be0:	ldrb	w1, [x0]
  401be4:	mov	w0, w1
  401be8:	cbz	w1, 402010 <ferror@plt+0x1330>
  401bec:	ldr	w2, [sp, #144]
  401bf0:	cbnz	w2, 401c78 <ferror@plt+0xf98>
  401bf4:	mov	w2, w1
  401bf8:	mov	x19, #0x1                   	// #1
  401bfc:	mov	w23, #0x5f                  	// #95
  401c00:	ldr	x3, [x21]
  401c04:	ubfiz	x2, x2, #1, #8
  401c08:	mov	x1, x22
  401c0c:	ldrh	w2, [x3, x2]
  401c10:	tst	x2, #0x8
  401c14:	csel	w0, w0, w23, ne  // ne = any
  401c18:	bl	400b90 <putc@plt>
  401c1c:	cmn	w0, #0x1
  401c20:	b.eq	401a3c <ferror@plt+0xd5c>  // b.none
  401c24:	ldr	x0, [x27, #8]
  401c28:	ldrb	w0, [x0, x19]
  401c2c:	add	x19, x19, #0x1
  401c30:	mov	w2, w0
  401c34:	cbnz	w0, 401c00 <ferror@plt+0xf20>
  401c38:	adrp	x2, 402000 <ferror@plt+0x1320>
  401c3c:	add	x2, x2, #0xc00
  401c40:	adrp	x1, 402000 <ferror@plt+0x1320>
  401c44:	mov	w3, w20
  401c48:	mov	x0, x22
  401c4c:	add	x1, x1, #0xdd0
  401c50:	bl	400cd0 <fprintf@plt>
  401c54:	tbz	w0, #31, 4013e8 <ferror@plt+0x708>
  401c58:	b	401a3c <ferror@plt+0xd5c>
  401c5c:	ldr	x27, [sp, #104]
  401c60:	mov	w20, w23
  401c64:	mov	x0, x25
  401c68:	bl	400ce0 <ferror@plt>
  401c6c:	cbz	w0, 401b5c <ferror@plt+0xe7c>
  401c70:	mov	w0, #0x2                   	// #2
  401c74:	bl	4022a0 <ferror@plt+0x15c0>
  401c78:	mov	x23, #0x1                   	// #1
  401c7c:	nop
  401c80:	ldr	x3, [x21]
  401c84:	ubfiz	x2, x1, #1, #8
  401c88:	mov	w19, w1
  401c8c:	mov	w0, #0x5f                  	// #95
  401c90:	ldrh	w1, [x3, x2]
  401c94:	tbz	w1, #3, 401ca4 <ferror@plt+0xfc4>
  401c98:	bl	400c20 <__ctype_toupper_loc@plt>
  401c9c:	ldr	x0, [x0]
  401ca0:	ldr	w0, [x0, x19, lsl #2]
  401ca4:	mov	x1, x22
  401ca8:	bl	400b90 <putc@plt>
  401cac:	cmn	w0, #0x1
  401cb0:	b.eq	401a3c <ferror@plt+0xd5c>  // b.none
  401cb4:	ldr	x0, [x27, #8]
  401cb8:	ldrb	w1, [x0, x23]
  401cbc:	add	x23, x23, #0x1
  401cc0:	cbnz	w1, 401c80 <ferror@plt+0xfa0>
  401cc4:	adrp	x2, 402000 <ferror@plt+0x1320>
  401cc8:	add	x2, x2, #0xc08
  401ccc:	b	401c40 <ferror@plt+0xf60>
  401cd0:	mov	x1, x22
  401cd4:	adrp	x0, 402000 <ferror@plt+0x1320>
  401cd8:	add	x0, x0, #0xcc8
  401cdc:	bl	400b40 <fputs@plt>
  401ce0:	cmn	w0, #0x1
  401ce4:	b.ne	401b60 <ferror@plt+0xe80>  // b.any
  401ce8:	b	401a3c <ferror@plt+0xd5c>
  401cec:	mov	x0, x22
  401cf0:	mov	w1, #0xffffffff            	// #-1
  401cf4:	bl	4024e8 <ferror@plt+0x1808>
  401cf8:	b	4013e8 <ferror@plt+0x708>
  401cfc:	mov	w20, #0x0                   	// #0
  401d00:	b	401d2c <ferror@plt+0x104c>
  401d04:	cmp	w20, #0x0
  401d08:	mov	w2, #0x2                   	// #2
  401d0c:	csel	w2, wzr, w2, ne  // ne = any
  401d10:	adrp	x0, 402000 <ferror@plt+0x1320>
  401d14:	add	x0, x0, #0xdb0
  401d18:	add	x2, x0, w2, sxtw
  401d1c:	mov	x0, x22
  401d20:	bl	400cd0 <fprintf@plt>
  401d24:	tbnz	w0, #31, 401a3c <ferror@plt+0xd5c>
  401d28:	add	w20, w20, #0x1
  401d2c:	mov	x0, x25
  401d30:	bl	400c40 <getc@plt>
  401d34:	mov	w3, w0
  401d38:	cmn	w0, #0x1
  401d3c:	b.eq	401c64 <ferror@plt+0xf84>  // b.none
  401d40:	udiv	w2, w20, w28
  401d44:	adrp	x1, 402000 <ferror@plt+0x1320>
  401d48:	ldr	x0, [x19, #40]
  401d4c:	add	x1, x1, #0xbd8
  401d50:	msub	w2, w2, w28, w20
  401d54:	cmp	x0, x26
  401d58:	csel	x1, x1, x21, eq  // eq = none
  401d5c:	cbz	w2, 401d04 <ferror@plt+0x1024>
  401d60:	adrp	x2, 402000 <ferror@plt+0x1320>
  401d64:	add	x2, x2, #0xbf8
  401d68:	b	401d1c <ferror@plt+0x103c>
  401d6c:	adrp	x1, 402000 <ferror@plt+0x1320>
  401d70:	mov	x0, x25
  401d74:	add	x1, x1, #0xc60
  401d78:	mov	x2, #0x2                   	// #2
  401d7c:	bl	400be0 <strncmp@plt>
  401d80:	cbnz	w0, 401e20 <ferror@plt+0x1140>
  401d84:	ldrb	w0, [x25, #2]
  401d88:	cbz	w0, 401da8 <ferror@plt+0x10c8>
  401d8c:	add	x25, x25, #0x2
  401d90:	adrp	x0, 402000 <ferror@plt+0x1320>
  401d94:	mov	x1, x25
  401d98:	add	x0, x0, #0xc68
  401d9c:	mov	x2, #0x5                   	// #5
  401da0:	bl	400be0 <strncmp@plt>
  401da4:	cbnz	w0, 402030 <ferror@plt+0x1350>
  401da8:	ldr	x1, [x27, #16]
  401dac:	cbz	x1, 4020d8 <ferror@plt+0x13f8>
  401db0:	ldrb	w0, [x1]
  401db4:	cmp	w0, #0x2b
  401db8:	cset	x2, eq  // eq = none
  401dbc:	cinc	x0, x1, eq  // eq = none
  401dc0:	ldrb	w3, [x1, x2]
  401dc4:	cmp	w3, #0x2d
  401dc8:	b.eq	401f08 <ferror@plt+0x1228>  // b.none
  401dcc:	mov	w2, #0x0                   	// #0
  401dd0:	mov	x1, #0x0                   	// #0
  401dd4:	bl	400b30 <strtoul@plt>
  401dd8:	str	x0, [sp, #160]
  401ddc:	adrp	x0, 414000 <ferror@plt+0x13320>
  401de0:	add	x7, x0, #0xf0
  401de4:	add	x27, x27, #0x8
  401de8:	sub	w20, w20, #0x1
  401dec:	b	400e44 <ferror@plt+0x164>
  401df0:	mov	x0, #0xffffffffffffffff    	// #-1
  401df4:	mov	w28, #0x10                  	// #16
  401df8:	mov	w24, #0x0                   	// #0
  401dfc:	mov	w21, #0x0                   	// #0
  401e00:	str	wzr, [sp, #104]
  401e04:	str	xzr, [sp, #112]
  401e08:	stp	wzr, wzr, [sp, #136]
  401e0c:	str	wzr, [sp, #144]
  401e10:	stp	x0, xzr, [sp, #152]
  401e14:	mov	w0, #0x1                   	// #1
  401e18:	str	w0, [sp, #128]
  401e1c:	b	401020 <ferror@plt+0x340>
  401e20:	adrp	x1, 402000 <ferror@plt+0x1320>
  401e24:	mov	x0, x25
  401e28:	add	x1, x1, #0xc70
  401e2c:	mov	x2, #0x2                   	// #2
  401e30:	bl	400be0 <strncmp@plt>
  401e34:	cbnz	w0, 401f88 <ferror@plt+0x12a8>
  401e38:	ldrb	w0, [x25, #2]
  401e3c:	str	w0, [sp, #112]
  401e40:	cbz	w0, 401f30 <ferror@plt+0x1250>
  401e44:	add	x1, x25, #0x2
  401e48:	adrp	x0, 402000 <ferror@plt+0x1320>
  401e4c:	mov	x2, #0x3                   	// #3
  401e50:	add	x0, x0, #0xc78
  401e54:	str	x1, [sp, #120]
  401e58:	bl	400be0 <strncmp@plt>
  401e5c:	cbz	w0, 401f30 <ferror@plt+0x1250>
  401e60:	ldr	x1, [sp, #120]
  401e64:	adrp	x0, 402000 <ferror@plt+0x1320>
  401e68:	mov	x2, #0x3                   	// #3
  401e6c:	add	x0, x0, #0xc80
  401e70:	bl	400be0 <strncmp@plt>
  401e74:	cbz	w0, 401f30 <ferror@plt+0x1250>
  401e78:	ldr	w0, [sp, #112]
  401e7c:	mov	w2, #0x0                   	// #0
  401e80:	mov	x1, #0x0                   	// #0
  401e84:	cmp	w0, #0x2b
  401e88:	cset	w0, eq  // eq = none
  401e8c:	str	w0, [sp, #128]
  401e90:	add	w3, w0, #0x2
  401e94:	and	x0, x0, #0xff
  401e98:	add	x0, x0, #0x2
  401e9c:	ldrb	w3, [x25, w3, sxtw]
  401ea0:	cmp	w3, #0x2d
  401ea4:	cset	w3, eq  // eq = none
  401ea8:	cinc	x0, x0, eq  // eq = none
  401eac:	add	x0, x25, x0
  401eb0:	str	w3, [sp, #136]
  401eb4:	bl	400ca0 <strtol@plt>
  401eb8:	str	x0, [sp, #112]
  401ebc:	adrp	x0, 414000 <ferror@plt+0x13320>
  401ec0:	add	x7, x0, #0xf0
  401ec4:	b	400e44 <ferror@plt+0x164>
  401ec8:	adrp	x0, 414000 <ferror@plt+0x13320>
  401ecc:	adrp	x1, 402000 <ferror@plt+0x1320>
  401ed0:	add	x1, x1, #0xd20
  401ed4:	ldr	x2, [x0, #368]
  401ed8:	ldr	x0, [sp, #128]
  401edc:	bl	400cd0 <fprintf@plt>
  401ee0:	mov	w0, #0xffffffff            	// #-1
  401ee4:	b	400fe0 <ferror@plt+0x300>
  401ee8:	mov	x0, x25
  401eec:	mov	w2, #0x0                   	// #0
  401ef0:	mov	x1, #0x0                   	// #0
  401ef4:	bl	400ca0 <strtol@plt>
  401ef8:	mov	w28, w0
  401efc:	adrp	x0, 414000 <ferror@plt+0x13320>
  401f00:	add	x7, x0, #0xf0
  401f04:	b	400e44 <ferror@plt+0x164>
  401f08:	add	x0, x2, #0x1
  401f0c:	mov	w2, #0x0                   	// #0
  401f10:	add	x0, x1, x0
  401f14:	mov	x1, #0x0                   	// #0
  401f18:	bl	400b30 <strtoul@plt>
  401f1c:	neg	x0, x0
  401f20:	str	x0, [sp, #160]
  401f24:	adrp	x0, 414000 <ferror@plt+0x13320>
  401f28:	add	x7, x0, #0xf0
  401f2c:	b	401de4 <ferror@plt+0x1104>
  401f30:	ldr	x0, [x27, #16]
  401f34:	cbz	x0, 4020d8 <ferror@plt+0x13f8>
  401f38:	ldrb	w1, [x0]
  401f3c:	mov	w2, #0x0                   	// #0
  401f40:	add	x27, x27, #0x8
  401f44:	sub	w20, w20, #0x1
  401f48:	cmp	w1, #0x2b
  401f4c:	mov	x1, #0x0                   	// #0
  401f50:	cset	x3, eq  // eq = none
  401f54:	cset	w4, eq  // eq = none
  401f58:	str	w4, [sp, #128]
  401f5c:	ldrb	w4, [x0, x3]
  401f60:	cmp	w4, #0x2d
  401f64:	cinc	x3, x3, eq  // eq = none
  401f68:	cset	w4, eq  // eq = none
  401f6c:	add	x0, x0, x3
  401f70:	str	w4, [sp, #136]
  401f74:	bl	400ca0 <strtol@plt>
  401f78:	str	x0, [sp, #112]
  401f7c:	adrp	x0, 414000 <ferror@plt+0x13320>
  401f80:	add	x7, x0, #0xf0
  401f84:	b	400e44 <ferror@plt+0x164>
  401f88:	adrp	x1, 402000 <ferror@plt+0x1320>
  401f8c:	mov	x0, x25
  401f90:	add	x1, x1, #0xc88
  401f94:	mov	x2, #0x2                   	// #2
  401f98:	bl	400be0 <strncmp@plt>
  401f9c:	cbnz	w0, 402080 <ferror@plt+0x13a0>
  401fa0:	ldrb	w0, [x25, #2]
  401fa4:	cbz	w0, 401fc4 <ferror@plt+0x12e4>
  401fa8:	add	x25, x25, #0x2
  401fac:	adrp	x0, 402000 <ferror@plt+0x1320>
  401fb0:	mov	x1, x25
  401fb4:	add	x0, x0, #0xc90
  401fb8:	mov	x2, #0x2                   	// #2
  401fbc:	bl	400be0 <strncmp@plt>
  401fc0:	cbnz	w0, 4020a4 <ferror@plt+0x13c4>
  401fc4:	ldr	x0, [x27, #16]
  401fc8:	cbz	x0, 4020d8 <ferror@plt+0x13f8>
  401fcc:	mov	w2, #0x0                   	// #0
  401fd0:	mov	x1, #0x0                   	// #0
  401fd4:	bl	400ca0 <strtol@plt>
  401fd8:	add	x27, x27, #0x8
  401fdc:	sub	w20, w20, #0x1
  401fe0:	str	x0, [sp, #152]
  401fe4:	adrp	x0, 414000 <ferror@plt+0x13320>
  401fe8:	add	x7, x0, #0xf0
  401fec:	b	400e44 <ferror@plt+0x164>
  401ff0:	mov	x0, x25
  401ff4:	mov	w2, #0x0                   	// #0
  401ff8:	mov	x1, #0x0                   	// #0
  401ffc:	bl	400ca0 <strtol@plt>
  402000:	mov	w26, w0
  402004:	adrp	x0, 414000 <ferror@plt+0x13320>
  402008:	add	x7, x0, #0xf0
  40200c:	b	400e44 <ferror@plt+0x164>
  402010:	ldr	w0, [sp, #144]
  402014:	adrp	x2, 402000 <ferror@plt+0x1320>
  402018:	add	x2, x2, #0xc08
  40201c:	cmp	w0, #0x0
  402020:	adrp	x0, 402000 <ferror@plt+0x1320>
  402024:	add	x0, x0, #0xc00
  402028:	csel	x2, x2, x0, ne  // ne = any
  40202c:	b	401c40 <ferror@plt+0xf60>
  402030:	mov	x0, x25
  402034:	mov	w2, #0x0                   	// #0
  402038:	mov	x1, #0x0                   	// #0
  40203c:	bl	400b30 <strtoul@plt>
  402040:	str	x0, [sp, #160]
  402044:	adrp	x0, 414000 <ferror@plt+0x13320>
  402048:	add	x7, x0, #0xf0
  40204c:	b	400e44 <ferror@plt+0x164>
  402050:	adrp	x0, 414000 <ferror@plt+0x13320>
  402054:	adrp	x1, 414000 <ferror@plt+0x13320>
  402058:	add	x3, x1, #0x170
  40205c:	adrp	x2, 414000 <ferror@plt+0x13320>
  402060:	ldr	x0, [x0, #336]
  402064:	add	x3, x3, #0x8
  402068:	add	x2, x2, #0xf0
  40206c:	adrp	x1, 402000 <ferror@plt+0x1320>
  402070:	add	x1, x1, #0xc28
  402074:	bl	400cd0 <fprintf@plt>
  402078:	mov	w0, #0x0                   	// #0
  40207c:	bl	400b60 <exit@plt>
  402080:	adrp	x1, 402000 <ferror@plt+0x1320>
  402084:	mov	x0, x25
  402088:	add	x1, x1, #0xc98
  40208c:	bl	400c80 <strcmp@plt>
  402090:	cbnz	w0, 4020c4 <ferror@plt+0x13e4>
  402094:	add	x27, x27, #0x8
  402098:	sub	w20, w20, #0x1
  40209c:	cbnz	w28, 400e58 <ferror@plt+0x178>
  4020a0:	b	401004 <ferror@plt+0x324>
  4020a4:	mov	x0, x25
  4020a8:	mov	w2, #0x0                   	// #0
  4020ac:	mov	x1, #0x0                   	// #0
  4020b0:	bl	400ca0 <strtol@plt>
  4020b4:	str	x0, [sp, #152]
  4020b8:	adrp	x0, 414000 <ferror@plt+0x13320>
  4020bc:	add	x7, x0, #0xf0
  4020c0:	b	400e44 <ferror@plt+0x164>
  4020c4:	ldrb	w0, [x25]
  4020c8:	cmp	w0, #0x2d
  4020cc:	b.ne	400e54 <ferror@plt+0x174>  // b.any
  4020d0:	ldrb	w0, [x25, #1]
  4020d4:	cbz	w0, 400e54 <ferror@plt+0x174>
  4020d8:	bl	4022e0 <ferror@plt+0x1600>
  4020dc:	adrp	x0, 414000 <ferror@plt+0x13320>
  4020e0:	mov	x2, x23
  4020e4:	adrp	x1, 402000 <ferror@plt+0x1320>
  4020e8:	add	x1, x1, #0xca0
  4020ec:	ldr	x0, [x0, #336]
  4020f0:	mov	w3, #0x100                 	// #256
  4020f4:	bl	400cd0 <fprintf@plt>
  4020f8:	mov	w0, #0x1                   	// #1
  4020fc:	bl	400b60 <exit@plt>
  402100:	cmp	w0, #0x2d
  402104:	b.ne	400de4 <ferror@plt+0x104>  // b.any
  402108:	ldrb	w1, [x25, #1]
  40210c:	cmp	w1, #0x62
  402110:	b.ne	402124 <ferror@plt+0x1444>  // b.any
  402114:	mov	w24, #0x3                   	// #3
  402118:	b	400e44 <ferror@plt+0x164>
  40211c:	mov	x20, x19
  402120:	b	401188 <ferror@plt+0x4a8>
  402124:	cmp	w0, #0x2d
  402128:	b.ne	400de4 <ferror@plt+0x104>  // b.any
  40212c:	cmp	w1, #0x65
  402130:	b.ne	402144 <ferror@plt+0x1464>  // b.any
  402134:	mov	w24, #0x4                   	// #4
  402138:	b	400e44 <ferror@plt+0x164>
  40213c:	ldr	x1, [sp, #112]
  402140:	b	4014e8 <ferror@plt+0x808>
  402144:	cmp	w0, #0x2d
  402148:	b.ne	400de4 <ferror@plt+0x104>  // b.any
  40214c:	cmp	w1, #0x75
  402150:	b.ne	40215c <ferror@plt+0x147c>  // b.any
  402154:	str	x19, [x7, #40]
  402158:	b	400e44 <ferror@plt+0x164>
  40215c:	cmp	w0, #0x2d
  402160:	b.ne	400de4 <ferror@plt+0x104>  // b.any
  402164:	ldrb	w1, [x25, #1]
  402168:	cmp	w1, #0x70
  40216c:	b.ne	402178 <ferror@plt+0x1498>  // b.any
  402170:	mov	w24, #0x1                   	// #1
  402174:	b	400e44 <ferror@plt+0x164>
  402178:	cmp	w0, #0x2d
  40217c:	b.ne	400de4 <ferror@plt+0x104>  // b.any
  402180:	cmp	w1, #0x69
  402184:	b.ne	401b18 <ferror@plt+0xe38>  // b.any
  402188:	mov	w24, #0x2                   	// #2
  40218c:	b	400e44 <ferror@plt+0x164>
  402190:	mov	x29, #0x0                   	// #0
  402194:	mov	x30, #0x0                   	// #0
  402198:	mov	x5, x0
  40219c:	ldr	x1, [sp]
  4021a0:	add	x2, sp, #0x8
  4021a4:	mov	x6, sp
  4021a8:	movz	x0, #0x0, lsl #48
  4021ac:	movk	x0, #0x0, lsl #32
  4021b0:	movk	x0, #0x40, lsl #16
  4021b4:	movk	x0, #0xcf0
  4021b8:	movz	x3, #0x0, lsl #48
  4021bc:	movk	x3, #0x0, lsl #32
  4021c0:	movk	x3, #0x40, lsl #16
  4021c4:	movk	x3, #0x2608
  4021c8:	movz	x4, #0x0, lsl #48
  4021cc:	movk	x4, #0x0, lsl #32
  4021d0:	movk	x4, #0x40, lsl #16
  4021d4:	movk	x4, #0x2688
  4021d8:	bl	400bf0 <__libc_start_main@plt>
  4021dc:	bl	400c70 <abort@plt>
  4021e0:	adrp	x0, 413000 <ferror@plt+0x12320>
  4021e4:	ldr	x0, [x0, #4064]
  4021e8:	cbz	x0, 4021f0 <ferror@plt+0x1510>
  4021ec:	b	400c50 <__gmon_start__@plt>
  4021f0:	ret
  4021f4:	nop
  4021f8:	adrp	x0, 414000 <ferror@plt+0x13320>
  4021fc:	add	x0, x0, #0x148
  402200:	adrp	x1, 414000 <ferror@plt+0x13320>
  402204:	add	x1, x1, #0x148
  402208:	cmp	x1, x0
  40220c:	b.eq	402224 <ferror@plt+0x1544>  // b.none
  402210:	adrp	x1, 402000 <ferror@plt+0x1320>
  402214:	ldr	x1, [x1, #1704]
  402218:	cbz	x1, 402224 <ferror@plt+0x1544>
  40221c:	mov	x16, x1
  402220:	br	x16
  402224:	ret
  402228:	adrp	x0, 414000 <ferror@plt+0x13320>
  40222c:	add	x0, x0, #0x148
  402230:	adrp	x1, 414000 <ferror@plt+0x13320>
  402234:	add	x1, x1, #0x148
  402238:	sub	x1, x1, x0
  40223c:	lsr	x2, x1, #63
  402240:	add	x1, x2, x1, asr #3
  402244:	cmp	xzr, x1, asr #1
  402248:	asr	x1, x1, #1
  40224c:	b.eq	402264 <ferror@plt+0x1584>  // b.none
  402250:	adrp	x2, 402000 <ferror@plt+0x1320>
  402254:	ldr	x2, [x2, #1712]
  402258:	cbz	x2, 402264 <ferror@plt+0x1584>
  40225c:	mov	x16, x2
  402260:	br	x16
  402264:	ret
  402268:	stp	x29, x30, [sp, #-32]!
  40226c:	mov	x29, sp
  402270:	str	x19, [sp, #16]
  402274:	adrp	x19, 414000 <ferror@plt+0x13320>
  402278:	ldrb	w0, [x19, #360]
  40227c:	cbnz	w0, 40228c <ferror@plt+0x15ac>
  402280:	bl	4021f8 <ferror@plt+0x1518>
  402284:	mov	w0, #0x1                   	// #1
  402288:	strb	w0, [x19, #360]
  40228c:	ldr	x19, [sp, #16]
  402290:	ldp	x29, x30, [sp], #32
  402294:	ret
  402298:	b	402228 <ferror@plt+0x1548>
  40229c:	nop
  4022a0:	stp	x29, x30, [sp, #-32]!
  4022a4:	adrp	x3, 414000 <ferror@plt+0x13320>
  4022a8:	adrp	x2, 414000 <ferror@plt+0x13320>
  4022ac:	mov	x29, sp
  4022b0:	ldr	x2, [x2, #368]
  4022b4:	str	x19, [sp, #16]
  4022b8:	mov	w19, w0
  4022bc:	adrp	x1, 402000 <ferror@plt+0x1320>
  4022c0:	ldr	x0, [x3, #336]
  4022c4:	add	x1, x1, #0x6b8
  4022c8:	bl	400cd0 <fprintf@plt>
  4022cc:	mov	x0, #0x0                   	// #0
  4022d0:	bl	400b70 <perror@plt>
  4022d4:	mov	w0, w19
  4022d8:	bl	400b60 <exit@plt>
  4022dc:	nop
  4022e0:	stp	x29, x30, [sp, #-48]!
  4022e4:	adrp	x1, 402000 <ferror@plt+0x1320>
  4022e8:	add	x1, x1, #0x6c0
  4022ec:	mov	x29, sp
  4022f0:	stp	x19, x20, [sp, #16]
  4022f4:	adrp	x19, 414000 <ferror@plt+0x13320>
  4022f8:	adrp	x20, 414000 <ferror@plt+0x13320>
  4022fc:	ldr	x0, [x19, #336]
  402300:	str	x21, [sp, #32]
  402304:	ldr	x2, [x20, #368]
  402308:	add	x21, x20, #0x170
  40230c:	bl	400cd0 <fprintf@plt>
  402310:	ldr	x2, [x20, #368]
  402314:	adrp	x1, 402000 <ferror@plt+0x1320>
  402318:	ldr	x0, [x19, #336]
  40231c:	add	x1, x1, #0x6f0
  402320:	bl	400cd0 <fprintf@plt>
  402324:	ldr	x3, [x19, #336]
  402328:	mov	x2, #0x9                   	// #9
  40232c:	mov	x1, #0x1                   	// #1
  402330:	adrp	x0, 402000 <ferror@plt+0x1320>
  402334:	add	x0, x0, #0x738
  402338:	bl	400cb0 <fwrite@plt>
  40233c:	ldr	x3, [x19, #336]
  402340:	mov	x2, #0x4f                  	// #79
  402344:	mov	x1, #0x1                   	// #1
  402348:	adrp	x0, 402000 <ferror@plt+0x1320>
  40234c:	add	x0, x0, #0x748
  402350:	bl	400cb0 <fwrite@plt>
  402354:	ldr	x3, [x19, #336]
  402358:	mov	x2, #0x4e                  	// #78
  40235c:	mov	x1, #0x1                   	// #1
  402360:	adrp	x0, 402000 <ferror@plt+0x1320>
  402364:	add	x0, x0, #0x798
  402368:	bl	400cb0 <fwrite@plt>
  40236c:	ldr	x3, [x19, #336]
  402370:	mov	x2, #0x48                  	// #72
  402374:	mov	x1, #0x1                   	// #1
  402378:	adrp	x0, 402000 <ferror@plt+0x1320>
  40237c:	add	x0, x0, #0x7e8
  402380:	bl	400cb0 <fwrite@plt>
  402384:	ldr	x3, [x19, #336]
  402388:	mov	x2, #0x4d                  	// #77
  40238c:	mov	x1, #0x1                   	// #1
  402390:	adrp	x0, 402000 <ferror@plt+0x1320>
  402394:	add	x0, x0, #0x838
  402398:	bl	400cb0 <fwrite@plt>
  40239c:	ldr	x3, [x19, #336]
  4023a0:	mov	x2, #0x3a                  	// #58
  4023a4:	mov	x1, #0x1                   	// #1
  4023a8:	adrp	x0, 402000 <ferror@plt+0x1320>
  4023ac:	add	x0, x0, #0x888
  4023b0:	bl	400cb0 <fwrite@plt>
  4023b4:	ldr	x3, [x19, #336]
  4023b8:	mov	x2, #0x42                  	// #66
  4023bc:	mov	x1, #0x1                   	// #1
  4023c0:	adrp	x0, 402000 <ferror@plt+0x1320>
  4023c4:	add	x0, x0, #0x8c8
  4023c8:	bl	400cb0 <fwrite@plt>
  4023cc:	ldr	x3, [x19, #336]
  4023d0:	mov	x2, #0x50                  	// #80
  4023d4:	mov	x1, #0x1                   	// #1
  4023d8:	adrp	x0, 402000 <ferror@plt+0x1320>
  4023dc:	add	x0, x0, #0x910
  4023e0:	bl	400cb0 <fwrite@plt>
  4023e4:	ldr	x3, [x19, #336]
  4023e8:	mov	x2, #0x24                  	// #36
  4023ec:	mov	x1, #0x1                   	// #1
  4023f0:	adrp	x0, 402000 <ferror@plt+0x1320>
  4023f4:	add	x0, x0, #0x968
  4023f8:	bl	400cb0 <fwrite@plt>
  4023fc:	ldr	x3, [x19, #336]
  402400:	mov	x2, #0x30                  	// #48
  402404:	mov	x1, #0x1                   	// #1
  402408:	adrp	x0, 402000 <ferror@plt+0x1320>
  40240c:	add	x0, x0, #0x990
  402410:	bl	400cb0 <fwrite@plt>
  402414:	ldr	x3, [x19, #336]
  402418:	mov	x2, #0x29                  	// #41
  40241c:	mov	x1, #0x1                   	// #1
  402420:	adrp	x0, 402000 <ferror@plt+0x1320>
  402424:	add	x0, x0, #0x9c8
  402428:	bl	400cb0 <fwrite@plt>
  40242c:	ldr	x3, [x19, #336]
  402430:	mov	x2, #0x3a                  	// #58
  402434:	mov	x1, #0x1                   	// #1
  402438:	adrp	x0, 402000 <ferror@plt+0x1320>
  40243c:	add	x0, x0, #0x9f8
  402440:	bl	400cb0 <fwrite@plt>
  402444:	ldr	x3, [x19, #336]
  402448:	mov	x2, #0x3a                  	// #58
  40244c:	mov	x1, #0x1                   	// #1
  402450:	adrp	x0, 402000 <ferror@plt+0x1320>
  402454:	add	x0, x0, #0xa38
  402458:	bl	400cb0 <fwrite@plt>
  40245c:	ldr	x3, [x19, #336]
  402460:	mov	x2, #0x4b                  	// #75
  402464:	mov	x1, #0x1                   	// #1
  402468:	adrp	x0, 402000 <ferror@plt+0x1320>
  40246c:	add	x0, x0, #0xa78
  402470:	bl	400cb0 <fwrite@plt>
  402474:	ldr	x3, [x19, #336]
  402478:	mov	x2, #0x4c                  	// #76
  40247c:	mov	x1, #0x1                   	// #1
  402480:	adrp	x0, 402000 <ferror@plt+0x1320>
  402484:	add	x0, x0, #0xac8
  402488:	bl	400cb0 <fwrite@plt>
  40248c:	ldr	x0, [x19, #336]
  402490:	adrp	x3, 402000 <ferror@plt+0x1320>
  402494:	adrp	x2, 402000 <ferror@plt+0x1320>
  402498:	add	x3, x3, #0xb18
  40249c:	add	x2, x2, #0xb28
  4024a0:	adrp	x1, 402000 <ferror@plt+0x1320>
  4024a4:	add	x1, x1, #0xb30
  4024a8:	bl	400cd0 <fprintf@plt>
  4024ac:	ldr	x3, [x19, #336]
  4024b0:	mov	x2, #0x2c                  	// #44
  4024b4:	mov	x1, #0x1                   	// #1
  4024b8:	adrp	x0, 402000 <ferror@plt+0x1320>
  4024bc:	add	x0, x0, #0xb70
  4024c0:	bl	400cb0 <fwrite@plt>
  4024c4:	ldr	x0, [x19, #336]
  4024c8:	add	x3, x21, #0x8
  4024cc:	adrp	x2, 414000 <ferror@plt+0x13320>
  4024d0:	adrp	x1, 402000 <ferror@plt+0x1320>
  4024d4:	add	x2, x2, #0xf0
  4024d8:	add	x1, x1, #0xba0
  4024dc:	bl	400cd0 <fprintf@plt>
  4024e0:	mov	w0, #0x1                   	// #1
  4024e4:	bl	400b60 <exit@plt>
  4024e8:	stp	x29, x30, [sp, #-48]!
  4024ec:	mov	x29, sp
  4024f0:	stp	x19, x20, [sp, #16]
  4024f4:	adrp	x19, 414000 <ferror@plt+0x13320>
  4024f8:	add	x19, x19, #0x170
  4024fc:	str	x21, [sp, #32]
  402500:	mov	x21, x0
  402504:	ldr	w0, [x19, #12]
  402508:	cbnz	w1, 402544 <ferror@plt+0x1864>
  40250c:	cmp	w0, #0x1
  402510:	add	w1, w0, #0x1
  402514:	b.eq	4025c4 <ferror@plt+0x18e4>  // b.none
  402518:	str	w1, [x19, #12]
  40251c:	cbnz	w0, 402534 <ferror@plt+0x1854>
  402520:	mov	x1, x21
  402524:	add	x0, x19, #0x10
  402528:	bl	400b40 <fputs@plt>
  40252c:	cmn	w0, #0x1
  402530:	b.eq	4025bc <ferror@plt+0x18dc>  // b.none
  402534:	ldp	x19, x20, [sp, #16]
  402538:	ldr	x21, [sp, #32]
  40253c:	ldp	x29, x30, [sp], #48
  402540:	ret
  402544:	mov	w20, w1
  402548:	cmp	w1, #0x0
  40254c:	b.lt	402598 <ferror@plt+0x18b8>  // b.tstop
  402550:	cmp	w0, #0x2
  402554:	b.eq	4025ec <ferror@plt+0x190c>  // b.none
  402558:	cmp	w0, #0x2
  40255c:	b.gt	4025a4 <ferror@plt+0x18c4>
  402560:	tbz	w20, #31, 402570 <ferror@plt+0x1890>
  402564:	ldr	w0, [x19, #12]
  402568:	cmp	w0, #0x0
  40256c:	b.le	402584 <ferror@plt+0x18a4>
  402570:	mov	x1, x21
  402574:	add	x0, x19, #0x10
  402578:	bl	400b40 <fputs@plt>
  40257c:	cmn	w0, #0x1
  402580:	b.eq	4025bc <ferror@plt+0x18dc>  // b.none
  402584:	str	wzr, [x19, #12]
  402588:	ldp	x19, x20, [sp, #16]
  40258c:	ldr	x21, [sp, #32]
  402590:	ldp	x29, x30, [sp], #48
  402594:	ret
  402598:	sub	w0, w0, #0x1
  40259c:	str	w0, [x19, #12]
  4025a0:	b	402550 <ferror@plt+0x1870>
  4025a4:	mov	x1, x21
  4025a8:	adrp	x0, 402000 <ferror@plt+0x1320>
  4025ac:	add	x0, x0, #0xbc8
  4025b0:	bl	400b40 <fputs@plt>
  4025b4:	cmn	w0, #0x1
  4025b8:	b.ne	402560 <ferror@plt+0x1880>  // b.any
  4025bc:	mov	w0, #0x3                   	// #3
  4025c0:	bl	4022a0 <ferror@plt+0x15c0>
  4025c4:	add	x1, x19, #0x10
  4025c8:	add	x0, x19, #0xa30
  4025cc:	mov	x2, #0xa16                 	// #2582
  4025d0:	bl	400bd0 <__strcpy_chk@plt>
  4025d4:	mov	w0, #0x2                   	// #2
  4025d8:	str	w0, [x19, #12]
  4025dc:	ldp	x19, x20, [sp, #16]
  4025e0:	ldr	x21, [sp, #32]
  4025e4:	ldp	x29, x30, [sp], #48
  4025e8:	ret
  4025ec:	mov	x1, x21
  4025f0:	add	x0, x19, #0xa30
  4025f4:	bl	400b40 <fputs@plt>
  4025f8:	cmn	w0, #0x1
  4025fc:	b.eq	4025bc <ferror@plt+0x18dc>  // b.none
  402600:	ldr	w0, [x19, #12]
  402604:	b	402558 <ferror@plt+0x1878>
  402608:	stp	x29, x30, [sp, #-64]!
  40260c:	mov	x29, sp
  402610:	stp	x19, x20, [sp, #16]
  402614:	adrp	x20, 413000 <ferror@plt+0x12320>
  402618:	add	x20, x20, #0xdf0
  40261c:	stp	x21, x22, [sp, #32]
  402620:	adrp	x21, 413000 <ferror@plt+0x12320>
  402624:	add	x21, x21, #0xde8
  402628:	sub	x20, x20, x21
  40262c:	mov	w22, w0
  402630:	stp	x23, x24, [sp, #48]
  402634:	mov	x23, x1
  402638:	mov	x24, x2
  40263c:	bl	400af0 <strtoul@plt-0x40>
  402640:	cmp	xzr, x20, asr #3
  402644:	b.eq	402670 <ferror@plt+0x1990>  // b.none
  402648:	asr	x20, x20, #3
  40264c:	mov	x19, #0x0                   	// #0
  402650:	ldr	x3, [x21, x19, lsl #3]
  402654:	mov	x2, x24
  402658:	add	x19, x19, #0x1
  40265c:	mov	x1, x23
  402660:	mov	w0, w22
  402664:	blr	x3
  402668:	cmp	x20, x19
  40266c:	b.ne	402650 <ferror@plt+0x1970>  // b.any
  402670:	ldp	x19, x20, [sp, #16]
  402674:	ldp	x21, x22, [sp, #32]
  402678:	ldp	x23, x24, [sp, #48]
  40267c:	ldp	x29, x30, [sp], #64
  402680:	ret
  402684:	nop
  402688:	ret

Disassembly of section .fini:

000000000040268c <.fini>:
  40268c:	stp	x29, x30, [sp, #-16]!
  402690:	mov	x29, sp
  402694:	ldp	x29, x30, [sp], #16
  402698:	ret
