module alu(a,b,sel,result);

input [7:0] a;
input [7:0] b;
input [2:0] sel;

output [7:0] result;
reg [7:0] result;

always @(*)
begin

case(sel)

3'b000: result = a + b;
3'b001: result = a - b;
3'b010: result = a & b;
3'b011: result = a | b;
3'b100: result = a ^ b;
3'b101: result = ~a;
3'b110: result = a << 1;
3'b111: result = a >> 1;

default: result = 8'b00000000;

endcase

end

endmodule