$date
	Sat Sep 05 23:54:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y2 $end
$var wire 1 " Y1 $end
$var wire 1 # Y0 $end
$var reg 1 $ A $end
$var reg 1 % clck $end
$var reg 1 & rst $end
$scope module r2 $end
$var wire 1 $ A $end
$var wire 1 ' S0F $end
$var wire 1 ( S1F $end
$var wire 1 ) S2F $end
$var wire 1 # Y0 $end
$var wire 1 " Y1 $end
$var wire 1 ! Y2 $end
$var wire 1 % clck2 $end
$var wire 1 & rset $end
$var wire 1 * S2 $end
$var wire 1 + S1 $end
$var wire 1 , S0 $end
$scope module k0 $end
$var wire 1 ' D1 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 , Q1 $end
$upscope $end
$scope module k1 $end
$var wire 1 ( D1 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 + Q1 $end
$upscope $end
$scope module k2 $end
$var wire 1 ) D1 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 * Q1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
1(
1'
1&
1%
1$
0#
0"
0!
$end
#1
0%
0&
#2
1)
0(
1"
0#
0'
1+
1,
1%
#3
0%
#4
1(
0"
1'
0,
0+
1!
1*
1%
#5
0%
#6
0(
0)
0#
0'
1+
1,
1%
#7
0%
#8
1(
1'
0,
0+
0!
0*
1%
#9
0%
#10
1)
0(
1"
0#
0'
1+
1,
1%
#11
0%
#12
1(
0"
1'
0,
0+
1!
1*
1%
#13
0%
#14
0(
0)
0#
0'
1+
1,
1%
#15
0%
#16
1(
1'
0,
0+
0!
0*
1%
#17
0%
#18
1)
0(
1"
0#
0'
1+
1,
1%
#19
0%
0)
1(
0$
#20
0(
1#
1'
0,
1%
#21
0%
#22
0"
0'
0+
1,
1%
#23
0%
#24
1)
0#
1'
0,
1%
#25
0%
#26
1#
0'
1!
1*
1,
1%
#27
0%
#28
0)
0#
1'
0,
1%
#29
0%
#30
0)
1#
0'
0!
0*
1,
1%
#31
0%
#32
1)
0#
1'
0,
1%
#33
0%
