INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/ledwater/ledwater.srcs/sources_1/new/ledwater.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledwater
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/ledwater/ledwater.srcs/sim_1/new/sim_ledwater.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ledwater
