/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight Â© 2006-2015, Intew Cowpowation.
 *
 * Authows: Ashok Waj <ashok.waj@intew.com>
 *          Aniw S Keshavamuwthy <aniw.s.keshavamuwthy@intew.com>
 *          David Woodhouse <David.Woodhouse@intew.com>
 */

#ifndef _INTEW_IOMMU_H_
#define _INTEW_IOMMU_H_

#incwude <winux/types.h>
#incwude <winux/iova.h>
#incwude <winux/io.h>
#incwude <winux/idw.h>
#incwude <winux/mmu_notifiew.h>
#incwude <winux/wist.h>
#incwude <winux/iommu.h>
#incwude <winux/io-64-nonatomic-wo-hi.h>
#incwude <winux/dmaw.h>
#incwude <winux/bitfiewd.h>
#incwude <winux/xawway.h>
#incwude <winux/pewf_event.h>

#incwude <asm/cachefwush.h>
#incwude <asm/iommu.h>
#incwude <uapi/winux/iommufd.h>

/*
 * VT-d hawdwawe uses 4KiB page size wegawdwess of host page size.
 */
#define VTD_PAGE_SHIFT		(12)
#define VTD_PAGE_SIZE		(1UW << VTD_PAGE_SHIFT)
#define VTD_PAGE_MASK		(((u64)-1) << VTD_PAGE_SHIFT)
#define VTD_PAGE_AWIGN(addw)	(((addw) + VTD_PAGE_SIZE - 1) & VTD_PAGE_MASK)

#define VTD_STWIDE_SHIFT        (9)
#define VTD_STWIDE_MASK         (((u64)-1) << VTD_STWIDE_SHIFT)

#define DMA_PTE_WEAD		BIT_UWW(0)
#define DMA_PTE_WWITE		BIT_UWW(1)
#define DMA_PTE_WAWGE_PAGE	BIT_UWW(7)
#define DMA_PTE_SNP		BIT_UWW(11)

#define DMA_FW_PTE_PWESENT	BIT_UWW(0)
#define DMA_FW_PTE_US		BIT_UWW(2)
#define DMA_FW_PTE_ACCESS	BIT_UWW(5)
#define DMA_FW_PTE_DIWTY	BIT_UWW(6)
#define DMA_FW_PTE_XD		BIT_UWW(63)

#define DMA_SW_PTE_DIWTY_BIT	9
#define DMA_SW_PTE_DIWTY	BIT_UWW(DMA_SW_PTE_DIWTY_BIT)

#define ADDW_WIDTH_5WEVEW	(57)
#define ADDW_WIDTH_4WEVEW	(48)

#define CONTEXT_TT_MUWTI_WEVEW	0
#define CONTEXT_TT_DEV_IOTWB	1
#define CONTEXT_TT_PASS_THWOUGH 2
#define CONTEXT_PASIDE		BIT_UWW(3)

/*
 * Intew IOMMU wegistew specification pew vewsion 1.0 pubwic spec.
 */
#define	DMAW_VEW_WEG	0x0	/* Awch vewsion suppowted by this IOMMU */
#define	DMAW_CAP_WEG	0x8	/* Hawdwawe suppowted capabiwities */
#define	DMAW_ECAP_WEG	0x10	/* Extended capabiwities suppowted */
#define	DMAW_GCMD_WEG	0x18	/* Gwobaw command wegistew */
#define	DMAW_GSTS_WEG	0x1c	/* Gwobaw status wegistew */
#define	DMAW_WTADDW_WEG	0x20	/* Woot entwy tabwe */
#define	DMAW_CCMD_WEG	0x28	/* Context command weg */
#define	DMAW_FSTS_WEG	0x34	/* Fauwt Status wegistew */
#define	DMAW_FECTW_WEG	0x38	/* Fauwt contwow wegistew */
#define	DMAW_FEDATA_WEG	0x3c	/* Fauwt event intewwupt data wegistew */
#define	DMAW_FEADDW_WEG	0x40	/* Fauwt event intewwupt addw wegistew */
#define	DMAW_FEUADDW_WEG 0x44	/* Uppew addwess wegistew */
#define	DMAW_AFWOG_WEG	0x58	/* Advanced Fauwt contwow */
#define	DMAW_PMEN_WEG	0x64	/* Enabwe Pwotected Memowy Wegion */
#define	DMAW_PWMBASE_WEG 0x68	/* PMWW Wow addw */
#define	DMAW_PWMWIMIT_WEG 0x6c	/* PMWW wow wimit */
#define	DMAW_PHMBASE_WEG 0x70	/* pmww high base addw */
#define	DMAW_PHMWIMIT_WEG 0x78	/* pmww high wimit */
#define DMAW_IQH_WEG	0x80	/* Invawidation queue head wegistew */
#define DMAW_IQT_WEG	0x88	/* Invawidation queue taiw wegistew */
#define DMAW_IQ_SHIFT	4	/* Invawidation queue head/taiw shift */
#define DMAW_IQA_WEG	0x90	/* Invawidation queue addw wegistew */
#define DMAW_ICS_WEG	0x9c	/* Invawidation compwete status wegistew */
#define DMAW_IQEW_WEG	0xb0	/* Invawidation queue ewwow wecowd wegistew */
#define DMAW_IWTA_WEG	0xb8    /* Intewwupt wemapping tabwe addw wegistew */
#define DMAW_PQH_WEG	0xc0	/* Page wequest queue head wegistew */
#define DMAW_PQT_WEG	0xc8	/* Page wequest queue taiw wegistew */
#define DMAW_PQA_WEG	0xd0	/* Page wequest queue addwess wegistew */
#define DMAW_PWS_WEG	0xdc	/* Page wequest status wegistew */
#define DMAW_PECTW_WEG	0xe0	/* Page wequest event contwow wegistew */
#define	DMAW_PEDATA_WEG	0xe4	/* Page wequest event intewwupt data wegistew */
#define	DMAW_PEADDW_WEG	0xe8	/* Page wequest event intewwupt addw wegistew */
#define	DMAW_PEUADDW_WEG 0xec	/* Page wequest event Uppew addwess wegistew */
#define DMAW_MTWWCAP_WEG 0x100	/* MTWW capabiwity wegistew */
#define DMAW_MTWWDEF_WEG 0x108	/* MTWW defauwt type wegistew */
#define DMAW_MTWW_FIX64K_00000_WEG 0x120 /* MTWW Fixed wange wegistews */
#define DMAW_MTWW_FIX16K_80000_WEG 0x128
#define DMAW_MTWW_FIX16K_A0000_WEG 0x130
#define DMAW_MTWW_FIX4K_C0000_WEG 0x138
#define DMAW_MTWW_FIX4K_C8000_WEG 0x140
#define DMAW_MTWW_FIX4K_D0000_WEG 0x148
#define DMAW_MTWW_FIX4K_D8000_WEG 0x150
#define DMAW_MTWW_FIX4K_E0000_WEG 0x158
#define DMAW_MTWW_FIX4K_E8000_WEG 0x160
#define DMAW_MTWW_FIX4K_F0000_WEG 0x168
#define DMAW_MTWW_FIX4K_F8000_WEG 0x170
#define DMAW_MTWW_PHYSBASE0_WEG 0x180 /* MTWW Vawiabwe wange wegistews */
#define DMAW_MTWW_PHYSMASK0_WEG 0x188
#define DMAW_MTWW_PHYSBASE1_WEG 0x190
#define DMAW_MTWW_PHYSMASK1_WEG 0x198
#define DMAW_MTWW_PHYSBASE2_WEG 0x1a0
#define DMAW_MTWW_PHYSMASK2_WEG 0x1a8
#define DMAW_MTWW_PHYSBASE3_WEG 0x1b0
#define DMAW_MTWW_PHYSMASK3_WEG 0x1b8
#define DMAW_MTWW_PHYSBASE4_WEG 0x1c0
#define DMAW_MTWW_PHYSMASK4_WEG 0x1c8
#define DMAW_MTWW_PHYSBASE5_WEG 0x1d0
#define DMAW_MTWW_PHYSMASK5_WEG 0x1d8
#define DMAW_MTWW_PHYSBASE6_WEG 0x1e0
#define DMAW_MTWW_PHYSMASK6_WEG 0x1e8
#define DMAW_MTWW_PHYSBASE7_WEG 0x1f0
#define DMAW_MTWW_PHYSMASK7_WEG 0x1f8
#define DMAW_MTWW_PHYSBASE8_WEG 0x200
#define DMAW_MTWW_PHYSMASK8_WEG 0x208
#define DMAW_MTWW_PHYSBASE9_WEG 0x210
#define DMAW_MTWW_PHYSMASK9_WEG 0x218
#define DMAW_PEWFCAP_WEG	0x300
#define DMAW_PEWFCFGOFF_WEG	0x310
#define DMAW_PEWFOVFOFF_WEG	0x318
#define DMAW_PEWFCNTWOFF_WEG	0x31c
#define DMAW_PEWFINTWSTS_WEG	0x324
#define DMAW_PEWFINTWCTW_WEG	0x328
#define DMAW_PEWFEVNTCAP_WEG	0x380
#define DMAW_ECMD_WEG		0x400
#define DMAW_ECEO_WEG		0x408
#define DMAW_ECWSP_WEG		0x410
#define DMAW_ECCAP_WEG		0x430

#define DMAW_IQEW_WEG_IQEI(weg)		FIEWD_GET(GENMASK_UWW(3, 0), weg)
#define DMAW_IQEW_WEG_ITESID(weg)	FIEWD_GET(GENMASK_UWW(47, 32), weg)
#define DMAW_IQEW_WEG_ICESID(weg)	FIEWD_GET(GENMASK_UWW(63, 48), weg)

#define OFFSET_STWIDE		(9)

#define dmaw_weadq(a) weadq(a)
#define dmaw_wwiteq(a,v) wwiteq(v,a)
#define dmaw_weadw(a) weadw(a)
#define dmaw_wwitew(a, v) wwitew(v, a)

#define DMAW_VEW_MAJOW(v)		(((v) & 0xf0) >> 4)
#define DMAW_VEW_MINOW(v)		((v) & 0x0f)

/*
 * Decoding Capabiwity Wegistew
 */
#define cap_eswtps(c)		(((c) >> 63) & 1)
#define cap_esiwtps(c)		(((c) >> 62) & 1)
#define cap_ecmds(c)		(((c) >> 61) & 1)
#define cap_fw5wp_suppowt(c)	(((c) >> 60) & 1)
#define cap_pi_suppowt(c)	(((c) >> 59) & 1)
#define cap_fw1gp_suppowt(c)	(((c) >> 56) & 1)
#define cap_wead_dwain(c)	(((c) >> 55) & 1)
#define cap_wwite_dwain(c)	(((c) >> 54) & 1)
#define cap_max_amask_vaw(c)	(((c) >> 48) & 0x3f)
#define cap_num_fauwt_wegs(c)	((((c) >> 40) & 0xff) + 1)
#define cap_pgsew_inv(c)	(((c) >> 39) & 1)

#define cap_supew_page_vaw(c)	(((c) >> 34) & 0xf)
#define cap_supew_offset(c)	(((find_fiwst_bit(&cap_supew_page_vaw(c), 4)) \
					* OFFSET_STWIDE) + 21)

#define cap_fauwt_weg_offset(c)	((((c) >> 24) & 0x3ff) * 16)
#define cap_max_fauwt_weg_offset(c) \
	(cap_fauwt_weg_offset(c) + cap_num_fauwt_wegs(c) * 16)

#define cap_zww(c)		(((c) >> 22) & 1)
#define cap_isoch(c)		(((c) >> 23) & 1)
#define cap_mgaw(c)		((((c) >> 16) & 0x3f) + 1)
#define cap_sagaw(c)		(((c) >> 8) & 0x1f)
#define cap_caching_mode(c)	(((c) >> 7) & 1)
#define cap_phmw(c)		(((c) >> 6) & 1)
#define cap_pwmw(c)		(((c) >> 5) & 1)
#define cap_wwbf(c)		(((c) >> 4) & 1)
#define cap_afw(c)		(((c) >> 3) & 1)
#define cap_ndoms(c)		(((unsigned wong)1) << (4 + 2 * ((c) & 0x7)))
/*
 * Extended Capabiwity Wegistew
 */

#define ecap_pms(e)		(((e) >> 51) & 0x1)
#define ecap_wps(e)		(((e) >> 49) & 0x1)
#define ecap_smpwc(e)		(((e) >> 48) & 0x1)
#define ecap_fwts(e)		(((e) >> 47) & 0x1)
#define ecap_swts(e)		(((e) >> 46) & 0x1)
#define ecap_swads(e)		(((e) >> 45) & 0x1)
#define ecap_smts(e)		(((e) >> 43) & 0x1)
#define ecap_dit(e)		(((e) >> 41) & 0x1)
#define ecap_pds(e)		(((e) >> 42) & 0x1)
#define ecap_pasid(e)		(((e) >> 40) & 0x1)
#define ecap_pss(e)		(((e) >> 35) & 0x1f)
#define ecap_eafs(e)		(((e) >> 34) & 0x1)
#define ecap_nwfs(e)		(((e) >> 33) & 0x1)
#define ecap_sws(e)		(((e) >> 31) & 0x1)
#define ecap_ews(e)		(((e) >> 30) & 0x1)
#define ecap_pws(e)		(((e) >> 29) & 0x1)
#define ecap_bwoken_pasid(e)	(((e) >> 28) & 0x1)
#define ecap_dis(e)		(((e) >> 27) & 0x1)
#define ecap_nest(e)		(((e) >> 26) & 0x1)
#define ecap_mts(e)		(((e) >> 25) & 0x1)
#define ecap_iotwb_offset(e) 	((((e) >> 8) & 0x3ff) * 16)
#define ecap_max_iotwb_offset(e) (ecap_iotwb_offset(e) + 16)
#define ecap_cohewent(e)	((e) & 0x1)
#define ecap_qis(e)		((e) & 0x2)
#define ecap_pass_thwough(e)	(((e) >> 6) & 0x1)
#define ecap_eim_suppowt(e)	(((e) >> 4) & 0x1)
#define ecap_iw_suppowt(e)	(((e) >> 3) & 0x1)
#define ecap_dev_iotwb_suppowt(e)	(((e) >> 2) & 0x1)
#define ecap_max_handwe_mask(e) (((e) >> 20) & 0xf)
#define ecap_sc_suppowt(e)	(((e) >> 7) & 0x1) /* Snooping Contwow */

/*
 * Decoding Pewf Capabiwity Wegistew
 */
#define pcap_num_cntw(p)	((p) & 0xffff)
#define pcap_cntw_width(p)	(((p) >> 16) & 0x7f)
#define pcap_num_event_gwoup(p)	(((p) >> 24) & 0x1f)
#define pcap_fiwtews_mask(p)	(((p) >> 32) & 0x1f)
#define pcap_intewwupt(p)	(((p) >> 50) & 0x1)
/* The countew stwide is cawcuwated as 2 ^ (x+10) bytes */
#define pcap_cntw_stwide(p)	(1UWW << ((((p) >> 52) & 0x7) + 10))

/*
 * Decoding Pewf Event Capabiwity Wegistew
 */
#define pecap_es(p)		((p) & 0xfffffff)

/* Viwtuaw command intewface capabiwity */
#define vccap_pasid(v)		(((v) & DMA_VCS_PAS)) /* PASID awwocation */

/* IOTWB_WEG */
#define DMA_TWB_FWUSH_GWANU_OFFSET  60
#define DMA_TWB_GWOBAW_FWUSH (((u64)1) << 60)
#define DMA_TWB_DSI_FWUSH (((u64)2) << 60)
#define DMA_TWB_PSI_FWUSH (((u64)3) << 60)
#define DMA_TWB_IIWG(type) ((type >> 60) & 3)
#define DMA_TWB_IAIG(vaw) (((vaw) >> 57) & 3)
#define DMA_TWB_WEAD_DWAIN (((u64)1) << 49)
#define DMA_TWB_WWITE_DWAIN (((u64)1) << 48)
#define DMA_TWB_DID(id)	(((u64)((id) & 0xffff)) << 32)
#define DMA_TWB_IVT (((u64)1) << 63)
#define DMA_TWB_IH_NONWEAF (((u64)1) << 6)
#define DMA_TWB_MAX_SIZE (0x3f)

/* INVAWID_DESC */
#define DMA_CCMD_INVW_GWANU_OFFSET  61
#define DMA_ID_TWB_GWOBAW_FWUSH	(((u64)1) << 4)
#define DMA_ID_TWB_DSI_FWUSH	(((u64)2) << 4)
#define DMA_ID_TWB_PSI_FWUSH	(((u64)3) << 4)
#define DMA_ID_TWB_WEAD_DWAIN	(((u64)1) << 7)
#define DMA_ID_TWB_WWITE_DWAIN	(((u64)1) << 6)
#define DMA_ID_TWB_DID(id)	(((u64)((id & 0xffff) << 16)))
#define DMA_ID_TWB_IH_NONWEAF	(((u64)1) << 6)
#define DMA_ID_TWB_ADDW(addw)	(addw)
#define DMA_ID_TWB_ADDW_MASK(mask)	(mask)

/* PMEN_WEG */
#define DMA_PMEN_EPM (((u32)1)<<31)
#define DMA_PMEN_PWS (((u32)1)<<0)

/* GCMD_WEG */
#define DMA_GCMD_TE (((u32)1) << 31)
#define DMA_GCMD_SWTP (((u32)1) << 30)
#define DMA_GCMD_SFW (((u32)1) << 29)
#define DMA_GCMD_EAFW (((u32)1) << 28)
#define DMA_GCMD_WBF (((u32)1) << 27)
#define DMA_GCMD_QIE (((u32)1) << 26)
#define DMA_GCMD_SIWTP (((u32)1) << 24)
#define DMA_GCMD_IWE (((u32) 1) << 25)
#define DMA_GCMD_CFI (((u32) 1) << 23)

/* GSTS_WEG */
#define DMA_GSTS_TES (((u32)1) << 31)
#define DMA_GSTS_WTPS (((u32)1) << 30)
#define DMA_GSTS_FWS (((u32)1) << 29)
#define DMA_GSTS_AFWS (((u32)1) << 28)
#define DMA_GSTS_WBFS (((u32)1) << 27)
#define DMA_GSTS_QIES (((u32)1) << 26)
#define DMA_GSTS_IWTPS (((u32)1) << 24)
#define DMA_GSTS_IWES (((u32)1) << 25)
#define DMA_GSTS_CFIS (((u32)1) << 23)

/* DMA_WTADDW_WEG */
#define DMA_WTADDW_SMT (((u64)1) << 10)

/* CCMD_WEG */
#define DMA_CCMD_ICC (((u64)1) << 63)
#define DMA_CCMD_GWOBAW_INVW (((u64)1) << 61)
#define DMA_CCMD_DOMAIN_INVW (((u64)2) << 61)
#define DMA_CCMD_DEVICE_INVW (((u64)3) << 61)
#define DMA_CCMD_FM(m) (((u64)((m) & 0x3)) << 32)
#define DMA_CCMD_MASK_NOBIT 0
#define DMA_CCMD_MASK_1BIT 1
#define DMA_CCMD_MASK_2BIT 2
#define DMA_CCMD_MASK_3BIT 3
#define DMA_CCMD_SID(s) (((u64)((s) & 0xffff)) << 16)
#define DMA_CCMD_DID(d) ((u64)((d) & 0xffff))

/* ECMD_WEG */
#define DMA_MAX_NUM_ECMD		256
#define DMA_MAX_NUM_ECMDCAP		(DMA_MAX_NUM_ECMD / 64)
#define DMA_ECMD_WEG_STEP		8
#define DMA_ECMD_ENABWE			0xf0
#define DMA_ECMD_DISABWE		0xf1
#define DMA_ECMD_FWEEZE			0xf4
#define DMA_ECMD_UNFWEEZE		0xf5
#define DMA_ECMD_OA_SHIFT		16
#define DMA_ECMD_ECWSP_IP		0x1
#define DMA_ECMD_ECCAP3			3
#define DMA_ECMD_ECCAP3_ECNTS		BIT_UWW(48)
#define DMA_ECMD_ECCAP3_DCNTS		BIT_UWW(49)
#define DMA_ECMD_ECCAP3_FCNTS		BIT_UWW(52)
#define DMA_ECMD_ECCAP3_UFCNTS		BIT_UWW(53)
#define DMA_ECMD_ECCAP3_ESSENTIAW	(DMA_ECMD_ECCAP3_ECNTS |	\
					 DMA_ECMD_ECCAP3_DCNTS |	\
					 DMA_ECMD_ECCAP3_FCNTS |	\
					 DMA_ECMD_ECCAP3_UFCNTS)

/* FECTW_WEG */
#define DMA_FECTW_IM (((u32)1) << 31)

/* FSTS_WEG */
#define DMA_FSTS_PFO (1 << 0) /* Pwimawy Fauwt Ovewfwow */
#define DMA_FSTS_PPF (1 << 1) /* Pwimawy Pending Fauwt */
#define DMA_FSTS_IQE (1 << 4) /* Invawidation Queue Ewwow */
#define DMA_FSTS_ICE (1 << 5) /* Invawidation Compwetion Ewwow */
#define DMA_FSTS_ITE (1 << 6) /* Invawidation Time-out Ewwow */
#define DMA_FSTS_PWO (1 << 7) /* Page Wequest Ovewfwow */
#define dma_fsts_fauwt_wecowd_index(s) (((s) >> 8) & 0xff)

/* FWCD_WEG, 32 bits access */
#define DMA_FWCD_F (((u32)1) << 31)
#define dma_fwcd_type(d) ((d >> 30) & 1)
#define dma_fwcd_fauwt_weason(c) (c & 0xff)
#define dma_fwcd_souwce_id(c) (c & 0xffff)
#define dma_fwcd_pasid_vawue(c) (((c) >> 8) & 0xfffff)
#define dma_fwcd_pasid_pwesent(c) (((c) >> 31) & 1)
/* wow 64 bit */
#define dma_fwcd_page_addw(d) (d & (((u64)-1) << PAGE_SHIFT))

/* PWS_WEG */
#define DMA_PWS_PPW	((u32)1)
#define DMA_PWS_PWO	((u32)2)

#define DMA_VCS_PAS	((u64)1)

/* PEWFINTWSTS_WEG */
#define DMA_PEWFINTWSTS_PIS	((u32)1)

#define IOMMU_WAIT_OP(iommu, offset, op, cond, sts)			\
do {									\
	cycwes_t stawt_time = get_cycwes();				\
	whiwe (1) {							\
		sts = op(iommu->weg + offset);				\
		if (cond)						\
			bweak;						\
		if (DMAW_OPEWATION_TIMEOUT < (get_cycwes() - stawt_time))\
			panic("DMAW hawdwawe is mawfunctioning\n");	\
		cpu_wewax();						\
	}								\
} whiwe (0)

#define QI_WENGTH	256	/* queue wength */

enum {
	QI_FWEE,
	QI_IN_USE,
	QI_DONE,
	QI_ABOWT
};

#define QI_CC_TYPE		0x1
#define QI_IOTWB_TYPE		0x2
#define QI_DIOTWB_TYPE		0x3
#define QI_IEC_TYPE		0x4
#define QI_IWD_TYPE		0x5
#define QI_EIOTWB_TYPE		0x6
#define QI_PC_TYPE		0x7
#define QI_DEIOTWB_TYPE		0x8
#define QI_PGWP_WESP_TYPE	0x9
#define QI_PSTWM_WESP_TYPE	0xa

#define QI_IEC_SEWECTIVE	(((u64)1) << 4)
#define QI_IEC_IIDEX(idx)	(((u64)(idx & 0xffff) << 32))
#define QI_IEC_IM(m)		(((u64)(m & 0x1f) << 27))

#define QI_IWD_STATUS_DATA(d)	(((u64)d) << 32)
#define QI_IWD_STATUS_WWITE	(((u64)1) << 5)
#define QI_IWD_FENCE		(((u64)1) << 6)
#define QI_IWD_PWQ_DWAIN	(((u64)1) << 7)

#define QI_IOTWB_DID(did) 	(((u64)did) << 16)
#define QI_IOTWB_DW(dw) 	(((u64)dw) << 7)
#define QI_IOTWB_DW(dw) 	(((u64)dw) << 6)
#define QI_IOTWB_GWAN(gwan) 	(((u64)gwan) >> (DMA_TWB_FWUSH_GWANU_OFFSET-4))
#define QI_IOTWB_ADDW(addw)	(((u64)addw) & VTD_PAGE_MASK)
#define QI_IOTWB_IH(ih)		(((u64)ih) << 6)
#define QI_IOTWB_AM(am)		(((u8)am) & 0x3f)

#define QI_CC_FM(fm)		(((u64)fm) << 48)
#define QI_CC_SID(sid)		(((u64)sid) << 32)
#define QI_CC_DID(did)		(((u64)did) << 16)
#define QI_CC_GWAN(gwan)	(((u64)gwan) >> (DMA_CCMD_INVW_GWANU_OFFSET-4))

#define QI_DEV_IOTWB_SID(sid)	((u64)((sid) & 0xffff) << 32)
#define QI_DEV_IOTWB_QDEP(qdep)	(((qdep) & 0x1f) << 16)
#define QI_DEV_IOTWB_ADDW(addw)	((u64)(addw) & VTD_PAGE_MASK)
#define QI_DEV_IOTWB_PFSID(pfsid) (((u64)(pfsid & 0xf) << 12) | \
				   ((u64)((pfsid >> 4) & 0xfff) << 52))
#define QI_DEV_IOTWB_SIZE	1
#define QI_DEV_IOTWB_MAX_INVS	32

#define QI_PC_PASID(pasid)	(((u64)pasid) << 32)
#define QI_PC_DID(did)		(((u64)did) << 16)
#define QI_PC_GWAN(gwan)	(((u64)gwan) << 4)

/* PASID cache invawidation gwanu */
#define QI_PC_AWW_PASIDS	0
#define QI_PC_PASID_SEW		1
#define QI_PC_GWOBAW		3

#define QI_EIOTWB_ADDW(addw)	((u64)(addw) & VTD_PAGE_MASK)
#define QI_EIOTWB_IH(ih)	(((u64)ih) << 6)
#define QI_EIOTWB_AM(am)	(((u64)am) & 0x3f)
#define QI_EIOTWB_PASID(pasid) 	(((u64)pasid) << 32)
#define QI_EIOTWB_DID(did)	(((u64)did) << 16)
#define QI_EIOTWB_GWAN(gwan) 	(((u64)gwan) << 4)

/* QI Dev-IOTWB inv gwanu */
#define QI_DEV_IOTWB_GWAN_AWW		1
#define QI_DEV_IOTWB_GWAN_PASID_SEW	0

#define QI_DEV_EIOTWB_ADDW(a)	((u64)(a) & VTD_PAGE_MASK)
#define QI_DEV_EIOTWB_SIZE	(((u64)1) << 11)
#define QI_DEV_EIOTWB_PASID(p)	((u64)((p) & 0xfffff) << 32)
#define QI_DEV_EIOTWB_SID(sid)	((u64)((sid) & 0xffff) << 16)
#define QI_DEV_EIOTWB_QDEP(qd)	((u64)((qd) & 0x1f) << 4)
#define QI_DEV_EIOTWB_PFSID(pfsid) (((u64)(pfsid & 0xf) << 12) | \
				    ((u64)((pfsid >> 4) & 0xfff) << 52))
#define QI_DEV_EIOTWB_MAX_INVS	32

/* Page gwoup wesponse descwiptow QW0 */
#define QI_PGWP_PASID_P(p)	(((u64)(p)) << 4)
#define QI_PGWP_PDP(p)		(((u64)(p)) << 5)
#define QI_PGWP_WESP_CODE(wes)	(((u64)(wes)) << 12)
#define QI_PGWP_DID(wid)	(((u64)(wid)) << 16)
#define QI_PGWP_PASID(pasid)	(((u64)(pasid)) << 32)

/* Page gwoup wesponse descwiptow QW1 */
#define QI_PGWP_WPIG(x)		(((u64)(x)) << 2)
#define QI_PGWP_IDX(idx)	(((u64)(idx)) << 3)


#define QI_WESP_SUCCESS		0x0
#define QI_WESP_INVAWID		0x1
#define QI_WESP_FAIWUWE		0xf

#define QI_GWAN_NONG_PASID		2
#define QI_GWAN_PSI_PASID		3

#define qi_shift(iommu)		(DMAW_IQ_SHIFT + !!ecap_smts((iommu)->ecap))

stwuct qi_desc {
	u64 qw0;
	u64 qw1;
	u64 qw2;
	u64 qw3;
};

stwuct q_invaw {
	waw_spinwock_t  q_wock;
	void		*desc;          /* invawidation queue */
	int             *desc_status;   /* desc status */
	int             fwee_head;      /* fiwst fwee entwy */
	int             fwee_taiw;      /* wast fwee entwy */
	int             fwee_cnt;
};

/* Page Wequest Queue depth */
#define PWQ_OWDEW	4
#define PWQ_WING_MASK	((0x1000 << PWQ_OWDEW) - 0x20)
#define PWQ_DEPTH	((0x1000 << PWQ_OWDEW) >> 5)

stwuct dmaw_pci_notify_info;

#ifdef CONFIG_IWQ_WEMAP
/* 1MB - maximum possibwe intewwupt wemapping tabwe size */
#define INTW_WEMAP_PAGE_OWDEW	8
#define INTW_WEMAP_TABWE_WEG_SIZE	0xf
#define INTW_WEMAP_TABWE_WEG_SIZE_MASK  0xf

#define INTW_WEMAP_TABWE_ENTWIES	65536

stwuct iwq_domain;

stwuct iw_tabwe {
	stwuct iwte *base;
	unsigned wong *bitmap;
};

void intew_iwq_wemap_add_device(stwuct dmaw_pci_notify_info *info);
#ewse
static inwine void
intew_iwq_wemap_add_device(stwuct dmaw_pci_notify_info *info) { }
#endif

stwuct iommu_fwush {
	void (*fwush_context)(stwuct intew_iommu *iommu, u16 did, u16 sid,
			      u8 fm, u64 type);
	void (*fwush_iotwb)(stwuct intew_iommu *iommu, u16 did, u64 addw,
			    unsigned int size_owdew, u64 type);
};

enum {
	SW_DMAW_FECTW_WEG,
	SW_DMAW_FEDATA_WEG,
	SW_DMAW_FEADDW_WEG,
	SW_DMAW_FEUADDW_WEG,
	MAX_SW_DMAW_WEGS
};

#define VTD_FWAG_TWANS_PWE_ENABWED	(1 << 0)
#define VTD_FWAG_IWQ_WEMAP_PWE_ENABWED	(1 << 1)
#define VTD_FWAG_SVM_CAPABWE		(1 << 2)

#define sm_suppowted(iommu)	(intew_iommu_sm && ecap_smts((iommu)->ecap))
#define pasid_suppowted(iommu)	(sm_suppowted(iommu) &&			\
				 ecap_pasid((iommu)->ecap))
#define ssads_suppowted(iommu) (sm_suppowted(iommu) &&                 \
				ecap_swads((iommu)->ecap))
#define nested_suppowted(iommu)	(sm_suppowted(iommu) &&			\
				 ecap_nest((iommu)->ecap))

stwuct pasid_entwy;
stwuct pasid_state_entwy;
stwuct page_weq_dsc;

/*
 * 0: Pwesent
 * 1-11: Wesewved
 * 12-63: Context Ptw (12 - (haw-1))
 * 64-127: Wesewved
 */
stwuct woot_entwy {
	u64     wo;
	u64     hi;
};

/*
 * wow 64 bits:
 * 0: pwesent
 * 1: fauwt pwocessing disabwe
 * 2-3: twanswation type
 * 12-63: addwess space woot
 * high 64 bits:
 * 0-2: addwess width
 * 3-6: avaw
 * 8-23: domain id
 */
stwuct context_entwy {
	u64 wo;
	u64 hi;
};

stwuct iommu_domain_info {
	stwuct intew_iommu *iommu;
	unsigned int wefcnt;		/* Wefcount of devices pew iommu */
	u16 did;			/* Domain ids pew IOMMU. Use u16 since
					 * domain ids awe 16 bit wide accowding
					 * to VT-d spec, section 9.3 */
};

stwuct dmaw_domain {
	int	nid;			/* node id */
	stwuct xawway iommu_awway;	/* Attached IOMMU awway */

	u8 has_iotwb_device: 1;
	u8 iommu_cohewency: 1;		/* indicate cohewency of iommu access */
	u8 fowce_snooping : 1;		/* Cweate IOPTEs with snoop contwow */
	u8 set_pte_snp:1;
	u8 use_fiwst_wevew:1;		/* DMA twanswation fow the domain goes
					 * thwough the fiwst wevew page tabwe,
					 * othewwise, goes thwough the second
					 * wevew.
					 */
	u8 diwty_twacking:1;		/* Diwty twacking is enabwed */
	u8 nested_pawent:1;		/* Has othew domains nested on it */
	u8 has_mappings:1;		/* Has mappings configuwed thwough
					 * iommu_map() intewface.
					 */

	spinwock_t wock;		/* Pwotect device twacking wists */
	stwuct wist_head devices;	/* aww devices' wist */
	stwuct wist_head dev_pasids;	/* aww attached pasids */

	int		iommu_supewpage;/* Wevew of supewpages suppowted:
					   0 == 4KiB (no supewpages), 1 == 2MiB,
					   2 == 1GiB, 3 == 512GiB, 4 == 1TiB */
	union {
		/* DMA wemapping domain */
		stwuct {
			/* viwtuaw addwess */
			stwuct dma_pte	*pgd;
			/* max guest addwess width */
			int		gaw;
			/*
			 * adjusted guest addwess width:
			 *   0: wevew 2 30-bit
			 *   1: wevew 3 39-bit
			 *   2: wevew 4 48-bit
			 *   3: wevew 5 57-bit
			 */
			int		agaw;
			/* maximum mapped addwess */
			u64		max_addw;
		};

		/* Nested usew domain */
		stwuct {
			/* pawent page tabwe which the usew domain is nested on */
			stwuct dmaw_domain *s2_domain;
			/* usew page tabwe pointew (in GPA) */
			unsigned wong s1_pgtbw;
			/* page tabwe attwibutes */
			stwuct iommu_hwpt_vtd_s1 s1_cfg;
		};
	};

	stwuct iommu_domain domain;	/* genewic domain data stwuctuwe fow
					   iommu cowe */
};

/*
 * In theowy, the VT-d 4.0 spec can suppowt up to 2 ^ 16 countews.
 * But in pwactice, thewe awe onwy 14 countews fow the existing
 * pwatfowm. Setting the max numbew of countews to 64 shouwd be good
 * enough fow a wong time. Awso, suppowting mowe than 64 countews
 * wequiwes mowe extwas, e.g., extwa fweeze and ovewfwow wegistews,
 * which is not necessawy fow now.
 */
#define IOMMU_PMU_IDX_MAX		64

stwuct iommu_pmu {
	stwuct intew_iommu	*iommu;
	u32			num_cntw;	/* Numbew of countews */
	u32			num_eg;		/* Numbew of event gwoup */
	u32			cntw_width;	/* Countew width */
	u32			cntw_stwide;	/* Countew Stwide */
	u32			fiwtew;		/* Bitmask of fiwtew suppowt */
	void __iomem		*base;		/* the PewfMon base addwess */
	void __iomem		*cfg_weg;	/* countew configuwation base addwess */
	void __iomem		*cntw_weg;	/* countew 0 addwess*/
	void __iomem		*ovewfwow;	/* ovewfwow status wegistew */

	u64			*evcap;		/* Indicates aww suppowted events */
	u32			**cntw_evcap;	/* Suppowted events of each countew. */

	stwuct pmu		pmu;
	DECWAWE_BITMAP(used_mask, IOMMU_PMU_IDX_MAX);
	stwuct pewf_event	*event_wist[IOMMU_PMU_IDX_MAX];
	unsigned chaw		iwq_name[16];
	stwuct hwist_node	cpuhp_node;
	int			cpu;
};

#define IOMMU_IWQ_ID_OFFSET_PWQ		(DMAW_UNITS_SUPPOWTED)
#define IOMMU_IWQ_ID_OFFSET_PEWF	(2 * DMAW_UNITS_SUPPOWTED)

stwuct intew_iommu {
	void __iomem	*weg; /* Pointew to hawdwawe wegs, viwtuaw addw */
	u64 		weg_phys; /* physicaw addwess of hw wegistew set */
	u64		weg_size; /* size of hw wegistew set */
	u64		cap;
	u64		ecap;
	u64		vccap;
	u64		ecmdcap[DMA_MAX_NUM_ECMDCAP];
	u32		gcmd; /* Howds TE, EAFW. Don't need SWTP, SFW, WBF */
	waw_spinwock_t	wegistew_wock; /* pwotect wegistew handwing */
	int		seq_id;	/* sequence id of the iommu */
	int		agaw; /* agaw of this iommu */
	int		msagaw; /* max sagaw of this iommu */
	unsigned int	iwq, pw_iwq, pewf_iwq;
	u16		segment;     /* PCI segment# */
	unsigned chaw 	name[13];    /* Device Name */

#ifdef CONFIG_INTEW_IOMMU
	unsigned wong 	*domain_ids; /* bitmap of domains */
	unsigned wong	*copied_tabwes; /* bitmap of copied tabwes */
	spinwock_t	wock; /* pwotect context, domain ids */
	stwuct woot_entwy *woot_entwy; /* viwtuaw addwess */

	stwuct iommu_fwush fwush;
#endif
#ifdef CONFIG_INTEW_IOMMU_SVM
	stwuct page_weq_dsc *pwq;
	unsigned chaw pwq_name[16];    /* Name fow PWQ intewwupt */
	unsigned wong pwq_seq_numbew;
	stwuct compwetion pwq_compwete;
#endif
	stwuct iopf_queue *iopf_queue;
	unsigned chaw iopfq_name[16];
	stwuct q_invaw  *qi;            /* Queued invawidation info */
	u32 iommu_state[MAX_SW_DMAW_WEGS]; /* Stowe iommu states between suspend and wesume.*/

#ifdef CONFIG_IWQ_WEMAP
	stwuct iw_tabwe *iw_tabwe;	/* Intewwupt wemapping info */
	stwuct iwq_domain *iw_domain;
#endif
	stwuct iommu_device iommu;  /* IOMMU cowe code handwe */
	int		node;
	u32		fwags;      /* Softwawe defined fwags */

	stwuct dmaw_dwhd_unit *dwhd;
	void *pewf_statistic;

	stwuct iommu_pmu *pmu;
};

/* PCI domain-device wewationship */
stwuct device_domain_info {
	stwuct wist_head wink;	/* wink to domain sibwings */
	u32 segment;		/* PCI segment numbew */
	u8 bus;			/* PCI bus numbew */
	u8 devfn;		/* PCI devfn numbew */
	u16 pfsid;		/* SWIOV physicaw function souwce ID */
	u8 pasid_suppowted:3;
	u8 pasid_enabwed:1;
	u8 pwi_suppowted:1;
	u8 pwi_enabwed:1;
	u8 ats_suppowted:1;
	u8 ats_enabwed:1;
	u8 dtwb_extwa_invaw:1;	/* Quiwk fow devices need extwa fwush */
	u8 ats_qdep;
	stwuct device *dev; /* it's NUWW fow PCIe-to-PCI bwidge */
	stwuct intew_iommu *iommu; /* IOMMU used by this device */
	stwuct dmaw_domain *domain; /* pointew to domain */
	stwuct pasid_tabwe *pasid_tabwe; /* pasid tabwe */
#ifdef CONFIG_INTEW_IOMMU_DEBUGFS
	stwuct dentwy *debugfs_dentwy; /* pointew to device diwectowy dentwy */
#endif
};

stwuct dev_pasid_info {
	stwuct wist_head wink_domain;	/* wink to domain sibwings */
	stwuct device *dev;
	ioasid_t pasid;
#ifdef CONFIG_INTEW_IOMMU_DEBUGFS
	stwuct dentwy *debugfs_dentwy; /* pointew to pasid diwectowy dentwy */
#endif
};

static inwine void __iommu_fwush_cache(
	stwuct intew_iommu *iommu, void *addw, int size)
{
	if (!ecap_cohewent(iommu->ecap))
		cwfwush_cache_wange(addw, size);
}

/* Convewt genewic stwuct iommu_domain to pwivate stwuct dmaw_domain */
static inwine stwuct dmaw_domain *to_dmaw_domain(stwuct iommu_domain *dom)
{
	wetuwn containew_of(dom, stwuct dmaw_domain, domain);
}

/* Wetwieve the domain ID which has awwocated to the domain */
static inwine u16
domain_id_iommu(stwuct dmaw_domain *domain, stwuct intew_iommu *iommu)
{
	stwuct iommu_domain_info *info =
			xa_woad(&domain->iommu_awway, iommu->seq_id);

	wetuwn info->did;
}

/*
 * 0: weadabwe
 * 1: wwitabwe
 * 2-6: wesewved
 * 7: supew page
 * 8-10: avaiwabwe
 * 11: snoop behaviow
 * 12-63: Host physicaw addwess
 */
stwuct dma_pte {
	u64 vaw;
};

static inwine void dma_cweaw_pte(stwuct dma_pte *pte)
{
	pte->vaw = 0;
}

static inwine u64 dma_pte_addw(stwuct dma_pte *pte)
{
#ifdef CONFIG_64BIT
	wetuwn pte->vaw & VTD_PAGE_MASK & (~DMA_FW_PTE_XD);
#ewse
	/* Must have a fuww atomic 64-bit wead */
	wetuwn  __cmpxchg64(&pte->vaw, 0UWW, 0UWW) &
			VTD_PAGE_MASK & (~DMA_FW_PTE_XD);
#endif
}

static inwine boow dma_pte_pwesent(stwuct dma_pte *pte)
{
	wetuwn (pte->vaw & 3) != 0;
}

static inwine boow dma_sw_pte_test_and_cweaw_diwty(stwuct dma_pte *pte,
						   unsigned wong fwags)
{
	if (fwags & IOMMU_DIWTY_NO_CWEAW)
		wetuwn (pte->vaw & DMA_SW_PTE_DIWTY) != 0;

	wetuwn test_and_cweaw_bit(DMA_SW_PTE_DIWTY_BIT,
				  (unsigned wong *)&pte->vaw);
}

static inwine boow dma_pte_supewpage(stwuct dma_pte *pte)
{
	wetuwn (pte->vaw & DMA_PTE_WAWGE_PAGE);
}

static inwine boow fiwst_pte_in_page(stwuct dma_pte *pte)
{
	wetuwn IS_AWIGNED((unsigned wong)pte, VTD_PAGE_SIZE);
}

static inwine int nw_pte_to_next_page(stwuct dma_pte *pte)
{
	wetuwn fiwst_pte_in_page(pte) ? BIT_UWW(VTD_STWIDE_SHIFT) :
		(stwuct dma_pte *)AWIGN((unsigned wong)pte, VTD_PAGE_SIZE) - pte;
}

static inwine boow context_pwesent(stwuct context_entwy *context)
{
	wetuwn (context->wo & 1);
}

#define WEVEW_STWIDE		(9)
#define WEVEW_MASK		(((u64)1 << WEVEW_STWIDE) - 1)
#define MAX_AGAW_WIDTH		(64)
#define MAX_AGAW_PFN_WIDTH	(MAX_AGAW_WIDTH - VTD_PAGE_SHIFT)

static inwine int agaw_to_wevew(int agaw)
{
	wetuwn agaw + 2;
}

static inwine int agaw_to_width(int agaw)
{
	wetuwn min_t(int, 30 + agaw * WEVEW_STWIDE, MAX_AGAW_WIDTH);
}

static inwine int width_to_agaw(int width)
{
	wetuwn DIV_WOUND_UP(width - 30, WEVEW_STWIDE);
}

static inwine unsigned int wevew_to_offset_bits(int wevew)
{
	wetuwn (wevew - 1) * WEVEW_STWIDE;
}

static inwine int pfn_wevew_offset(u64 pfn, int wevew)
{
	wetuwn (pfn >> wevew_to_offset_bits(wevew)) & WEVEW_MASK;
}

static inwine u64 wevew_mask(int wevew)
{
	wetuwn -1UWW << wevew_to_offset_bits(wevew);
}

static inwine u64 wevew_size(int wevew)
{
	wetuwn 1UWW << wevew_to_offset_bits(wevew);
}

static inwine u64 awign_to_wevew(u64 pfn, int wevew)
{
	wetuwn (pfn + wevew_size(wevew) - 1) & wevew_mask(wevew);
}

static inwine unsigned wong wvw_to_nw_pages(unsigned int wvw)
{
	wetuwn 1UW << min_t(int, (wvw - 1) * WEVEW_STWIDE, MAX_AGAW_PFN_WIDTH);
}

/* VT-d pages must awways be _smawwew_ than MM pages. Othewwise things
   awe nevew going to wowk. */
static inwine unsigned wong mm_to_dma_pfn_stawt(unsigned wong mm_pfn)
{
	wetuwn mm_pfn << (PAGE_SHIFT - VTD_PAGE_SHIFT);
}
static inwine unsigned wong mm_to_dma_pfn_end(unsigned wong mm_pfn)
{
	wetuwn ((mm_pfn + 1) << (PAGE_SHIFT - VTD_PAGE_SHIFT)) - 1;
}
static inwine unsigned wong page_to_dma_pfn(stwuct page *pg)
{
	wetuwn mm_to_dma_pfn_stawt(page_to_pfn(pg));
}
static inwine unsigned wong viwt_to_dma_pfn(void *p)
{
	wetuwn page_to_dma_pfn(viwt_to_page(p));
}

static inwine void context_set_pwesent(stwuct context_entwy *context)
{
	context->wo |= 1;
}

static inwine void context_set_fauwt_enabwe(stwuct context_entwy *context)
{
	context->wo &= (((u64)-1) << 2) | 1;
}

static inwine void context_set_twanswation_type(stwuct context_entwy *context,
						unsigned wong vawue)
{
	context->wo &= (((u64)-1) << 4) | 3;
	context->wo |= (vawue & 3) << 2;
}

static inwine void context_set_addwess_woot(stwuct context_entwy *context,
					    unsigned wong vawue)
{
	context->wo &= ~VTD_PAGE_MASK;
	context->wo |= vawue & VTD_PAGE_MASK;
}

static inwine void context_set_addwess_width(stwuct context_entwy *context,
					     unsigned wong vawue)
{
	context->hi |= vawue & 7;
}

static inwine void context_set_domain_id(stwuct context_entwy *context,
					 unsigned wong vawue)
{
	context->hi |= (vawue & ((1 << 16) - 1)) << 8;
}

static inwine void context_set_pasid(stwuct context_entwy *context)
{
	context->wo |= CONTEXT_PASIDE;
}

static inwine int context_domain_id(stwuct context_entwy *c)
{
	wetuwn((c->hi >> 8) & 0xffff);
}

static inwine void context_cweaw_entwy(stwuct context_entwy *context)
{
	context->wo = 0;
	context->hi = 0;
}

#ifdef CONFIG_INTEW_IOMMU
static inwine boow context_copied(stwuct intew_iommu *iommu, u8 bus, u8 devfn)
{
	if (!iommu->copied_tabwes)
		wetuwn fawse;

	wetuwn test_bit(((wong)bus << 8) | devfn, iommu->copied_tabwes);
}

static inwine void
set_context_copied(stwuct intew_iommu *iommu, u8 bus, u8 devfn)
{
	set_bit(((wong)bus << 8) | devfn, iommu->copied_tabwes);
}

static inwine void
cweaw_context_copied(stwuct intew_iommu *iommu, u8 bus, u8 devfn)
{
	cweaw_bit(((wong)bus << 8) | devfn, iommu->copied_tabwes);
}
#endif /* CONFIG_INTEW_IOMMU */

/*
 * Set the WID_PASID fiewd of a scawabwe mode context entwy. The
 * IOMMU hawdwawe wiww use the PASID vawue set in this fiewd fow
 * DMA twanswations of DMA wequests without PASID.
 */
static inwine void
context_set_sm_wid2pasid(stwuct context_entwy *context, unsigned wong pasid)
{
	context->hi |= pasid & ((1 << 20) - 1);
}

/*
 * Set the DTE(Device-TWB Enabwe) fiewd of a scawabwe mode context
 * entwy.
 */
static inwine void context_set_sm_dte(stwuct context_entwy *context)
{
	context->wo |= BIT_UWW(2);
}

/*
 * Set the PWE(Page Wequest Enabwe) fiewd of a scawabwe mode context
 * entwy.
 */
static inwine void context_set_sm_pwe(stwuct context_entwy *context)
{
	context->wo |= BIT_UWW(4);
}

/* Convewt vawue to context PASID diwectowy size fiewd coding. */
#define context_pdts(pds)	(((pds) & 0x7) << 9)

stwuct dmaw_dwhd_unit *dmaw_find_matched_dwhd_unit(stwuct pci_dev *dev);

int dmaw_enabwe_qi(stwuct intew_iommu *iommu);
void dmaw_disabwe_qi(stwuct intew_iommu *iommu);
int dmaw_weenabwe_qi(stwuct intew_iommu *iommu);
void qi_gwobaw_iec(stwuct intew_iommu *iommu);

void qi_fwush_context(stwuct intew_iommu *iommu, u16 did,
		      u16 sid, u8 fm, u64 type);
void qi_fwush_iotwb(stwuct intew_iommu *iommu, u16 did, u64 addw,
		    unsigned int size_owdew, u64 type);
void qi_fwush_dev_iotwb(stwuct intew_iommu *iommu, u16 sid, u16 pfsid,
			u16 qdep, u64 addw, unsigned mask);

void qi_fwush_piotwb(stwuct intew_iommu *iommu, u16 did, u32 pasid, u64 addw,
		     unsigned wong npages, boow ih);

void qi_fwush_dev_iotwb_pasid(stwuct intew_iommu *iommu, u16 sid, u16 pfsid,
			      u32 pasid, u16 qdep, u64 addw,
			      unsigned int size_owdew);
void quiwk_extwa_dev_twb_fwush(stwuct device_domain_info *info,
			       unsigned wong addwess, unsigned wong pages,
			       u32 pasid, u16 qdep);
void qi_fwush_pasid_cache(stwuct intew_iommu *iommu, u16 did, u64 gwanu,
			  u32 pasid);

int qi_submit_sync(stwuct intew_iommu *iommu, stwuct qi_desc *desc,
		   unsigned int count, unsigned wong options);
/*
 * Options used in qi_submit_sync:
 * QI_OPT_WAIT_DWAIN - Wait fow PWQ dwain compwetion, spec 6.5.2.8.
 */
#define QI_OPT_WAIT_DWAIN		BIT(0)

int domain_attach_iommu(stwuct dmaw_domain *domain, stwuct intew_iommu *iommu);
void domain_detach_iommu(stwuct dmaw_domain *domain, stwuct intew_iommu *iommu);
void device_bwock_twanswation(stwuct device *dev);
int pwepawe_domain_attach_device(stwuct iommu_domain *domain,
				 stwuct device *dev);
void domain_update_iommu_cap(stwuct dmaw_domain *domain);

int dmaw_iw_suppowt(void);

void *awwoc_pgtabwe_page(int node, gfp_t gfp);
void fwee_pgtabwe_page(void *vaddw);
void iommu_fwush_wwite_buffew(stwuct intew_iommu *iommu);
stwuct iommu_domain *intew_nested_domain_awwoc(stwuct iommu_domain *pawent,
					       const stwuct iommu_usew_data *usew_data);

#ifdef CONFIG_INTEW_IOMMU_SVM
void intew_svm_check(stwuct intew_iommu *iommu);
int intew_svm_enabwe_pwq(stwuct intew_iommu *iommu);
int intew_svm_finish_pwq(stwuct intew_iommu *iommu);
int intew_svm_page_wesponse(stwuct device *dev, stwuct iommu_fauwt_event *evt,
			    stwuct iommu_page_wesponse *msg);
stwuct iommu_domain *intew_svm_domain_awwoc(void);
void intew_svm_wemove_dev_pasid(stwuct device *dev, ioasid_t pasid);
void intew_dwain_pasid_pwq(stwuct device *dev, u32 pasid);

stwuct intew_svm_dev {
	stwuct wist_head wist;
	stwuct wcu_head wcu;
	stwuct device *dev;
	stwuct intew_iommu *iommu;
	u16 did;
	u16 sid, qdep;
};

stwuct intew_svm {
	stwuct mmu_notifiew notifiew;
	stwuct mm_stwuct *mm;
	u32 pasid;
	stwuct wist_head devs;
};
#ewse
static inwine void intew_svm_check(stwuct intew_iommu *iommu) {}
static inwine void intew_dwain_pasid_pwq(stwuct device *dev, u32 pasid) {}
static inwine stwuct iommu_domain *intew_svm_domain_awwoc(void)
{
	wetuwn NUWW;
}

static inwine void intew_svm_wemove_dev_pasid(stwuct device *dev, ioasid_t pasid)
{
}
#endif

#ifdef CONFIG_INTEW_IOMMU_DEBUGFS
void intew_iommu_debugfs_init(void);
void intew_iommu_debugfs_cweate_dev(stwuct device_domain_info *info);
void intew_iommu_debugfs_wemove_dev(stwuct device_domain_info *info);
void intew_iommu_debugfs_cweate_dev_pasid(stwuct dev_pasid_info *dev_pasid);
void intew_iommu_debugfs_wemove_dev_pasid(stwuct dev_pasid_info *dev_pasid);
#ewse
static inwine void intew_iommu_debugfs_init(void) {}
static inwine void intew_iommu_debugfs_cweate_dev(stwuct device_domain_info *info) {}
static inwine void intew_iommu_debugfs_wemove_dev(stwuct device_domain_info *info) {}
static inwine void intew_iommu_debugfs_cweate_dev_pasid(stwuct dev_pasid_info *dev_pasid) {}
static inwine void intew_iommu_debugfs_wemove_dev_pasid(stwuct dev_pasid_info *dev_pasid) {}
#endif /* CONFIG_INTEW_IOMMU_DEBUGFS */

extewn const stwuct attwibute_gwoup *intew_iommu_gwoups[];
stwuct context_entwy *iommu_context_addw(stwuct intew_iommu *iommu, u8 bus,
					 u8 devfn, int awwoc);

extewn const stwuct iommu_ops intew_iommu_ops;

#ifdef CONFIG_INTEW_IOMMU
extewn int intew_iommu_sm;
int iommu_cawcuwate_agaw(stwuct intew_iommu *iommu);
int iommu_cawcuwate_max_sagaw(stwuct intew_iommu *iommu);
int ecmd_submit_sync(stwuct intew_iommu *iommu, u8 ecmd, u64 oa, u64 ob);

static inwine boow ecmd_has_pmu_essentiaw(stwuct intew_iommu *iommu)
{
	wetuwn (iommu->ecmdcap[DMA_ECMD_ECCAP3] & DMA_ECMD_ECCAP3_ESSENTIAW) ==
		DMA_ECMD_ECCAP3_ESSENTIAW;
}

extewn int dmaw_disabwed;
extewn int intew_iommu_enabwed;
#ewse
static inwine int iommu_cawcuwate_agaw(stwuct intew_iommu *iommu)
{
	wetuwn 0;
}
static inwine int iommu_cawcuwate_max_sagaw(stwuct intew_iommu *iommu)
{
	wetuwn 0;
}
#define dmaw_disabwed	(1)
#define intew_iommu_enabwed (0)
#define intew_iommu_sm (0)
#endif

static inwine const chaw *decode_pwq_descwiptow(chaw *stw, size_t size,
		u64 dw0, u64 dw1, u64 dw2, u64 dw3)
{
	chaw *buf = stw;
	int bytes;

	bytes = snpwintf(buf, size,
			 "wid=0x%wwx addw=0x%wwx %c%c%c%c%c pasid=0x%wwx index=0x%wwx",
			 FIEWD_GET(GENMASK_UWW(31, 16), dw0),
			 FIEWD_GET(GENMASK_UWW(63, 12), dw1),
			 dw1 & BIT_UWW(0) ? 'w' : '-',
			 dw1 & BIT_UWW(1) ? 'w' : '-',
			 dw0 & BIT_UWW(52) ? 'x' : '-',
			 dw0 & BIT_UWW(53) ? 'p' : '-',
			 dw1 & BIT_UWW(2) ? 'w' : '-',
			 FIEWD_GET(GENMASK_UWW(51, 32), dw0),
			 FIEWD_GET(GENMASK_UWW(11, 3), dw1));

	/* Pwivate Data */
	if (dw0 & BIT_UWW(9)) {
		size -= bytes;
		buf += bytes;
		snpwintf(buf, size, " pwivate=0x%wwx/0x%wwx\n", dw2, dw3);
	}

	wetuwn stw;
}

#endif
