#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002788617aa40 .scope module, "testbench" "testbench" 2 3;
 .timescale -12 -12;
v000002788617ba40_0 .var "clk", 0 0;
v000002788617bae0_0 .net "out", 3 0, v0000027886033930_0;  1 drivers
v000002788617bb80_0 .var "rst", 0 0;
v0000027886032d00_0 .var "s", 0 0;
S_000002788617abd0 .scope module, "DUT" "updowncounter" 2 6, 3 1 0, S_000002788617aa40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "count";
v000002788617a7d0_0 .net "clk", 0 0, v000002788617ba40_0;  1 drivers
v0000027886033930_0 .var "count", 3 0;
v000002788617db60_0 .net "rst", 0 0, v000002788617bb80_0;  1 drivers
v000002788617b9a0_0 .net "s", 0 0, v0000027886032d00_0;  1 drivers
E_0000027886177fb0 .event posedge, v000002788617db60_0, v000002788617a7d0_0;
    .scope S_000002788617abd0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027886033930_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000002788617abd0;
T_1 ;
    %wait E_0000027886177fb0;
    %load/vec4 v000002788617db60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027886033930_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002788617b9a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000027886033930_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027886033930_0, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000027886033930_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027886033930_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000027886033930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000027886033930_0, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000027886033930_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000027886033930_0, 0;
T_1.7 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002788617aa40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002788617ba40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002788617bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027886032d00_0, 0, 1;
    %delay 1600, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002788617aa40;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000002788617ba40_0;
    %inv;
    %store/vec4 v000002788617ba40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002788617aa40;
T_4 ;
    %delay 400, 0;
    %load/vec4 v000002788617bb80_0;
    %inv;
    %store/vec4 v000002788617bb80_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000002788617aa40;
T_5 ;
    %delay 800, 0;
    %load/vec4 v0000027886032d00_0;
    %inv;
    %store/vec4 v0000027886032d00_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000002788617aa40;
T_6 ;
    %vpi_call 2 22 "$dumpfile", "1.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %vpi_call 2 24 "$monitor", "%g clk=%b rst=%2b s=%b, count=%4b", $time, v000002788617ba40_0, v000002788617bb80_0, v0000027886032d00_0, v000002788617bae0_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "q4bupdowncounter.v";
