{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 14:19:18 2014 " "Info: Processing started: Wed May 14 14:19:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off time -c time --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off time -c time --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "seg:inst4\|clk_scan " "Info: Detected ripple clock \"seg:inst4\|clk_scan\" as buffer" {  } { { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 38 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst4\|clk_scan" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:inst3\|wait_key_out " "Info: Detected ripple clock \"key:inst3\|wait_key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 173 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:inst3\|wait_key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:inst3\|clk_div " "Info: Detected ripple clock \"key:inst3\|clk_div\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 33 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:inst3\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:inst3\|start_key_out " "Info: Detected ripple clock \"key:inst3\|start_key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 56 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:inst3\|start_key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:inst3\|mileage_key_out " "Info: Detected ripple clock \"key:inst3\|mileage_key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 102 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:inst3\|mileage_key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|clk_div " "Info: Detected ripple clock \"control:inst\|clk_div\" as buffer" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 47 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:inst\|mileage_counter_shi\[3\] register seg:inst4\|seg_duan\[2\] 38.19 MHz 26.188 ns Internal " "Info: Clock \"clk\" has Internal fmax of 38.19 MHz between source register \"control:inst\|mileage_counter_shi\[3\]\" and destination register \"seg:inst4\|seg_duan\[2\]\" (period= 26.188 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.037 ns + Longest register register " "Info: + Longest register to register delay is 5.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|mileage_counter_shi\[3\] 1 REG LCFF_X19_Y12_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 5; REG Node = 'control:inst\|mileage_counter_shi\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|mileage_counter_shi[3] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.206 ns) 1.357 ns seg:inst4\|seg_duan\[0\]~47 2 COMB LCCOMB_X19_Y11_N0 1 " "Info: 2: + IC(1.151 ns) + CELL(0.206 ns) = 1.357 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 1; COMB Node = 'seg:inst4\|seg_duan\[0\]~47'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { control:inst|mileage_counter_shi[3] seg:inst4|seg_duan[0]~47 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 1.946 ns seg:inst4\|seg_duan\[0\]~48 3 COMB LCCOMB_X19_Y11_N26 1 " "Info: 3: + IC(0.383 ns) + CELL(0.206 ns) = 1.946 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 1; COMB Node = 'seg:inst4\|seg_duan\[0\]~48'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { seg:inst4|seg_duan[0]~47 seg:inst4|seg_duan[0]~48 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 2.537 ns seg:inst4\|seg_duan\[0\]~49 4 COMB LCCOMB_X19_Y11_N12 8 " "Info: 4: + IC(0.385 ns) + CELL(0.206 ns) = 2.537 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 8; COMB Node = 'seg:inst4\|seg_duan\[0\]~49'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { seg:inst4|seg_duan[0]~48 seg:inst4|seg_duan[0]~49 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.647 ns) 3.619 ns seg:inst4\|seg_duan\[0\]~51 5 COMB LCCOMB_X19_Y11_N14 7 " "Info: 5: + IC(0.435 ns) + CELL(0.647 ns) = 3.619 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 7; COMB Node = 'seg:inst4\|seg_duan\[0\]~51'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { seg:inst4|seg_duan[0]~49 seg:inst4|seg_duan[0]~51 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.855 ns) 5.037 ns seg:inst4\|seg_duan\[2\] 6 REG LCFF_X18_Y11_N25 1 " "Info: 6: + IC(0.563 ns) + CELL(0.855 ns) = 5.037 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 1; REG Node = 'seg:inst4\|seg_duan\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { seg:inst4|seg_duan[0]~51 seg:inst4|seg_duan[2] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.120 ns ( 42.09 % ) " "Info: Total cell delay = 2.120 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.917 ns ( 57.91 % ) " "Info: Total interconnect delay = 2.917 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { control:inst|mileage_counter_shi[3] seg:inst4|seg_duan[0]~47 seg:inst4|seg_duan[0]~48 seg:inst4|seg_duan[0]~49 seg:inst4|seg_duan[0]~51 seg:inst4|seg_duan[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.037 ns" { control:inst|mileage_counter_shi[3] {} seg:inst4|seg_duan[0]~47 {} seg:inst4|seg_duan[0]~48 {} seg:inst4|seg_duan[0]~49 {} seg:inst4|seg_duan[0]~51 {} seg:inst4|seg_duan[2] {} } { 0.000ns 1.151ns 0.383ns 0.385ns 0.435ns 0.563ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.647ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.793 ns - Smallest " "Info: - Smallest clock skew is -7.793 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.758 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 51 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 2.758 ns seg:inst4\|seg_duan\[2\] 3 REG LCFF_X18_Y11_N25 1 " "Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X18_Y11_N25; Fanout = 1; REG Node = 'seg:inst4\|seg_duan\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { clk~clkctrl seg:inst4|seg_duan[2] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.03 % ) " "Info: Total cell delay = 1.766 ns ( 64.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 35.97 % ) " "Info: Total interconnect delay = 0.992 ns ( 35.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl seg:inst4|seg_duan[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[2] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.551 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.970 ns) 3.619 ns key:inst3\|clk_div 2 REG LCFF_X17_Y8_N17 5 " "Info: 2: + IC(1.549 ns) + CELL(0.970 ns) = 3.619 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 5; REG Node = 'key:inst3\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { clk key:inst3|clk_div } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.970 ns) 6.413 ns key:inst3\|mileage_key_out 3 REG LCFF_X24_Y9_N7 2 " "Info: 3: + IC(1.824 ns) + CELL(0.970 ns) = 6.413 ns; Loc. = LCFF_X24_Y9_N7; Fanout = 2; REG Node = 'key:inst3\|mileage_key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { key:inst3|clk_div key:inst3|mileage_key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(0.000 ns) 9.032 ns key:inst3\|mileage_key_out~clkctrl 4 COMB CLKCTRL_G1 15 " "Info: 4: + IC(2.619 ns) + CELL(0.000 ns) = 9.032 ns; Loc. = CLKCTRL_G1; Fanout = 15; COMB Node = 'key:inst3\|mileage_key_out~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { key:inst3|mileage_key_out key:inst3|mileage_key_out~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 10.551 ns control:inst\|mileage_counter_shi\[3\] 5 REG LCFF_X19_Y12_N19 5 " "Info: 5: + IC(0.853 ns) + CELL(0.666 ns) = 10.551 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 5; REG Node = 'control:inst\|mileage_counter_shi\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { key:inst3|mileage_key_out~clkctrl control:inst|mileage_counter_shi[3] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 35.12 % ) " "Info: Total cell delay = 3.706 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.845 ns ( 64.88 % ) " "Info: Total interconnect delay = 6.845 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.551 ns" { clk key:inst3|clk_div key:inst3|mileage_key_out key:inst3|mileage_key_out~clkctrl control:inst|mileage_counter_shi[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.551 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|mileage_key_out {} key:inst3|mileage_key_out~clkctrl {} control:inst|mileage_counter_shi[3] {} } { 0.000ns 0.000ns 1.549ns 1.824ns 2.619ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl seg:inst4|seg_duan[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[2] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.551 ns" { clk key:inst3|clk_div key:inst3|mileage_key_out key:inst3|mileage_key_out~clkctrl control:inst|mileage_counter_shi[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.551 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|mileage_key_out {} key:inst3|mileage_key_out~clkctrl {} control:inst|mileage_counter_shi[3] {} } { 0.000ns 0.000ns 1.549ns 1.824ns 2.619ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 88 -1 0 } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { control:inst|mileage_counter_shi[3] seg:inst4|seg_duan[0]~47 seg:inst4|seg_duan[0]~48 seg:inst4|seg_duan[0]~49 seg:inst4|seg_duan[0]~51 seg:inst4|seg_duan[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.037 ns" { control:inst|mileage_counter_shi[3] {} seg:inst4|seg_duan[0]~47 {} seg:inst4|seg_duan[0]~48 {} seg:inst4|seg_duan[0]~49 {} seg:inst4|seg_duan[0]~51 {} seg:inst4|seg_duan[2] {} } { 0.000ns 1.151ns 0.383ns 0.385ns 0.435ns 0.563ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.647ns 0.855ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl seg:inst4|seg_duan[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[2] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.551 ns" { clk key:inst3|clk_div key:inst3|mileage_key_out key:inst3|mileage_key_out~clkctrl control:inst|mileage_counter_shi[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.551 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|mileage_key_out {} key:inst3|mileage_key_out~clkctrl {} control:inst|mileage_counter_shi[3] {} } { 0.000ns 0.000ns 1.549ns 1.824ns 2.619ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "seg:inst4\|seg_duan\[6\] reset_n clk 12.672 ns register " "Info: tsu for register \"seg:inst4\|seg_duan\[6\]\" (data pin = \"reset_n\", clock pin = \"clk\") is 12.672 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.472 ns + Longest pin register " "Info: + Longest pin to register delay is 15.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns reset_n 1 PIN PIN_72 122 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 122; PIN Node = 'reset_n'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 144 -280 -112 160 "reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.512 ns) + CELL(0.206 ns) 8.672 ns seg:inst4\|cost_bai\[0\]~152 2 COMB LCCOMB_X19_Y10_N28 1 " "Info: 2: + IC(7.512 ns) + CELL(0.206 ns) = 8.672 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'seg:inst4\|cost_bai\[0\]~152'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.718 ns" { reset_n seg:inst4|cost_bai[0]~152 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.206 ns) 9.979 ns seg:inst4\|cost_bai\[0\]~153 3 COMB LCCOMB_X18_Y6_N14 1 " "Info: 3: + IC(1.101 ns) + CELL(0.206 ns) = 9.979 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 1; COMB Node = 'seg:inst4\|cost_bai\[0\]~153'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { seg:inst4|cost_bai[0]~152 seg:inst4|cost_bai[0]~153 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 10.723 ns seg:inst4\|cost_bai\[0\]~151 4 COMB LCCOMB_X18_Y6_N12 1 " "Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 10.723 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 1; COMB Node = 'seg:inst4\|cost_bai\[0\]~151'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { seg:inst4|cost_bai[0]~153 seg:inst4|cost_bai[0]~151 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.206 ns) 12.034 ns seg:inst4\|cost_bai\[0\]~150 5 COMB LCCOMB_X19_Y10_N10 1 " "Info: 5: + IC(1.105 ns) + CELL(0.206 ns) = 12.034 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 1; COMB Node = 'seg:inst4\|cost_bai\[0\]~150'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { seg:inst4|cost_bai[0]~151 seg:inst4|cost_bai[0]~150 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.206 ns) 13.693 ns seg:inst4\|seg_duan\[0\]~55 6 COMB LCCOMB_X18_Y11_N4 1 " "Info: 6: + IC(1.453 ns) + CELL(0.206 ns) = 13.693 ns; Loc. = LCCOMB_X18_Y11_N4; Fanout = 1; COMB Node = 'seg:inst4\|seg_duan\[0\]~55'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { seg:inst4|cost_bai[0]~150 seg:inst4|seg_duan[0]~55 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.366 ns) 14.436 ns seg:inst4\|seg_duan\[0\]~56 7 COMB LCCOMB_X18_Y11_N22 7 " "Info: 7: + IC(0.377 ns) + CELL(0.366 ns) = 14.436 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 7; COMB Node = 'seg:inst4\|seg_duan\[0\]~56'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { seg:inst4|seg_duan[0]~55 seg:inst4|seg_duan[0]~56 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 15.364 ns seg:inst4\|Mux55~0 8 COMB LCCOMB_X19_Y11_N8 1 " "Info: 8: + IC(0.722 ns) + CELL(0.206 ns) = 15.364 ns; Loc. = LCCOMB_X19_Y11_N8; Fanout = 1; COMB Node = 'seg:inst4\|Mux55~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { seg:inst4|seg_duan[0]~56 seg:inst4|Mux55~0 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.472 ns seg:inst4\|seg_duan\[6\] 9 REG LCFF_X19_Y11_N9 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 15.472 ns; Loc. = LCFF_X19_Y11_N9; Fanout = 1; REG Node = 'seg:inst4\|seg_duan\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { seg:inst4|Mux55~0 seg:inst4|seg_duan[6] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.828 ns ( 18.28 % ) " "Info: Total cell delay = 2.828 ns ( 18.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.644 ns ( 81.72 % ) " "Info: Total interconnect delay = 12.644 ns ( 81.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.472 ns" { reset_n seg:inst4|cost_bai[0]~152 seg:inst4|cost_bai[0]~153 seg:inst4|cost_bai[0]~151 seg:inst4|cost_bai[0]~150 seg:inst4|seg_duan[0]~55 seg:inst4|seg_duan[0]~56 seg:inst4|Mux55~0 seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.472 ns" { reset_n {} reset_n~combout {} seg:inst4|cost_bai[0]~152 {} seg:inst4|cost_bai[0]~153 {} seg:inst4|cost_bai[0]~151 {} seg:inst4|cost_bai[0]~150 {} seg:inst4|seg_duan[0]~55 {} seg:inst4|seg_duan[0]~56 {} seg:inst4|Mux55~0 {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.000ns 7.512ns 1.101ns 0.374ns 1.105ns 1.453ns 0.377ns 0.722ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.760 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 51 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 2.760 ns seg:inst4\|seg_duan\[6\] 3 REG LCFF_X19_Y11_N9 1 " "Info: 3: + IC(0.851 ns) + CELL(0.666 ns) = 2.760 ns; Loc. = LCFF_X19_Y11_N9; Fanout = 1; REG Node = 'seg:inst4\|seg_duan\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk~clkctrl seg:inst4|seg_duan[6] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.99 % ) " "Info: Total cell delay = 1.766 ns ( 63.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 36.01 % ) " "Info: Total interconnect delay = 0.994 ns ( 36.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { clk clk~clkctrl seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.851ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.472 ns" { reset_n seg:inst4|cost_bai[0]~152 seg:inst4|cost_bai[0]~153 seg:inst4|cost_bai[0]~151 seg:inst4|cost_bai[0]~150 seg:inst4|seg_duan[0]~55 seg:inst4|seg_duan[0]~56 seg:inst4|Mux55~0 seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.472 ns" { reset_n {} reset_n~combout {} seg:inst4|cost_bai[0]~152 {} seg:inst4|cost_bai[0]~153 {} seg:inst4|cost_bai[0]~151 {} seg:inst4|cost_bai[0]~150 {} seg:inst4|seg_duan[0]~55 {} seg:inst4|seg_duan[0]~56 {} seg:inst4|Mux55~0 {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.000ns 7.512ns 1.101ns 0.374ns 1.105ns 1.453ns 0.377ns 0.722ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.366ns 0.206ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { clk clk~clkctrl seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.851ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_duan\[4\] seg:inst4\|seg_duan\[4\] 8.769 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_duan\[4\]\" through register \"seg:inst4\|seg_duan\[4\]\" is 8.769 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.760 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 51 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 2.760 ns seg:inst4\|seg_duan\[4\] 3 REG LCFF_X19_Y11_N5 1 " "Info: 3: + IC(0.851 ns) + CELL(0.666 ns) = 2.760 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 1; REG Node = 'seg:inst4\|seg_duan\[4\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk~clkctrl seg:inst4|seg_duan[4] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.99 % ) " "Info: Total cell delay = 1.766 ns ( 63.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 36.01 % ) " "Info: Total interconnect delay = 0.994 ns ( 36.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { clk clk~clkctrl seg:inst4|seg_duan[4] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[4] {} } { 0.000ns 0.000ns 0.143ns 0.851ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.705 ns + Longest register pin " "Info: + Longest register to pin delay is 5.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg:inst4\|seg_duan\[4\] 1 REG LCFF_X19_Y11_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 1; REG Node = 'seg:inst4\|seg_duan\[4\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst4|seg_duan[4] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.469 ns) + CELL(3.236 ns) 5.705 ns seg_duan\[4\] 2 PIN PIN_137 0 " "Info: 2: + IC(2.469 ns) + CELL(3.236 ns) = 5.705 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'seg_duan\[4\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { seg:inst4|seg_duan[4] seg_duan[4] } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 8 848 1024 24 "seg_duan\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 56.72 % ) " "Info: Total cell delay = 3.236 ns ( 56.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.469 ns ( 43.28 % ) " "Info: Total interconnect delay = 2.469 ns ( 43.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { seg:inst4|seg_duan[4] seg_duan[4] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { seg:inst4|seg_duan[4] {} seg_duan[4] {} } { 0.000ns 2.469ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { clk clk~clkctrl seg:inst4|seg_duan[4] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[4] {} } { 0.000ns 0.000ns 0.143ns 0.851ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { seg:inst4|seg_duan[4] seg_duan[4] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { seg:inst4|seg_duan[4] {} seg_duan[4] {} } { 0.000ns 2.469ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key:inst3\|mileage_state\[0\] mileage_signal clk -0.247 ns register " "Info: th for register \"key:inst3\|mileage_state\[0\]\" (data pin = \"mileage_signal\", clock pin = \"clk\") is -0.247 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.967 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.970 ns) 3.619 ns key:inst3\|clk_div 2 REG LCFF_X17_Y8_N17 5 " "Info: 2: + IC(1.549 ns) + CELL(0.970 ns) = 3.619 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 5; REG Node = 'key:inst3\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { clk key:inst3|clk_div } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.000 ns) 5.449 ns key:inst3\|clk_div~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.830 ns) + CELL(0.000 ns) = 5.449 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'key:inst3\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { key:inst3|clk_div key:inst3|clk_div~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 6.967 ns key:inst3\|mileage_state\[0\] 4 REG LCFF_X25_Y9_N13 4 " "Info: 4: + IC(0.852 ns) + CELL(0.666 ns) = 6.967 ns; Loc. = LCFF_X25_Y9_N13; Fanout = 4; REG Node = 'key:inst3\|mileage_state\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { key:inst3|clk_div~clkctrl key:inst3|mileage_state[0] } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.27 % ) " "Info: Total cell delay = 2.736 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.231 ns ( 60.73 % ) " "Info: Total interconnect delay = 4.231 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { clk key:inst3|clk_div key:inst3|clk_div~clkctrl key:inst3|mileage_state[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|clk_div~clkctrl {} key:inst3|mileage_state[0] {} } { 0.000ns 0.000ns 1.549ns 1.830ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.520 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns mileage_signal 1 PIN PIN_67 4 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 4; PIN Node = 'mileage_signal'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { mileage_signal } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 176 -280 -112 192 "mileage_signal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.276 ns) + CELL(0.202 ns) 7.412 ns key:inst3\|mileage_state~4 2 COMB LCCOMB_X25_Y9_N12 1 " "Info: 2: + IC(6.276 ns) + CELL(0.202 ns) = 7.412 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 1; COMB Node = 'key:inst3\|mileage_state~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.478 ns" { mileage_signal key:inst3|mileage_state~4 } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.520 ns key:inst3\|mileage_state\[0\] 3 REG LCFF_X25_Y9_N13 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.520 ns; Loc. = LCFF_X25_Y9_N13; Fanout = 4; REG Node = 'key:inst3\|mileage_state\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { key:inst3|mileage_state~4 key:inst3|mileage_state[0] } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.244 ns ( 16.54 % ) " "Info: Total cell delay = 1.244 ns ( 16.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.276 ns ( 83.46 % ) " "Info: Total interconnect delay = 6.276 ns ( 83.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.520 ns" { mileage_signal key:inst3|mileage_state~4 key:inst3|mileage_state[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.520 ns" { mileage_signal {} mileage_signal~combout {} key:inst3|mileage_state~4 {} key:inst3|mileage_state[0] {} } { 0.000ns 0.000ns 6.276ns 0.000ns } { 0.000ns 0.934ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { clk key:inst3|clk_div key:inst3|clk_div~clkctrl key:inst3|mileage_state[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|clk_div~clkctrl {} key:inst3|mileage_state[0] {} } { 0.000ns 0.000ns 1.549ns 1.830ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.520 ns" { mileage_signal key:inst3|mileage_state~4 key:inst3|mileage_state[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.520 ns" { mileage_signal {} mileage_signal~combout {} key:inst3|mileage_state~4 {} key:inst3|mileage_state[0] {} } { 0.000ns 0.000ns 6.276ns 0.000ns } { 0.000ns 0.934ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 14:19:20 2014 " "Info: Processing ended: Wed May 14 14:19:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
