<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 5 Configuration Register - configuration_dedicated_io_5</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 5 Configuration Register - configuration_dedicated_io_5</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 5</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2e17f6936748f1b23770c92191c70fc6"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga95718bca75483a22f22148fa713fc753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga95718bca75483a22f22148fa713fc753">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga95718bca75483a22f22148fa713fc753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53f9d56a49595a7fc37dce8a27ca653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaf53f9d56a49595a7fc37dce8a27ca653">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf53f9d56a49595a7fc37dce8a27ca653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fdd4f7207d23d82d196ad0dfbc43d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gae0fdd4f7207d23d82d196ad0dfbc43d4">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae0fdd4f7207d23d82d196ad0dfbc43d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c74ad46025c45d4b4e72e8216eba328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga8c74ad46025c45d4b4e72e8216eba328">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga8c74ad46025c45d4b4e72e8216eba328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f45758e87472d280e458139d7acb94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga80f45758e87472d280e458139d7acb94">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga80f45758e87472d280e458139d7acb94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f29341f8eb1da55740a98ba63cd9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga26f29341f8eb1da55740a98ba63cd9c6">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga26f29341f8eb1da55740a98ba63cd9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2583d2b4546158cee622f80e9ce18603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga2583d2b4546158cee622f80e9ce18603">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga2583d2b4546158cee622f80e9ce18603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792d711a484bb7d897c1dfce588c498d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga792d711a484bb7d897c1dfce588c498d">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga792d711a484bb7d897c1dfce588c498d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp777259658f414398b56e69456aa48d74"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa8eb11907d7418446646ee333db90185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaa8eb11907d7418446646ee333db90185">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa8eb11907d7418446646ee333db90185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881b38f1cc8420a2e7cc939995497356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga881b38f1cc8420a2e7cc939995497356">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga881b38f1cc8420a2e7cc939995497356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ce7ab0471259ccbc3d803a075d831b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga70ce7ab0471259ccbc3d803a075d831b">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga70ce7ab0471259ccbc3d803a075d831b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96891ce2202ee4a95b604cf4985d747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaf96891ce2202ee4a95b604cf4985d747">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gaf96891ce2202ee4a95b604cf4985d747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce4fab25fabfc2ab7811a77cff9d268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gadce4fab25fabfc2ab7811a77cff9d268">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gadce4fab25fabfc2ab7811a77cff9d268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1bdc4b846bcee48a2c164cd68f84c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gad1bdc4b846bcee48a2c164cd68f84c71">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad1bdc4b846bcee48a2c164cd68f84c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeea9f12e8f0d3cfdd5a1be13e4c0eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gadeea9f12e8f0d3cfdd5a1be13e4c0eba">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gadeea9f12e8f0d3cfdd5a1be13e4c0eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e88f0c1ff72c8ba45bda762f6f6a1e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga1e88f0c1ff72c8ba45bda762f6f6a1e7">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga1e88f0c1ff72c8ba45bda762f6f6a1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp943c64c6576b852cd98d37d71a4422a4"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3aec738ec182fe3773f85d72d38744c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga3aec738ec182fe3773f85d72d38744c9">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga3aec738ec182fe3773f85d72d38744c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f4f8aec17bddf3eb58d130f7c8f6d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga91f4f8aec17bddf3eb58d130f7c8f6d9">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga91f4f8aec17bddf3eb58d130f7c8f6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa738b6d44e717a70e41bd01ac25c50b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaa738b6d44e717a70e41bd01ac25c50b9">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa738b6d44e717a70e41bd01ac25c50b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2670553b92e3626f2933de3bad99006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gac2670553b92e3626f2933de3bad99006">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:gac2670553b92e3626f2933de3bad99006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739cdfa97fba05e7b391cdd22dc3bfee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga739cdfa97fba05e7b391cdd22dc3bfee">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga739cdfa97fba05e7b391cdd22dc3bfee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06135d80305fb78eae7195056327e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga06135d80305fb78eae7195056327e1f6">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga06135d80305fb78eae7195056327e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6994eb7f33a7e48e43487fe25e118ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaa6994eb7f33a7e48e43487fe25e118ee">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:gaa6994eb7f33a7e48e43487fe25e118ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c5246e4a280ff4dbb06bcd9ce3c39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga13c5246e4a280ff4dbb06bcd9ce3c39c">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:ga13c5246e4a280ff4dbb06bcd9ce3c39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbe9238acd928682eb65fb7f61f5dc398"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6b7176558c29803d42e0d3d3f10358ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga6b7176558c29803d42e0d3d3f10358ea">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga6b7176558c29803d42e0d3d3f10358ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfadad0344e750d7d23ac8e122adec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gafdfadad0344e750d7d23ac8e122adec5">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gafdfadad0344e750d7d23ac8e122adec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02f7d433915a1dd5ce02cd7c9b271cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gae02f7d433915a1dd5ce02cd7c9b271cc">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae02f7d433915a1dd5ce02cd7c9b271cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180a0d9a09dbbafed6436a0160857124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga180a0d9a09dbbafed6436a0160857124">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ga180a0d9a09dbbafed6436a0160857124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8cc397c9dcfe8fd013764fced3654f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gab8cc397c9dcfe8fd013764fced3654f9">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:gab8cc397c9dcfe8fd013764fced3654f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904db2b1def35af473af61e52b158d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga904db2b1def35af473af61e52b158d5f">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga904db2b1def35af473af61e52b158d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae142776a472239de5cd507557ff89eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gae142776a472239de5cd507557ff89eb8">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gae142776a472239de5cd507557ff89eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466f1d1633e1c77281fb520bc73a2a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga466f1d1633e1c77281fb520bc73a2a62">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga466f1d1633e1c77281fb520bc73a2a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6bbda2299007bee05a622eb6fbfc4d28"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9911c5ad548312f63ae8a25d0bfad333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga9911c5ad548312f63ae8a25d0bfad333">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga9911c5ad548312f63ae8a25d0bfad333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a87638897970fbcb87a2d9b2769387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaa0a87638897970fbcb87a2d9b2769387">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaa0a87638897970fbcb87a2d9b2769387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b23f46e933705676f54c1340ed165a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gad5b23f46e933705676f54c1340ed165a">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad5b23f46e933705676f54c1340ed165a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7bc3c43ac26a25dce85bd4f990a381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga4a7bc3c43ac26a25dce85bd4f990a381">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga4a7bc3c43ac26a25dce85bd4f990a381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c435ae52cc931922802a53bb7af62c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga2c435ae52cc931922802a53bb7af62c7">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga2c435ae52cc931922802a53bb7af62c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac062ca5a80496e29d1d753c52ce17790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gac062ca5a80496e29d1d753c52ce17790">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac062ca5a80496e29d1d753c52ce17790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35f62f009e9f68a89a0edec30c630df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gad35f62f009e9f68a89a0edec30c630df">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:gad35f62f009e9f68a89a0edec30c630df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715bb210f06ea147c1acd570f0ca7e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga715bb210f06ea147c1acd570f0ca7e03">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga715bb210f06ea147c1acd570f0ca7e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe1a3fc40dbb5f0377c8c94d995f13138"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad0de1070ce7ac4f07dac6b9100f8f253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gad0de1070ce7ac4f07dac6b9100f8f253">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gad0de1070ce7ac4f07dac6b9100f8f253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac871cd11fc6ce771bd53cb7658e42d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gadac871cd11fc6ce771bd53cb7658e42d">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gadac871cd11fc6ce771bd53cb7658e42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae445a15f3cb6cdfad771d87086732287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gae445a15f3cb6cdfad771d87086732287">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae445a15f3cb6cdfad771d87086732287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fde59b7d6f5c0281be19b2bd7a5be00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga4fde59b7d6f5c0281be19b2bd7a5be00">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga4fde59b7d6f5c0281be19b2bd7a5be00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bdbd919d91c3d4ff64bb2c0e57be250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga0bdbd919d91c3d4ff64bb2c0e57be250">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga0bdbd919d91c3d4ff64bb2c0e57be250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b904f324578f9f472872b339110d719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga4b904f324578f9f472872b339110d719">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4b904f324578f9f472872b339110d719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46451efe9e521fd584d65e293d28c615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga46451efe9e521fd584d65e293d28c615">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga46451efe9e521fd584d65e293d28c615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb78daec7bcdea7e340857c2b0b5bc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gabb78daec7bcdea7e340857c2b0b5bc1f">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:gabb78daec7bcdea7e340857c2b0b5bc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc4f1b51497006ebd62695e13673075d9"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9e8c7c84437a8fcde7aa6020e6257fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga9e8c7c84437a8fcde7aa6020e6257fe2">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga9e8c7c84437a8fcde7aa6020e6257fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15a60b27f4878cfc7c90a3b1777b23e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gae15a60b27f4878cfc7c90a3b1777b23e">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gae15a60b27f4878cfc7c90a3b1777b23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9cbe4d3cc43b79280f0a6b8c2552971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gac9cbe4d3cc43b79280f0a6b8c2552971">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac9cbe4d3cc43b79280f0a6b8c2552971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e894d80275e32c82197b1bc40c8c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga51e894d80275e32c82197b1bc40c8c5b">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga51e894d80275e32c82197b1bc40c8c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb87b914c2feb0bb1cd4f5bd6676618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga6fb87b914c2feb0bb1cd4f5bd6676618">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga6fb87b914c2feb0bb1cd4f5bd6676618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b3ddf4dcbf48797a6610fe6020cb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga29b3ddf4dcbf48797a6610fe6020cb91">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga29b3ddf4dcbf48797a6610fe6020cb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811548122f090f3d1468bb139c022719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga811548122f090f3d1468bb139c022719">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga811548122f090f3d1468bb139c022719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a2caf8839b29de0a6c0d8ada1e676a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga57a2caf8839b29de0a6c0d8ada1e676a">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga57a2caf8839b29de0a6c0d8ada1e676a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc10daa0c450ab93188d9a03aa2283c4b"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga58ad5b28197dc21f245890ceb1795be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga58ad5b28197dc21f245890ceb1795be4">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga58ad5b28197dc21f245890ceb1795be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3b4599a61764c121d03fa0e5b65caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga7d3b4599a61764c121d03fa0e5b65caa">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga7d3b4599a61764c121d03fa0e5b65caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6090f0558822e11a27bfb0c1474f8b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga6090f0558822e11a27bfb0c1474f8b2b">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6090f0558822e11a27bfb0c1474f8b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19804634ef15bda7ff9fe8fbc5502a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga19804634ef15bda7ff9fe8fbc5502a2e">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:ga19804634ef15bda7ff9fe8fbc5502a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c037a0711264d0c125a075aeff4f06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga0c037a0711264d0c125a075aeff4f06f">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga0c037a0711264d0c125a075aeff4f06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f88091cf9f69375d57c6b08d8ce55f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga0f88091cf9f69375d57c6b08d8ce55f7">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga0f88091cf9f69375d57c6b08d8ce55f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444f5b3dfec7a7a4e94040718727c812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga444f5b3dfec7a7a4e94040718727c812">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga444f5b3dfec7a7a4e94040718727c812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508182b8411545b16bd3c228ab1e77ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga508182b8411545b16bd3c228ab1e77ce">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:ga508182b8411545b16bd3c228ab1e77ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa0f749be6904684e2183eac111420fe0"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_5_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab77fc3cc6789cc41a61ac7fb2de05ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gab77fc3cc6789cc41a61ac7fb2de05ac3">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gab77fc3cc6789cc41a61ac7fb2de05ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga281e1fe51dfd7eabb4e3f4f3a34f2785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga281e1fe51dfd7eabb4e3f4f3a34f2785">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga281e1fe51dfd7eabb4e3f4f3a34f2785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e20a798a9cb2f49f86cc4a043008ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga64e20a798a9cb2f49f86cc4a043008ac">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga64e20a798a9cb2f49f86cc4a043008ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e8485c340707dc978cdd83cfa81397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga54e8485c340707dc978cdd83cfa81397">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:ga54e8485c340707dc978cdd83cfa81397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11bbf648e0793f47d1f77d56987893b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga11bbf648e0793f47d1f77d56987893b0">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:ga11bbf648e0793f47d1f77d56987893b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f467d87bcfbcd069b55d215f35b5c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga4f467d87bcfbcd069b55d215f35b5c1a">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4f467d87bcfbcd069b55d215f35b5c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53b71af364fbfe04ed46f920c8872df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga53b71af364fbfe04ed46f920c8872df3">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:ga53b71af364fbfe04ed46f920c8872df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f066f500ae92ede849f99952dcb73b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga07f066f500ae92ede849f99952dcb73b">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga07f066f500ae92ede849f99952dcb73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdd099736e444cfb5603f11cf4940246f"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaacf846888ddae88c0aea44f0f5dee746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaacf846888ddae88c0aea44f0f5dee746">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaacf846888ddae88c0aea44f0f5dee746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb5fb40cd2016e4050caa658b242018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaecb5fb40cd2016e4050caa658b242018">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gaecb5fb40cd2016e4050caa658b242018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34bc52d1d1f3b50e8a82a856b9c3a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gad34bc52d1d1f3b50e8a82a856b9c3a4a">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gad34bc52d1d1f3b50e8a82a856b9c3a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ecde13976dfd39408ee95a90e2664f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gab3ecde13976dfd39408ee95a90e2664f">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:gab3ecde13976dfd39408ee95a90e2664f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f37cac1868bf09d875f3db972dede9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaf9f37cac1868bf09d875f3db972dede9">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:gaf9f37cac1868bf09d875f3db972dede9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7743498d5b2d828986dc75fc14173b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gab7743498d5b2d828986dc75fc14173b9">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab7743498d5b2d828986dc75fc14173b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c1af1ce26c84f1789c487355344953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga25c1af1ce26c84f1789c487355344953">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:ga25c1af1ce26c84f1789c487355344953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f016fc33f01d8dcde4e7b69843380bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga9f016fc33f01d8dcde4e7b69843380bf">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:ga9f016fc33f01d8dcde4e7b69843380bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5__s">ALT_PINMUX_DCTD_IO_CFG_5_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa51a62573e9a0e1a30181266a73352b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaa51a62573e9a0e1a30181266a73352b5">ALT_PINMUX_DCTD_IO_CFG_5_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:gaa51a62573e9a0e1a30181266a73352b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0792853cc487ad0b5a81e10dfe1be4df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ga0792853cc487ad0b5a81e10dfe1be4df">ALT_PINMUX_DCTD_IO_CFG_5_OFST</a>&#160;&#160;&#160;0x114</td></tr>
<tr class="separator:ga0792853cc487ad0b5a81e10dfe1be4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaea81dd45b344cd905f27b3223beafebd"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5__s">ALT_PINMUX_DCTD_IO_CFG_5_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaea81dd45b344cd905f27b3223beafebd">ALT_PINMUX_DCTD_IO_CFG_5_t</a></td></tr>
<tr class="separator:gaea81dd45b344cd905f27b3223beafebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_5_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html">ALT_PINMUX_DCTD_IO_CFG_5</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8e403aa0d0901275023d6221e2fd20a9"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab02256865a5a5bac903d9324c1afb192"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a182c63607f5ca35c5cfc7acc1403c541"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2a9f656d92145a22444d81695e2d13c4"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9e5e1486f0f4c203074725c94d1ca355"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a80199548ca15e1fd02203bcc19e8a773"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1127930fba7b9b1c06747757123cb744"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9743862de84b0086b0a205f9cce7f338"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a967b96c7b623403a0d00c58e96c69c56"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a138ab5f8497775941b8370c3a8f3cb6d"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga95718bca75483a22f22148fa713fc753"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf53f9d56a49595a7fc37dce8a27ca653"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae0fdd4f7207d23d82d196ad0dfbc43d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c74ad46025c45d4b4e72e8216eba328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga80f45758e87472d280e458139d7acb94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga26f29341f8eb1da55740a98ba63cd9c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2583d2b4546158cee622f80e9ce18603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga792d711a484bb7d897c1dfce588c498d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa8eb11907d7418446646ee333db90185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga881b38f1cc8420a2e7cc939995497356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga70ce7ab0471259ccbc3d803a075d831b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf96891ce2202ee4a95b604cf4985d747"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadce4fab25fabfc2ab7811a77cff9d268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad1bdc4b846bcee48a2c164cd68f84c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadeea9f12e8f0d3cfdd5a1be13e4c0eba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1e88f0c1ff72c8ba45bda762f6f6a1e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3aec738ec182fe3773f85d72d38744c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga91f4f8aec17bddf3eb58d130f7c8f6d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa738b6d44e717a70e41bd01ac25c50b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac2670553b92e3626f2933de3bad99006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga739cdfa97fba05e7b391cdd22dc3bfee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga06135d80305fb78eae7195056327e1f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6994eb7f33a7e48e43487fe25e118ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga13c5246e4a280ff4dbb06bcd9ce3c39c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6b7176558c29803d42e0d3d3f10358ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafdfadad0344e750d7d23ac8e122adec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae02f7d433915a1dd5ce02cd7c9b271cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga180a0d9a09dbbafed6436a0160857124"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab8cc397c9dcfe8fd013764fced3654f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga904db2b1def35af473af61e52b158d5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae142776a472239de5cd507557ff89eb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga466f1d1633e1c77281fb520bc73a2a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_5_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9911c5ad548312f63ae8a25d0bfad333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa0a87638897970fbcb87a2d9b2769387"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5b23f46e933705676f54c1340ed165a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4a7bc3c43ac26a25dce85bd4f990a381"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2c435ae52cc931922802a53bb7af62c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac062ca5a80496e29d1d753c52ce17790"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad35f62f009e9f68a89a0edec30c630df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga715bb210f06ea147c1acd570f0ca7e03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_5_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad0de1070ce7ac4f07dac6b9100f8f253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadac871cd11fc6ce771bd53cb7658e42d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae445a15f3cb6cdfad771d87086732287"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4fde59b7d6f5c0281be19b2bd7a5be00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0bdbd919d91c3d4ff64bb2c0e57be250"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4b904f324578f9f472872b339110d719"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga46451efe9e521fd584d65e293d28c615"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabb78daec7bcdea7e340857c2b0b5bc1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9e8c7c84437a8fcde7aa6020e6257fe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae15a60b27f4878cfc7c90a3b1777b23e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac9cbe4d3cc43b79280f0a6b8c2552971"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga51e894d80275e32c82197b1bc40c8c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6fb87b914c2feb0bb1cd4f5bd6676618"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga29b3ddf4dcbf48797a6610fe6020cb91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga811548122f090f3d1468bb139c022719"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga57a2caf8839b29de0a6c0d8ada1e676a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_5_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga58ad5b28197dc21f245890ceb1795be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7d3b4599a61764c121d03fa0e5b65caa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6090f0558822e11a27bfb0c1474f8b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga19804634ef15bda7ff9fe8fbc5502a2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0c037a0711264d0c125a075aeff4f06f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0f88091cf9f69375d57c6b08d8ce55f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga444f5b3dfec7a7a4e94040718727c812"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga508182b8411545b16bd3c228ab1e77ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_5_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab77fc3cc6789cc41a61ac7fb2de05ac3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RTRIM">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga281e1fe51dfd7eabb4e3f4f3a34f2785"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RTRIM">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga64e20a798a9cb2f49f86cc4a043008ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RTRIM">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga54e8485c340707dc978cdd83cfa81397"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RTRIM">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga11bbf648e0793f47d1f77d56987893b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RTRIM">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4f467d87bcfbcd069b55d215f35b5c1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RTRIM">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga53b71af364fbfe04ed46f920c8872df3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RTRIM">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga07f066f500ae92ede849f99952dcb73b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RTRIM">ALT_PINMUX_DCTD_IO_CFG_5_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaacf846888ddae88c0aea44f0f5dee746"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaecb5fb40cd2016e4050caa658b242018"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad34bc52d1d1f3b50e8a82a856b9c3a4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab3ecde13976dfd39408ee95a90e2664f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf9f37cac1868bf09d875f3db972dede9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab7743498d5b2d828986dc75fc14173b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga25c1af1ce26c84f1789c487355344953"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9f016fc33f01d8dcde4e7b69843380bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_5_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa51a62573e9a0e1a30181266a73352b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html">ALT_PINMUX_DCTD_IO_CFG_5</a> register. </p>

</div>
</div>
<a class="anchor" id="ga0792853cc487ad0b5a81e10dfe1be4df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_5_OFST&#160;&#160;&#160;0x114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html">ALT_PINMUX_DCTD_IO_CFG_5</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaea81dd45b344cd905f27b3223beafebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5__s">ALT_PINMUX_DCTD_IO_CFG_5_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html#gaea81dd45b344cd905f27b3223beafebd">ALT_PINMUX_DCTD_IO_CFG_5_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__5.html">ALT_PINMUX_DCTD_IO_CFG_5</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
