#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 23 18:40:07 2019
# Process ID: 27733
# Current directory: /fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.runs/impl_1/system_wrapper.vdi
# Journal file: /fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fs/student/ashishvyas/Downloads/Lab2A/lab_files_2019/vivado/seven/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ece/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.355 ; gain = 16.012 ; free physical = 2094 ; free virtual = 10640
Command: link_design -top system_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'system_i/axi_gpio_btn'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_led'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.dcp' for cell 'system_i/axi_gpio_rgbleds'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.dcp' for cell 'system_i/encoder'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.dcp' for cell 'system_i/rst_mig_7series_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_sevenSeg_0_0/system_sevenSeg_0_0.dcp' for cell 'system_i/sevenSeg_0'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0.dcp' for cell 'system_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1.dcp' for cell 'system_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2.dcp' for cell 'system_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3.dcp' for cell 'system_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4.dcp' for cell 'system_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5.dcp' for cell 'system_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6.dcp' for cell 'system_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_7/system_auto_ds_7.dcp' for cell 'system_i/microblaze_0_axi_periph/m08_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_8/system_auto_ds_8.dcp' for cell 'system_i/microblaze_0_axi_periph/m09_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/microblaze_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/microblaze_0_axi_periph/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: system_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc:41]
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2384.941 ; gain = 480.516 ; free physical = 1318 ; free virtual = 9865
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_led/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_led/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_led/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_led/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_btn/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_btn/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/axi_gpio_rgbleds/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/axi_gpio_rgbleds/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/axi_gpio_rgbleds/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/axi_gpio_rgbleds/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7_board.xdc] for cell 'system_i/encoder/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7_board.xdc] for cell 'system_i/encoder/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xdc] for cell 'system_i/encoder/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xdc] for cell 'system_i/encoder/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/constrs_1/imports/lab_files_2019/Nexys4_Handout_2019.xdc]
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/constrs_1/imports/lab_files_2019/Nexys4_Handout_2019.xdc]
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_7/system_auto_ds_7_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_7/system_auto_ds_7_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_8/system_auto_ds_8_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m09_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_auto_ds_8/system_auto_ds_8_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m09_couplers/auto_ds/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1332 ; free virtual = 9880
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 235 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 104 instances

43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2722.105 ; gain = 1235.750 ; free physical = 1332 ; free virtual = 9880
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1327 ; free virtual = 9875

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 174bed5ff

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1311 ; free virtual = 9859

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "df7406f378629456".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "19ad75b709e4988a".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1126 ; free virtual = 9725
Phase 1 Generate And Synthesize Debug Cores | Checksum: d9272520

Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1126 ; free virtual = 9725

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: d423ecbe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1140 ; free virtual = 9739
INFO: [Opt 31-389] Phase Retarget created 584 cells and removed 956 cells
INFO: [Opt 31-1021] In phase Retarget, 219 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 995819bd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1140 ; free virtual = 9739
INFO: [Opt 31-389] Phase Constant propagation created 110 cells and removed 378 cells
INFO: [Opt 31-1021] In phase Constant propagation, 182 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: c1cfa36b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1139 ; free virtual = 9737
INFO: [Opt 31-389] Phase Sweep created 22 cells and removed 1021 cells
INFO: [Opt 31-1021] In phase Sweep, 908 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/mmcm_clkout0_BUFG_inst to drive 0 load(s) on clock net system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/mmcm_clkout0_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out_BUFG_inst to drive 0 load(s) on clock net system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: a4cf8845

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1139 ; free virtual = 9737
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: a37ef401

Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1141 ; free virtual = 9739
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1813090ce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1140 ; free virtual = 9739
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             584  |             956  |                                            219  |
|  Constant propagation         |             110  |             378  |                                            182  |
|  Sweep                        |              22  |            1021  |                                            908  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1140 ; free virtual = 9739
Ending Logic Optimization Task | Checksum: 15419a06b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2722.105 ; gain = 0.000 ; free physical = 1140 ; free virtual = 9739

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.268 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 45 newly gated: 0 Total Ports: 82
Ending PowerOpt Patch Enables Task | Checksum: d858eac9

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2965.938 ; gain = 0.000 ; free physical = 1085 ; free virtual = 9684
Ending Power Optimization Task | Checksum: d858eac9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2965.938 ; gain = 243.832 ; free physical = 1102 ; free virtual = 9701

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d858eac9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.938 ; gain = 0.000 ; free physical = 1103 ; free virtual = 9701

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2965.938 ; gain = 0.000 ; free physical = 1103 ; free virtual = 9701
Ending Netlist Obfuscation Task | Checksum: d8553d0d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2965.938 ; gain = 0.000 ; free physical = 1103 ; free virtual = 9701
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2965.938 ; gain = 243.832 ; free physical = 1103 ; free virtual = 9701
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.938 ; gain = 0.000 ; free physical = 1103 ; free virtual = 9702
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2965.938 ; gain = 0.000 ; free physical = 1098 ; free virtual = 9700
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.938 ; gain = 0.000 ; free physical = 1099 ; free virtual = 9702
INFO: [Common 17-1381] The checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2965.938 ; gain = 0.000 ; free physical = 1102 ; free virtual = 9707
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1101 ; free virtual = 9706
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 70d8c902

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1101 ; free virtual = 9706
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1101 ; free virtual = 9706

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9509b2e7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1083 ; free virtual = 9688

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 121b862c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1050 ; free virtual = 9656

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 121b862c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1050 ; free virtual = 9656
Phase 1 Placer Initialization | Checksum: 121b862c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1050 ; free virtual = 9656

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e4b78647

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1034 ; free virtual = 9639

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1013 ; free virtual = 9619

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: cc337ee7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1013 ; free virtual = 9619
Phase 2 Global Placement | Checksum: 10e0ebbde

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1018 ; free virtual = 9623

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10e0ebbde

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1018 ; free virtual = 9623

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b63b1496

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1016 ; free virtual = 9621

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 457868af

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1016 ; free virtual = 9621

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a6389ab2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1016 ; free virtual = 9621

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 193d87629

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 999 ; free virtual = 9605

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b7987fff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1004 ; free virtual = 9609

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e2c816de

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1004 ; free virtual = 9609
Phase 3 Detail Placement | Checksum: 1e2c816de

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1004 ; free virtual = 9609

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b8186664

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b8186664

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1006 ; free virtual = 9611
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.456. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16c9d9354

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1006 ; free virtual = 9611
Phase 4.1 Post Commit Optimization | Checksum: 16c9d9354

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1006 ; free virtual = 9611

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16c9d9354

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1007 ; free virtual = 9612

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16c9d9354

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1007 ; free virtual = 9612

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1008 ; free virtual = 9613
Phase 4.4 Final Placement Cleanup | Checksum: 1233f30f2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1008 ; free virtual = 9613
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1233f30f2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1008 ; free virtual = 9613
Ending Placer Task | Checksum: 10306eaef

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1031 ; free virtual = 9637
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1031 ; free virtual = 9637
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1031 ; free virtual = 9637
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1019 ; free virtual = 9635
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 995 ; free virtual = 9630
INFO: [Common 17-1381] The checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1020 ; free virtual = 9635
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1012 ; free virtual = 9627
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 1018 ; free virtual = 9633
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: da7033e6 ConstDB: 0 ShapeSum: 2896b709 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 139e1cbc0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 868 ; free virtual = 9483
Post Restoration Checksum: NetGraph: 7b0d3630 NumContArr: bed49590 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 139e1cbc0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 845 ; free virtual = 9460

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 139e1cbc0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 829 ; free virtual = 9444

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 139e1cbc0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 829 ; free virtual = 9444
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 88e7bebe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 809 ; free virtual = 9424
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.601  | TNS=0.000  | WHS=-0.312 | THS=-350.264|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: e3344337

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 804 ; free virtual = 9419
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 743ccacd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 803 ; free virtual = 9418
Phase 2 Router Initialization | Checksum: e1966ea0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 803 ; free virtual = 9418

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12314d56a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 791 ; free virtual = 9406

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2443
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.613  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 218abb95d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 790 ; free virtual = 9405

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.613  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ee621b04

Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 790 ; free virtual = 9405
Phase 4 Rip-up And Reroute | Checksum: ee621b04

Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 790 ; free virtual = 9405

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ee621b04

Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 790 ; free virtual = 9405

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ee621b04

Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 790 ; free virtual = 9405
Phase 5 Delay and Skew Optimization | Checksum: ee621b04

Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 790 ; free virtual = 9405

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: be5bfc5a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 790 ; free virtual = 9405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.613  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fa938c66

Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 789 ; free virtual = 9405
Phase 6 Post Hold Fix | Checksum: fa938c66

Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 789 ; free virtual = 9405

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.19154 %
  Global Horizontal Routing Utilization  = 4.27444 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fa938c66

Time (s): cpu = 00:01:05 ; elapsed = 00:00:39 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 790 ; free virtual = 9405

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fa938c66

Time (s): cpu = 00:01:05 ; elapsed = 00:00:39 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 789 ; free virtual = 9404

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c7e396fa

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 790 ; free virtual = 9406

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.613  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c7e396fa

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 790 ; free virtual = 9406
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 816 ; free virtual = 9432

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 816 ; free virtual = 9432
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 816 ; free virtual = 9432
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 802 ; free virtual = 9428
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 772 ; free virtual = 9424
INFO: [Common 17-1381] The checkpoint '/fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2973.945 ; gain = 0.000 ; free physical = 805 ; free virtual = 9431
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /fs/student/ashishvyas/Downloads/Lab2A/Lab1B_handout/Lab1B/Lab1B.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.949 ; gain = 0.000 ; free physical = 698 ; free virtual = 9324
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
145 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3026.984 ; gain = 16.035 ; free physical = 658 ; free virtual = 9296
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 18:43:47 2019...
