Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Tue Sep 23 22:33:27 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 98.57%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -7.232ns, STNS: -340.828ns
	HWNS: 0.003ns, HTNS: 0.000ns
	Period Check WNS: 3.366ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         1824   pll_inst_125M_1
           clk1:      125.000         1824   udp_clk_125m
           clk2:      150.015          679   u_clk/pll_inst.clkc[0]
           clk3:      125.000          675   phy1_rgmii_rx_clk
           clk4:       10.000          284   config_inst.jtck
           clk5:      125.000          180   pll_inst_125M_0
           clk6:       62.500          100   u_PLL_HDMI_CLK/pll_inst.clkc[0]
           clk7:       50.000           64   clk_in
           clk8:      312.500           39   u_PLL_HDMI_CLK/pll_inst.clkc[1]
           clk9:      150.015            1   u_clk/pll_inst.clkc[2]
          clk10:      125.000            1   u_clk_gen/u_pll_0/pll_inst.clkc[4]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                 8.684         115.154           -0.684    -17.857            0.048      0.000            0.138             1824                7             no       no
       clk1           local            0.000      4.000                 8.000         125.000                 8.684         115.154           -0.684    -17.857            0.048      0.000            0.138             1824                7             no       no
       clk2           local            0.000      3.333                 6.666         150.015                21.130          47.326           -7.232   -238.324            0.038      0.000            0.326              679                6             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 7.059         141.663            0.941      0.000            0.003      0.000            0.254              675                5             no       no
       clk4           local            0.000     50.000               100.000          10.000                20.814          48.045           39.593      0.000            0.010      0.000            0.138              284               10             no       no
       clk5           local            0.000      4.000                 8.000         125.000                 6.582         151.930            1.418      0.000            0.211      0.000            0.254              180                6             no       no
       clk6           local            0.000      8.000                16.000          62.500                32.645          30.633           -1.392     -4.653            0.230      0.000            0.138              100                6             no       no
       clk7           local            0.000     10.000                20.000          50.000                 6.984         143.184           13.016      0.000            0.345      0.000            0.480               64                6             no       no
       clk8           local            0.000      1.600                 3.200         312.500                 2.843         351.741            0.357      0.000            0.223      0.000            0.480               39                1             no       no
       clk9           local            3.333      0.000                 6.666         150.015                10.870          91.996           -2.102    -62.137            3.334      0.000            0.000                1                1             no       no
      clk10           local            2.000      6.000                 8.000         125.000                 3.980         251.256            1.005      0.000            6.279      0.000            0.000                1                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_1 -> pll_inst_125M_1
Type           :     Self
From Clock     :     pll_inst_125M_1
To Clock       :     pll_inst_125M_1
Min Period     :     8.684ns
Fmax           :     115.154MHz

Statistics:
Max            : SWNS     -0.684ns, STNS    -17.857ns,        83 Viol Endpoints,      5978 Total Endpoints,     41238 Paths Analyzed
Min            : HWNS      0.048ns, HTNS      0.000ns,         0 Viol Endpoints,      5978 Total Endpoints,     41238 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.684ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.c[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.404ns (cell 2.080ns (24%), net 6.324ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.416          9.807          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.c[0]
LUT5 (reg)          x027y008z2          0.466    f    10.273       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[47],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.273               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.684               

Slack               : -0.684ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.c[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.404ns (cell 2.080ns (24%), net 6.324ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.416          9.807          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.c[1]
LUT5 (reg)          x027y008z2          0.466    f    10.273       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[46],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.273               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.684               

Slack               : -0.632ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.c[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.352ns (cell 2.080ns (24%), net 6.272ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.364          9.755          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.c[0]
LUT5 (reg)          x022y010z3          0.466    f    10.221       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[30],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.221               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.632               

Slack               : -0.632ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.c[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.352ns (cell 2.080ns (24%), net 6.272ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.364          9.755          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.c[1]
LUT5 (reg)          x022y010z3          0.466    f    10.221       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[28],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.221               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.632               

Slack               : -0.510ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_364.ce (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.230ns (cell 2.351ns (28%), net 5.879ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y019z0          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.q[0]
net (fo=11)                             2.168          4.183          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[19],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.b[0]
LUT4                x027y022z2          0.431    f     4.614       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.f[0]
net (fo=1)                              0.309          4.923          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_144,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.a[1]
LUT4                x027y021z2          0.424    f     5.347       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.f[1]
net (fo=1)                              0.456          5.803          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_150,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.b[1]
LUT5                x028y020z2          0.431    f     6.234       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.f[1]
net (fo=2)                              0.615          6.849          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_172,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.a[0]
LUT5                x030y017z2          0.424    f     7.273       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.f[0]
net (fo=8)                              0.496          7.769          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux13_syn_483,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_268.a[0]
LUT4                x031y018z1          0.408    f     8.177       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_268.f[0]
net (fo=26)                             1.835         10.012          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_2[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_364.ce
reg                 x036y024z2          0.087    r    10.099               
--------------------------------------------------------------------  ---------------
Arrival                                               10.099               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_364.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.510               

Slack               : -0.507ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[126]_syn_4.ce (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.227ns (cell 2.367ns (28%), net 5.860ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y019z0          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.q[0]
net (fo=11)                             2.168          4.183          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[19],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.b[0]
LUT4                x027y022z2          0.431    f     4.614       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.f[0]
net (fo=1)                              0.309          4.923          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_144,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.a[1]
LUT4                x027y021z2          0.424    f     5.347       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.f[1]
net (fo=1)                              0.456          5.803          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_150,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.b[1]
LUT5                x028y020z2          0.431    f     6.234       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.f[1]
net (fo=2)                              0.615          6.849          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_172,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.a[0]
LUT5                x030y017z2          0.424    f     7.273       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.f[0]
net (fo=8)                              0.507          7.780          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux13_syn_483,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[68]_syn_4.a[0]
LUT5                x030y016z3          0.424    f     8.204       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[68]_syn_4.f[0]
net (fo=31)                             1.805         10.009          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[126]_syn_4.ce
reg                 x025y012z1          0.087    r    10.096               
--------------------------------------------------------------------  ---------------
Arrival                                               10.096               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[126]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.507               

Slack               : -0.507ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[127]_syn_4.ce (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.227ns (cell 2.367ns (28%), net 5.860ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y019z0          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.q[0]
net (fo=11)                             2.168          4.183          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[19],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.b[0]
LUT4                x027y022z2          0.431    f     4.614       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.f[0]
net (fo=1)                              0.309          4.923          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_144,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.a[1]
LUT4                x027y021z2          0.424    f     5.347       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.f[1]
net (fo=1)                              0.456          5.803          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_150,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.b[1]
LUT5                x028y020z2          0.431    f     6.234       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.f[1]
net (fo=2)                              0.615          6.849          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_172,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.a[0]
LUT5                x030y017z2          0.424    f     7.273       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.f[0]
net (fo=8)                              0.507          7.780          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux13_syn_483,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[68]_syn_4.a[0]
LUT5                x030y016z3          0.424    f     8.204       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[68]_syn_4.f[0]
net (fo=31)                             1.805         10.009          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[127]_syn_4.ce
reg                 x025y012z0          0.087    r    10.096               
--------------------------------------------------------------------  ---------------
Arrival                                               10.096               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[127]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.507               

Slack               : -0.505ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.c[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.225ns (cell 2.080ns (25%), net 6.145ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.237          9.628          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.c[0]
LUT5 (reg)          x025y011z3          0.466    f    10.094       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[29],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.094               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.505               

Slack               : -0.505ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.c[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.225ns (cell 2.080ns (25%), net 6.145ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.237          9.628          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.c[1]
LUT5 (reg)          x025y011z3          0.466    f    10.094       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[19],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.094               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.505               

Slack               : -0.395ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[32]_syn_4.c[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.115ns (cell 2.080ns (25%), net 6.035ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.127          9.518          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[32]_syn_4.c[0]
LUT5 (reg)          x026y008z3          0.466    f     9.984       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[44],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.984               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[32]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.395               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.048ns
Begin Point         : u6_tx_fifo/wr_addr_reg[8]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_11.addra[12] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.393ns (cell 0.109ns (27%), net 0.284ns (73%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x009y050z3          0.109    f     1.443          pin: u6_tx_fifo/wr_addr_reg[8]_syn_4.q[0]
net (fo=6)                              0.284          1.727          net: u6_tx_fifo/wr_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.addra[12]
EMB (reg)           x008y045            0.000    f     1.727       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.727               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.048               

Slack               : 0.086ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[10] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.494ns (cell 0.109ns (22%), net 0.385ns (78%))
Clock Skew          : 0.108ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x002y035z1          0.109    f     1.443          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[0]
net (fo=6)                              0.385          1.828          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[9],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[10]
EMB (reg)           x008y036            0.000    f     1.828       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.828               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.025          1.742               
--------------------------------------------------------------------  ---------------
Required                                               1.742               
--------------------------------------------------------------------  ---------------
Slack                                                  0.086               

Slack               : 0.094ns
Begin Point         : u6_tx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_1.addra[4] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.109ns (24%), net 0.330ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y049z2          0.109    f     1.443          pin: u6_tx_fifo/wr_addr_reg[1]_syn_4.q[1]
net (fo=6)                              0.330          1.773          net: u6_tx_fifo/wr_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.addra[4]
EMB (reg)           x008y045            0.000    f     1.773       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.773               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.094               

Slack               : 0.112ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[8] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.457ns (cell 0.109ns (23%), net 0.348ns (77%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x020y002z1          0.109    f     1.443          pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.q[1]
net (fo=6)                              0.348          1.791          net: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[6],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[8]
EMB (reg)           x024y000            0.000    f     1.791       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.791               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.112               

Slack               : 0.133ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_data_length_reg_ff1_reg[2]_syn_3.ce (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.402ns (cell 0.162ns (40%), net 0.240ns (60%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[10]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y035z2          0.109    f     1.443          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[10]_syn_4.q[0]
net (fo=25)                             0.240          1.683          net: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg_syn_1[9],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_data_length_reg_ff1_reg[2]_syn_3.ce
reg                 x010y037z2          0.053    f     1.736               
--------------------------------------------------------------------  ---------------
Arrival                                                1.736               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_data_length_reg_ff1_reg[2]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.133               

Slack               : 0.136ns
Begin Point         : u6_tx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_1.csa[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.481ns (cell 0.109ns (22%), net 0.372ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y053z0          0.109    f     1.443          pin: u6_tx_fifo/wr_addr_reg[10]_syn_4.q[1]
net (fo=6)                              0.372          1.815          net: u6_tx_fifo/wr_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.csa[0]
EMB (reg)           x008y045            0.000    f     1.815               
--------------------------------------------------------------------  ---------------
Arrival                                                1.815               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.136               

Slack               : 0.139ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.dia[5] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.484ns (cell 0.109ns (22%), net 0.375ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y034z3          0.109    f     1.443          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6]_syn_4.q[0]
net (fo=1)                              0.375          1.818          net: u2_udp_loopback/app_rx_data[7],  ../../../../source_code/rtl/ETH/udp_loopback.v(48)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.dia[5]
EMB (reg)           x008y027            0.000    f     1.818       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.818               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.141ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[4]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.addra[4] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x002y034z0          0.109    f     1.443          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[4]_syn_4.q[0]
net (fo=6)                              0.377          1.820          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.addra[4]
EMB (reg)           x008y027            0.000    f     1.820       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.141ns
Begin Point         : u6_tx_fifo/wr_eof_bram_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_11.dia[8] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_eof_bram_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y051z2          0.109    f     1.443          pin: u6_tx_fifo/wr_eof_bram_reg[0]_syn_4.q[0]
net (fo=9)                              0.377          1.820          net: u6_tx_fifo/wr_eof_bram[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(81)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.dia[8]
EMB (reg)           x008y045            0.000    f     1.820       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.149ns
Begin Point         : u7_rx_fifo/rd_addr_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_1.addrb[9] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.494ns (cell 0.109ns (22%), net 0.385ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u7_rx_fifo/rd_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x002y042z3          0.109    f     1.443          pin: u7_rx_fifo/rd_addr_reg[6]_syn_4.q[1]
net (fo=7)                              0.385          1.828          net: u7_rx_fifo/rd_addr[6],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.addrb[9]
EMB (reg)           x008y036            0.000    f     1.828       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.828               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.149               


----------------------------------------------------------------------------------------------------
Path Group     :     udp_clk_125m -> udp_clk_125m
Type           :     Self
From Clock     :     udp_clk_125m
To Clock       :     udp_clk_125m
Min Period     :     8.684ns
Fmax           :     115.154MHz

Statistics:
Max            : SWNS     -0.684ns, STNS    -17.857ns,        83 Viol Endpoints,      5978 Total Endpoints,     41238 Paths Analyzed
Min            : HWNS      0.048ns, HTNS      0.000ns,         0 Viol Endpoints,      5978 Total Endpoints,     41238 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.684ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.c[0] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.404ns (cell 2.080ns (24%), net 6.324ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.416          9.807          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.c[0]
LUT5 (reg)          x027y008z2          0.466    f    10.273       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[47],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.273               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.684               

Slack               : -0.684ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.c[1] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.404ns (cell 2.080ns (24%), net 6.324ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.416          9.807          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.c[1]
LUT5 (reg)          x027y008z2          0.466    f    10.273       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[46],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.273               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[46]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.684               

Slack               : -0.632ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.c[0] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.352ns (cell 2.080ns (24%), net 6.272ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.364          9.755          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.c[0]
LUT5 (reg)          x022y010z3          0.466    f    10.221       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[30],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.221               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.632               

Slack               : -0.632ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.c[1] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.352ns (cell 2.080ns (24%), net 6.272ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.364          9.755          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.c[1]
LUT5 (reg)          x022y010z3          0.466    f    10.221       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[28],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.221               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[28]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.632               

Slack               : -0.510ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_364.ce (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.230ns (cell 2.351ns (28%), net 5.879ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y019z0          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.q[0]
net (fo=11)                             2.168          4.183          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[19],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.b[0]
LUT4                x027y022z2          0.431    f     4.614       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.f[0]
net (fo=1)                              0.309          4.923          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_144,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.a[1]
LUT4                x027y021z2          0.424    f     5.347       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.f[1]
net (fo=1)                              0.456          5.803          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_150,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.b[1]
LUT5                x028y020z2          0.431    f     6.234       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.f[1]
net (fo=2)                              0.615          6.849          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_172,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.a[0]
LUT5                x030y017z2          0.424    f     7.273       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.f[0]
net (fo=8)                              0.496          7.769          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux13_syn_483,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_268.a[0]
LUT4                x031y018z1          0.408    f     8.177       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_268.f[0]
net (fo=26)                             1.835         10.012          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_2[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_364.ce
reg                 x036y024z2          0.087    r    10.099               
--------------------------------------------------------------------  ---------------
Arrival                                               10.099               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_364.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.510               

Slack               : -0.507ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[126]_syn_4.ce (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.227ns (cell 2.367ns (28%), net 5.860ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y019z0          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.q[0]
net (fo=11)                             2.168          4.183          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[19],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.b[0]
LUT4                x027y022z2          0.431    f     4.614       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.f[0]
net (fo=1)                              0.309          4.923          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_144,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.a[1]
LUT4                x027y021z2          0.424    f     5.347       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.f[1]
net (fo=1)                              0.456          5.803          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_150,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.b[1]
LUT5                x028y020z2          0.431    f     6.234       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.f[1]
net (fo=2)                              0.615          6.849          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_172,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.a[0]
LUT5                x030y017z2          0.424    f     7.273       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.f[0]
net (fo=8)                              0.507          7.780          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux13_syn_483,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[68]_syn_4.a[0]
LUT5                x030y016z3          0.424    f     8.204       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[68]_syn_4.f[0]
net (fo=31)                             1.805         10.009          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[126]_syn_4.ce
reg                 x025y012z1          0.087    r    10.096               
--------------------------------------------------------------------  ---------------
Arrival                                               10.096               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[126]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.507               

Slack               : -0.507ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[127]_syn_4.ce (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.227ns (cell 2.367ns (28%), net 5.860ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y019z0          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.q[0]
net (fo=11)                             2.168          4.183          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[19],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.b[0]
LUT4                x027y022z2          0.431    f     4.614       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[77]_syn_4.f[0]
net (fo=1)                              0.309          4.923          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_144,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.a[1]
LUT4                x027y021z2          0.424    f     5.347       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.f[1]
net (fo=1)                              0.456          5.803          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_150,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.b[1]
LUT5                x028y020z2          0.431    f     6.234       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_326.f[1]
net (fo=2)                              0.615          6.849          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_172,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.a[0]
LUT5                x030y017z2          0.424    f     7.273       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[137]_syn_4.f[0]
net (fo=8)                              0.507          7.780          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux13_syn_483,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[68]_syn_4.a[0]
LUT5                x030y016z3          0.424    f     8.204       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[68]_syn_4.f[0]
net (fo=31)                             1.805         10.009          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[127]_syn_4.ce
reg                 x025y012z0          0.087    r    10.096               
--------------------------------------------------------------------  ---------------
Arrival                                               10.096               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[127]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.507               

Slack               : -0.505ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.c[0] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.225ns (cell 2.080ns (25%), net 6.145ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.237          9.628          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.c[0]
LUT5 (reg)          x025y011z3          0.466    f    10.094       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[29],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.094               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.505               

Slack               : -0.505ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.c[1] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.225ns (cell 2.080ns (25%), net 6.145ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.237          9.628          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.c[1]
LUT5 (reg)          x025y011z3          0.466    f    10.094       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[19],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.094               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[19]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.505               

Slack               : -0.395ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[32]_syn_4.c[0] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.115ns (cell 2.080ns (25%), net 6.035ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y029z2          0.146    r     2.015          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[10]_syn_4.q[0]
net (fo=8)                              2.676          4.691          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.d[1]
LUT4                x035y025z0          0.205    r     4.896       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[120]_syn_4.f[1]
net (fo=1)                              0.467          5.363          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_234,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.a[1]
LUT4                x034y025z0          0.408    f     5.771       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[96]_syn_4.f[1]
net (fo=1)                              0.456          6.227          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_242,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.a[0]
LUT4                x034y026z3          0.424    f     6.651       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[98]_syn_4.f[0]
net (fo=1)                              0.309          6.960          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_246,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.b[0]
LUT5                x033y026z3          0.431    f     7.391       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[113]_syn_4.f[0]
net (fo=48)                             2.127          9.518          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[32]_syn_4.c[0]
LUT5 (reg)          x026y008z3          0.466    f     9.984       5  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[44],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.984               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[32]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.395               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.048ns
Begin Point         : u6_tx_fifo/wr_addr_reg[8]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_11.addra[12] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.393ns (cell 0.109ns (27%), net 0.284ns (73%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x009y050z3          0.109    f     1.443          pin: u6_tx_fifo/wr_addr_reg[8]_syn_4.q[0]
net (fo=6)                              0.284          1.727          net: u6_tx_fifo/wr_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.addra[12]
EMB (reg)           x008y045            0.000    f     1.727       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.727               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.048               

Slack               : 0.086ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[10] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.494ns (cell 0.109ns (22%), net 0.385ns (78%))
Clock Skew          : 0.108ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x002y035z1          0.109    f     1.443          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[0]
net (fo=6)                              0.385          1.828          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[9],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[10]
EMB (reg)           x008y036            0.000    f     1.828       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.828               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.025          1.742               
--------------------------------------------------------------------  ---------------
Required                                               1.742               
--------------------------------------------------------------------  ---------------
Slack                                                  0.086               

Slack               : 0.094ns
Begin Point         : u6_tx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_1.addra[4] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.109ns (24%), net 0.330ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y049z2          0.109    f     1.443          pin: u6_tx_fifo/wr_addr_reg[1]_syn_4.q[1]
net (fo=6)                              0.330          1.773          net: u6_tx_fifo/wr_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.addra[4]
EMB (reg)           x008y045            0.000    f     1.773       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.773               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.094               

Slack               : 0.112ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[8] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.457ns (cell 0.109ns (23%), net 0.348ns (77%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x020y002z1          0.109    f     1.443          pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[6]_syn_4.q[1]
net (fo=6)                              0.348          1.791          net: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[6],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[8]
EMB (reg)           x024y000            0.000    f     1.791       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.791               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.112               

Slack               : 0.133ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_data_length_reg_ff1_reg[2]_syn_3.ce (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.402ns (cell 0.162ns (40%), net 0.240ns (60%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[10]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y035z2          0.109    f     1.443          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg[10]_syn_4.q[0]
net (fo=25)                             0.240          1.683          net: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg_syn_1[9],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_data_length_reg_ff1_reg[2]_syn_3.ce
reg                 x010y037z2          0.053    f     1.736               
--------------------------------------------------------------------  ---------------
Arrival                                                1.736               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_data_length_reg_ff1_reg[2]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.133               

Slack               : 0.136ns
Begin Point         : u6_tx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_1.csa[0] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.481ns (cell 0.109ns (22%), net 0.372ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y053z0          0.109    f     1.443          pin: u6_tx_fifo/wr_addr_reg[10]_syn_4.q[1]
net (fo=6)                              0.372          1.815          net: u6_tx_fifo/wr_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.csa[0]
EMB (reg)           x008y045            0.000    f     1.815               
--------------------------------------------------------------------  ---------------
Arrival                                                1.815               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.136               

Slack               : 0.139ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.dia[5] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.484ns (cell 0.109ns (22%), net 0.375ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y034z3          0.109    f     1.443          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6]_syn_4.q[0]
net (fo=1)                              0.375          1.818          net: u2_udp_loopback/app_rx_data[7],  ../../../../source_code/rtl/ETH/udp_loopback.v(48)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.dia[5]
EMB (reg)           x008y027            0.000    f     1.818       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.818               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.141ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[4]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.addra[4] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x002y034z0          0.109    f     1.443          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[4]_syn_4.q[0]
net (fo=6)                              0.377          1.820          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.addra[4]
EMB (reg)           x008y027            0.000    f     1.820       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.141ns
Begin Point         : u6_tx_fifo/wr_eof_bram_reg[0]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_11.dia[8] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_eof_bram_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y051z2          0.109    f     1.443          pin: u6_tx_fifo/wr_eof_bram_reg[0]_syn_4.q[0]
net (fo=9)                              0.377          1.820          net: u6_tx_fifo/wr_eof_bram[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(81)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.dia[8]
EMB (reg)           x008y045            0.000    f     1.820       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.149ns
Begin Point         : u7_rx_fifo/rd_addr_reg[6]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_1.addrb[9] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.494ns (cell 0.109ns (22%), net 0.385ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u7_rx_fifo/rd_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x002y042z3          0.109    f     1.443          pin: u7_rx_fifo/rd_addr_reg[6]_syn_4.q[1]
net (fo=7)                              0.385          1.828          net: u7_rx_fifo/rd_addr[6],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.addrb[9]
EMB (reg)           x008y036            0.000    f     1.828       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.828               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.149               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     7.059ns
Fmax           :     141.663MHz

Statistics:
Max            : SWNS      0.941ns, STNS      0.000ns,         0 Viol Endpoints,      1639 Total Endpoints,      3016 Paths Analyzed
Min            : HWNS      0.003ns, HTNS      0.000ns,         0 Viol Endpoints,      1639 Total Endpoints,      3016 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.941ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[10]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.779ns (cell 0.233ns (3%), net 6.546ns (97%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x004y065z1          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.q[0]
net (fo=56)                             6.546         10.939          net: debug_hub_top/slave_0_ctrl_sync_vld,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[10]_syn_3.ce
reg                 x036y060z0          0.087    r    11.026               
--------------------------------------------------------------------  ---------------
Arrival                                               11.026               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[10]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  0.941               

Slack               : 1.055ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[60]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.665ns (cell 0.233ns (3%), net 6.432ns (97%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x004y065z1          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.q[0]
net (fo=56)                             6.432         10.825          net: debug_hub_top/slave_0_ctrl_sync_vld,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[60]_syn_3.ce
reg                 x036y057z1          0.087    r    10.912               
--------------------------------------------------------------------  ---------------
Arrival                                               10.912               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[60]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.055               

Slack               : 1.055ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[63]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.665ns (cell 0.233ns (3%), net 6.432ns (97%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x004y065z1          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.q[0]
net (fo=56)                             6.432         10.825          net: debug_hub_top/slave_0_ctrl_sync_vld,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[63]_syn_3.ce
reg                 x036y057z0          0.087    r    10.912               
--------------------------------------------------------------------  ---------------
Arrival                                               10.912               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[63]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.055               

Slack               : 1.219ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[20]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.501ns (cell 0.233ns (3%), net 6.268ns (97%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x004y065z1          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.q[0]
net (fo=56)                             6.268         10.661          net: debug_hub_top/slave_0_ctrl_sync_vld,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[20]_syn_3.ce
reg                 x035y057z1          0.087    r    10.748               
--------------------------------------------------------------------  ---------------
Arrival                                               10.748               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[20]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.219               

Slack               : 1.219ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[23]_syn_4.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.501ns (cell 0.233ns (3%), net 6.268ns (97%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x004y065z1          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.q[0]
net (fo=56)                             6.268         10.661          net: debug_hub_top/slave_0_ctrl_sync_vld,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[23]_syn_4.ce
reg                 x035y057z0          0.087    r    10.748               
--------------------------------------------------------------------  ---------------
Arrival                                               10.748               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[23]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.219               

Slack               : 1.230ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[61]_syn_4.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.490ns (cell 0.233ns (3%), net 6.257ns (97%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x004y065z1          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.q[0]
net (fo=56)                             6.257         10.650          net: debug_hub_top/slave_0_ctrl_sync_vld,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[61]_syn_4.ce
reg                 x036y060z3          0.087    r    10.737               
--------------------------------------------------------------------  ---------------
Arrival                                               10.737               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[61]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.230               

Slack               : 1.741ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[11]_syn_4.d[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.979ns (cell 1.740ns (29%), net 4.239ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x025y052z2          0.146    r     4.393          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.q[1]
net (fo=8)                              2.098          6.491          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.d[0]
LUT2                x017y061z3          0.262    r     6.753       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.f[0]
net (fo=5)                              0.456          7.209          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[27]_syn_4.c[0]
LUT2                x017y061z2          0.348    f     7.557       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[27]_syn_4.f[0]
net (fo=7)                              0.307          7.864          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_7,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d4_reg[9]_syn_4.d[1]
LUT4                x017y059z2          0.262    r     8.126       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d4_reg[9]_syn_4.f[1]
net (fo=3)                              0.922          9.048          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n30,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[7]_syn_4.a[1]
LUT3                x020y055z1          0.408    f     9.456       4  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[7]_syn_4.f[1]
net (fo=1)                              0.456          9.912          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n26,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[11]_syn_4.d[0]
LUT3 (reg)          x021y054z1          0.314    r    10.226       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[26],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.226               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[11]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.741               

Slack               : 1.794ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.926ns (cell 1.896ns (31%), net 4.030ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x025y052z2          0.146    r     4.393          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_3.q[1]
net (fo=8)                              2.098          6.491          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.d[0]
LUT2                x017y061z3          0.262    r     6.753       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_17.f[0]
net (fo=5)                              0.612          7.365          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_8.c[1]
LUT4                x017y056z3          0.348    f     7.713       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_8.f[1]
net (fo=1)                              0.759          8.472          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_2,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d6_reg[10]_syn_4.a[0]
LUT4                x022y055z1          0.408    f     8.880       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d6_reg[10]_syn_4.f[0]
net (fo=2)                              0.561          9.441          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1]
LUT5 (reg)          x025y056z0          0.732    f    10.173       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.173               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.794               

Slack               : 1.887ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[21]_syn_4.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.833ns (cell 0.233ns (3%), net 5.600ns (97%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x004y065z1          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.q[0]
net (fo=56)                             5.600          9.993          net: debug_hub_top/slave_0_ctrl_sync_vld,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[21]_syn_4.ce
reg                 x033y059z2          0.087    r    10.080               
--------------------------------------------------------------------  ---------------
Arrival                                               10.080               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[21]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.887               

Slack               : 2.297ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_7.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[6]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.423ns (cell 0.484ns (8%), net 4.939ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_7.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x001y064z2          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_7.q[0]
net (fo=2)                              0.623          5.016          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.c[0]
LUT2                x004y065z1          0.251    r     5.267       1  pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.f[0]
net (fo=56)                             4.316          9.583          net: debug_hub_top/U_0_handshake_sync_ctrl/req_sync_pos_bclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[6]_syn_3.ce
reg                 x037y067z3          0.087    r     9.670               
--------------------------------------------------------------------  ---------------
Arrival                                                9.670               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[6]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.297               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.003ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_19.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[68]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.401ns (cell 0.161ns (40%), net 0.240ns (60%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_19.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x034y069z0          0.109    f     3.438          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_19.q[0]
net (fo=15)                             0.240          3.678          net: cwc_slave_0_rst,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[68]_syn_3.sr
reg                 x035y069z3          0.052    f     3.730               
--------------------------------------------------------------------  ---------------
Arrival                                                3.730               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[68]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.912               
clock uncertainty                       0.100          4.012               
clock pessimism                        -0.285          3.727               
--------------------------------------------------------------------  ---------------
Required                                               3.727               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.011ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_17.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[21]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.409ns (cell 0.161ns (39%), net 0.248ns (61%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 22
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_17.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x034y059z0          0.109    f     3.438          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_17.q[0]
net (fo=22)                             0.248          3.686          net: cwc_slave_0_rst_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[21]_syn_4.sr
reg                 x033y059z2          0.052    f     3.738               
--------------------------------------------------------------------  ---------------
Arrival                                                3.738               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[21]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.912               
clock uncertainty                       0.100          4.012               
clock pessimism                        -0.285          3.727               
--------------------------------------------------------------------  ---------------
Required                                               3.727               
--------------------------------------------------------------------  ---------------
Slack                                                  0.011               

Slack               : 0.024ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[4]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.addra[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.369ns (cell 0.109ns (29%), net 0.260ns (71%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[4]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x025y056z3          0.109    f     3.438          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[4]_syn_4.q[1]
net (fo=7)                              0.260          3.698          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_addr[4],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.addra[7]
EMB (reg)           x024y054            0.000    f     3.698       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.698               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.024               

Slack               : 0.027ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.409ns (cell 0.161ns (39%), net 0.248ns (61%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x027y063z0          0.109    f     3.438          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.q[0]
net (fo=23)                             0.248          3.686          net: cwc_slave_0_rst_dup_3,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1]_syn_4.sr
reg                 x027y064z2          0.052    f     3.738               
--------------------------------------------------------------------  ---------------
Arrival                                                3.738               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.912               
clock uncertainty                       0.100          4.012               
clock pessimism                        -0.301          3.711               
--------------------------------------------------------------------  ---------------
Required                                               3.711               
--------------------------------------------------------------------  ---------------
Slack                                                  0.027               

Slack               : 0.035ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_14.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[93]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.417ns (cell 0.161ns (38%), net 0.256ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_14.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x017y067z2          0.109    f     3.438          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_14.q[0]
net (fo=29)                             0.256          3.694          net: cwc_slave_0_rst_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[93]_syn_3.sr
reg                 x017y069z3          0.052    f     3.746               
--------------------------------------------------------------------  ---------------
Arrival                                                3.746               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[93]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.912               
clock uncertainty                       0.100          4.012               
clock pessimism                        -0.301          3.711               
--------------------------------------------------------------------  ---------------
Required                                               3.711               
--------------------------------------------------------------------  ---------------
Slack                                                  0.035               

Slack               : 0.035ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_17.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[21]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.417ns (cell 0.161ns (38%), net 0.256ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 22
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_17.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x034y059z0          0.109    f     3.438          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_17.q[0]
net (fo=22)                             0.256          3.694          net: cwc_slave_0_rst_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[21]_syn_4.sr
reg                 x034y058z2          0.052    f     3.746               
--------------------------------------------------------------------  ---------------
Arrival                                                3.746               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[21]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.912               
clock uncertainty                       0.100          4.012               
clock pessimism                        -0.301          3.711               
--------------------------------------------------------------------  ---------------
Required                                               3.711               
--------------------------------------------------------------------  ---------------
Slack                                                  0.035               

Slack               : 0.035ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_14.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[93]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.417ns (cell 0.161ns (38%), net 0.256ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_14.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x017y067z2          0.109    f     3.438          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_14.q[0]
net (fo=29)                             0.256          3.694          net: cwc_slave_0_rst_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[93]_syn_3.sr
reg                 x017y069z2          0.052    f     3.746               
--------------------------------------------------------------------  ---------------
Arrival                                                3.746               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[93]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.912               
clock uncertainty                       0.100          4.012               
clock pessimism                        -0.301          3.711               
--------------------------------------------------------------------  ---------------
Required                                               3.711               
--------------------------------------------------------------------  ---------------
Slack                                                  0.035               

Slack               : 0.096ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[9]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_15.dia[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.441ns (cell 0.109ns (24%), net 0.332ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[9]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x021y053z3          0.109    f     3.438          pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[9]_syn_4.q[0]
net (fo=1)                              0.332          3.770          net: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/dia[10],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_15.dia[1]
EMB (reg)           x024y045            0.000    f     3.770       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.770               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_15.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.096               

Slack               : 0.103ns
Begin Point         : u7_rx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_1.addra[4] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x007y045z0          0.109    f     3.438          pin: u7_rx_fifo/wr_addr_reg[1]_syn_4.q[0]
net (fo=7)                              0.339          3.777          net: u7_rx_fifo/wr_addr[1],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.addra[4]
EMB (reg)           x008y036            0.000    f     3.777       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.777               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               

Slack               : 0.103ns
Begin Point         : u7_rx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_11.addra[4] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x007y045z0          0.109    f     3.438          pin: u7_rx_fifo/wr_addr_reg[1]_syn_4.q[0]
net (fo=7)                              0.339          3.777          net: u7_rx_fifo/wr_addr[1],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.addra[4]
EMB (reg)           x008y045            0.000    f     3.777       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.777               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=675)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     7.243ns
Fmax           :     138.064MHz

Statistics:
Max            : SWNS     -0.577ns, STNS     -2.668ns,        17 Viol Endpoints,      1442 Total Endpoints,      3673 Paths Analyzed
Min            : HWNS      0.038ns, HTNS      0.000ns,         0 Viol Endpoints,      1442 Total Endpoints,      3673 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.577ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.963ns (cell 5.025ns (72%), net 1.938ns (28%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[7]
net (fo=1)                              1.631          7.460          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[7],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/App_wr_din[4]_syn_6.b[0]
LUT4                x011y026z0          0.333    f     7.793       1  pin: u2_ram/App_wr_din[4]_syn_6.f[0]
net (fo=2)                              0.307          8.100          net: u2_ram/App_wr_din[7]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.a[1]
LUT5 (reg)          x011y024z1          0.732    f     8.832       2  net: u2_ram/u2_wrrd/app_wr_din_1d[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.832               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.577               

Slack               : -0.258ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.644ns (cell 5.123ns (77%), net 1.521ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[0]
net (fo=1)                              1.214          7.043          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[0],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[12]_syn_4.b[1]
LUT4                x010y026z2          0.431    f     7.474       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[12]_syn_4.f[1]
net (fo=2)                              0.307          7.781          net: u2_ram/App_wr_din[0]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.a[1]
LUT5 (reg)          x010y025z1          0.732    f     8.513       2  net: u2_ram/u2_wrrd/app_wr_din_1d[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.513               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.258               

Slack               : -0.235ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[5]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.621ns (cell 5.123ns (77%), net 1.498ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[5]
net (fo=1)                              1.189          7.018          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[5],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[14]_syn_4.b[1]
LUT4                x010y026z3          0.431    f     7.449       1  pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[14]_syn_4.f[1]
net (fo=2)                              0.309          7.758          net: u2_ram/App_wr_din[5]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[5]_syn_4.a[1]
LUT5 (reg)          x010y025z0          0.732    f     8.490       2  net: u2_ram/u2_wrrd/app_wr_din_1d[5],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.490               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[5]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.235               

Slack               : -0.150ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.536ns (cell 5.025ns (76%), net 1.511ns (24%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[0]
net (fo=1)                              1.043          6.872          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[16],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[14]_syn_4.b[0]
LUT4                x011y025z0          0.333    f     7.205       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[14]_syn_4.f[0]
net (fo=2)                              0.468          7.673          net: u2_ram/App_wr_din[16]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_4.a[1]
LUT5 (reg)          x010y026z1          0.732    f     8.405       2  net: u2_ram/u2_wrrd/app_wr_din_1d[16],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.405               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.150               

Slack               : -0.148ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[3]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.534ns (cell 5.025ns (76%), net 1.509ns (24%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[3]
net (fo=1)                              0.906          6.735          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[3],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[11]_syn_4.b[0]
LUT4                x012y026z1          0.333    f     7.068       1  pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[11]_syn_4.f[0]
net (fo=2)                              0.603          7.671          net: u2_ram/App_wr_din[3]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[3]_syn_4.a[1]
LUT5 (reg)          x013y025z1          0.732    f     8.403       2  net: u2_ram/u2_wrrd/app_wr_din_1d[3],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[3]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.148               

Slack               : -0.139ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_addr_1d_reg[12]_syn_3.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.525ns (cell 5.025ns (77%), net 1.500ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.doa[6]
net (fo=1)                              0.906          6.735          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[31],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: uiSensorRGB565_inst/rgb2_reg[13]_syn_4.b[0]
LUT4                x012y018z1          0.333    f     7.068       1  pin: uiSensorRGB565_inst/rgb2_reg[13]_syn_4.f[0]
net (fo=2)                              0.594          7.662          net: u2_ram/App_wr_din[31]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[12]_syn_3.a[0]
LUT5 (reg)          x012y017z0          0.732    f     8.394       2  net: u2_ram/u2_wrrd/app_wr_din_1d[31],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.394               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[12]_syn_3.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.139               

Slack               : -0.139ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.525ns (cell 5.025ns (77%), net 1.500ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dob[1]
net (fo=1)                              1.032          6.861          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[10],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/App_wr_din[12]_syn_6.b[0]
LUT4                x012y019z0          0.333    f     7.194       1  pin: u2_ram/App_wr_din[12]_syn_6.f[0]
net (fo=2)                              0.468          7.662          net: u2_ram/App_wr_din[10]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.a[1]
LUT5 (reg)          x011y018z1          0.732    f     8.394       2  net: u2_ram/u2_wrrd/app_wr_din_1d[10],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.394               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[10]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.139               

Slack               : -0.139ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.525ns (cell 5.025ns (77%), net 1.500ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[2]
net (fo=1)                              0.906          6.735          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[18],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/App_wr_din[21]_syn_6.b[0]
LUT4                x011y027z0          0.333    f     7.068       1  pin: u2_ram/App_wr_din[21]_syn_6.f[0]
net (fo=2)                              0.594          7.662          net: u2_ram/App_wr_din[18]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.a[1]
LUT5 (reg)          x009y027z0          0.732    f     8.394       2  net: u2_ram/u2_wrrd/app_wr_din_1d[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.394               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.139               

Slack               : -0.132ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.518ns (cell 5.123ns (78%), net 1.395ns (22%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[8]
net (fo=1)                              0.928          6.757          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[24],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[5]_syn_4.b[1]
LUT4                x011y026z3          0.431    f     7.188       1  pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[5]_syn_4.f[1]
net (fo=2)                              0.467          7.655          net: u2_ram/App_wr_din[24]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.a[1]
LUT5 (reg)          x011y025z1          0.732    f     8.387       2  net: u2_ram/u2_wrrd/app_wr_din_1d[24],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.387               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.132               

Slack               : -0.125ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_addr_3d_reg[9]_syn_3.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.511ns (cell 5.025ns (77%), net 1.486ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[4]
net (fo=1)                              1.179          7.008          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_4[4],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(42)
                                                                      pin: u2_ram/App_wr_din[4]_syn_6.b[1]
LUT4                x011y026z0          0.333    f     7.341       1  pin: u2_ram/App_wr_din[4]_syn_6.f[1]
net (fo=2)                              0.307          7.648          net: u2_ram/App_wr_din[4]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[9]_syn_3.a[1]
LUT5 (reg)          x013y026z1          0.732    f     8.380       2  net: u2_ram/u2_wrrd/app_wr_din_1d[4],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[9]_syn_3.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.125               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.038ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/wburst_cnt_reg[13]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.196ns (44%), net 0.240ns (56%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y009z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.q[0]
net (fo=15)                             0.240          1.683          net: u_four_channel_video_splicer/sdr_init_done_dup_62,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/wburst_cnt_reg[13]_syn_4.sr
reg                 x005y009z2          0.087    r     1.770               
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wburst_cnt_reg[13]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.038               

Slack               : 0.046ns
Begin Point         : u2_ram/u1_init_ref/init_vld_reg_syn_10.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_rd_addr_reg[20]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y021z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.q[0]
net (fo=33)                             0.248          1.691          net: u_four_channel_video_splicer/sdr_init_done,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[20]_syn_4.sr
reg                 x003y021z3          0.087    r     1.778               
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[20]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.046               

Slack               : 0.046ns
Begin Point         : u2_ram/u1_init_ref/init_vld_reg_syn_10.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rd_addr_reg[15]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y021z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.q[0]
net (fo=33)                             0.248          1.691          net: u_four_channel_video_splicer/sdr_init_done,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rd_addr_reg[15]_syn_4.sr
reg                 x005y021z3          0.087    r     1.778               
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rd_addr_reg[15]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.046               

Slack               : 0.054ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/wburst_cnt_reg[10]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.196ns (44%), net 0.240ns (56%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y009z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.q[0]
net (fo=15)                             0.240          1.683          net: u_four_channel_video_splicer/sdr_init_done_dup_62,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/wburst_cnt_reg[10]_syn_4.sr
reg                 x004y008z3          0.087    r     1.770               
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wburst_cnt_reg[10]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.070ns
Begin Point         : u2_ram/u1_init_ref/init_vld_reg_syn_10.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_rd_addr_reg[9]_syn_3.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y021z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.q[0]
net (fo=33)                             0.256          1.699          net: u_four_channel_video_splicer/sdr_init_done,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[9]_syn_3.sr
reg                 x004y023z3          0.087    r     1.786               
--------------------------------------------------------------------  ---------------
Arrival                                                1.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[9]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.070               

Slack               : 0.070ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_30.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/fdma_wleft_cnt_reg[14]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 38
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_30.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y004z2          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_30.q[0]
net (fo=38)                             0.256          1.699          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/fdma_wleft_cnt_reg[14]_syn_4.sr
reg                 x010y002z3          0.087    r     1.786               
--------------------------------------------------------------------  ---------------
Arrival                                                1.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/fdma_wleft_cnt_reg[14]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.070               

Slack               : 0.070ns
Begin Point         : u2_ram/u1_init_ref/init_vld_reg_syn_10.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rd_addr_reg[11]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y021z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.q[0]
net (fo=33)                             0.256          1.699          net: u_four_channel_video_splicer/sdr_init_done,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rd_addr_reg[11]_syn_4.sr
reg                 x004y022z2          0.087    r     1.786               
--------------------------------------------------------------------  ---------------
Arrival                                                1.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rd_addr_reg[11]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.070               

Slack               : 0.070ns
Begin Point         : u2_ram/u1_init_ref/init_vld_reg_syn_10.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rd_addr_reg[18]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y021z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_vld_reg_syn_10.q[0]
net (fo=33)                             0.256          1.699          net: u_four_channel_video_splicer/sdr_init_done,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rd_addr_reg[18]_syn_4.sr
reg                 x004y022z3          0.087    r     1.786               
--------------------------------------------------------------------  ---------------
Arrival                                                1.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rd_addr_reg[18]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.070               

Slack               : 0.137ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/fdma_rleft_cnt_reg[14]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.196ns (36%), net 0.339ns (64%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y009z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.q[0]
net (fo=15)                             0.339          1.782          net: u_four_channel_video_splicer/sdr_init_done_dup_62,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[14]_syn_4.sr
reg                 x001y009z0          0.087    r     1.869               
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[14]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.137               

Slack               : 0.137ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rfdma_cnt_reg[9]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.196ns (36%), net 0.339ns (64%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y009z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[6]_syn_3.q[0]
net (fo=15)                             0.339          1.782          net: u_four_channel_video_splicer/sdr_init_done_dup_62,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rfdma_cnt_reg[9]_syn_4.sr
reg                 x001y009z1          0.087    r     1.869               
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rfdma_cnt_reg[9]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.137               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     9.762ns
Fmax           :     102.438MHz

Statistics:
Max            : SWNS     47.817ns, STNS      0.000ns,         0 Viol Endpoints,       855 Total Endpoints,      1833 Paths Analyzed
Min            : HWNS      0.010ns, HTNS      0.000ns,         0 Viol Endpoints,       855 Total Endpoints,      1833 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 47.817ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.sr (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : recovery
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 1.742ns (cell 0.232ns (13%), net 1.510ns (87%))
Clock Skew          : 0.041ns
Logic Level         : 0
Max Fanout          : 68
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x006y068z3          0.146    r     3.537          pin: debug_hub_top/U_tap/rst_reg_syn_4.q[0]
net (fo=68)                             1.510          5.047          net: debug_hub_top/U_0_register/rst,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.sr
reg                 x001y064z0          0.086    r     5.133               
--------------------------------------------------------------------  ---------------
Arrival                                                5.133               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.107          3.107          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.clk
capture edge                           50.000    f    53.107               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         52.807               
clock uncertainty                      -0.100         52.707               
clock pessimism                         0.243         52.950               
--------------------------------------------------------------------  ---------------
Required                                              52.950               
--------------------------------------------------------------------  ---------------
Slack                                                 47.817               

Slack               : 48.972ns
Begin Point         : debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.mi[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.041ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x002y065z0          0.146    r     3.537          pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.q[0]
net (fo=2)                              0.482          4.019          net: debug_hub_top/U_tap/ctrl_flag,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.mi[0]
reg                 x001y064z0          0.143    r     4.162          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.162               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.107          3.107          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.clk
capture edge                           50.000    f    53.107               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         52.991               
clock uncertainty                      -0.100         52.891               
clock pessimism                         0.243         53.134               
--------------------------------------------------------------------  ---------------
Required                                              53.134               
--------------------------------------------------------------------  ---------------
Slack                                                 48.972               

Slack               : 90.238ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[66]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 9.482ns (cell 0.828ns (8%), net 8.654ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 61
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z1          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[0]
net (fo=3)                              0.612          4.149          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT2                x002y068z3          0.262    r     4.411       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=8)                              1.291          5.702          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.b[0]
LUT3                x006y066z1          0.333    f     6.035       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.f[0]
net (fo=61)                             6.751         12.786          net: debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[66]_syn_3.ce
reg                 x037y067z1          0.087    r    12.873               
--------------------------------------------------------------------  ---------------
Arrival                                               12.873               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[66]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 90.238               

Slack               : 91.052ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.668ns (cell 0.746ns (8%), net 7.922ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 60
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z1          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[0]
net (fo=3)                              0.612          4.149          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT2                x002y068z3          0.262    r     4.411       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=8)                              1.002          5.413          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.c[1]
LUT3                x006y066z1          0.251    r     5.664       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.f[1]
net (fo=60)                             6.308         11.972          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.ce
reg                 x033y054z0          0.087    r    12.059               
--------------------------------------------------------------------  ---------------
Arrival                                               12.059               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.052               

Slack               : 91.107ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[64]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.613ns (cell 0.828ns (9%), net 7.785ns (91%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 61
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z1          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[0]
net (fo=3)                              0.612          4.149          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT2                x002y068z3          0.262    r     4.411       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=8)                              1.291          5.702          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.b[0]
LUT3                x006y066z1          0.333    f     6.035       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.f[0]
net (fo=61)                             5.882         11.917          net: debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[64]_syn_3.ce
reg                 x037y066z1          0.087    r    12.004               
--------------------------------------------------------------------  ---------------
Arrival                                               12.004               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[64]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.107               

Slack               : 91.180ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[61]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.540ns (cell 0.746ns (8%), net 7.794ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 60
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z1          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[0]
net (fo=3)                              0.612          4.149          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT2                x002y068z3          0.262    r     4.411       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=8)                              1.002          5.413          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.c[1]
LUT3                x006y066z1          0.251    r     5.664       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.f[1]
net (fo=60)                             6.180         11.844          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[61]_syn_4.ce
reg                 x035y060z2          0.087    r    11.931               
--------------------------------------------------------------------  ---------------
Arrival                                               11.931               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[61]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.180               

Slack               : 91.180ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[62]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.540ns (cell 0.746ns (8%), net 7.794ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 60
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z1          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[0]
net (fo=3)                              0.612          4.149          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT2                x002y068z3          0.262    r     4.411       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=8)                              1.002          5.413          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.c[1]
LUT3                x006y066z1          0.251    r     5.664       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.f[1]
net (fo=60)                             6.180         11.844          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[62]_syn_4.ce
reg                 x036y057z3          0.087    r    11.931               
--------------------------------------------------------------------  ---------------
Arrival                                               11.931               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[62]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.180               

Slack               : 91.378ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[23]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.342ns (cell 0.746ns (8%), net 7.596ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 60
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z1          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[0]
net (fo=3)                              0.612          4.149          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT2                x002y068z3          0.262    r     4.411       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=8)                              1.002          5.413          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.c[1]
LUT3                x006y066z1          0.251    r     5.664       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.f[1]
net (fo=60)                             5.982         11.646          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[23]_syn_4.ce
reg                 x034y056z2          0.087    r    11.733               
--------------------------------------------------------------------  ---------------
Arrival                                               11.733               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[23]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.378               

Slack               : 91.445ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[25]_syn_48.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.275ns (cell 0.817ns (9%), net 7.458ns (91%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x001y068z1          0.146    r     3.537          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.612          4.149          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x001y069z0          0.251    r     4.400       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.319          4.719          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.b[1]
LUT3                x002y069z0          0.333    f     5.052       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             6.527         11.579          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.ce
reg                 x038y054z2          0.087    r    11.666               
--------------------------------------------------------------------  ---------------
Arrival                                               11.666               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.445               

Slack               : 91.506ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[5]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.214ns (cell 0.746ns (9%), net 7.468ns (91%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 60
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z1          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[0]
net (fo=3)                              0.612          4.149          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT2                x002y068z3          0.262    r     4.411       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=8)                              1.002          5.413          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.c[1]
LUT3                x006y066z1          0.251    r     5.664       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.f[1]
net (fo=60)                             5.854         11.518          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[5]_syn_4.ce
reg                 x036y062z3          0.087    r    11.605               
--------------------------------------------------------------------  ---------------
Arrival                                               11.605               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[5]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.506               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.010ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_10.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/stat_shift_reg[5]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.508ns (cell 0.161ns (31%), net 0.347ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 74
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x020y064z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_10.q[0]
net (fo=74)                             0.347          3.188          net: debug_hub_top/U_0_register/rst_dup_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[5]_syn_4.sr
reg                 x017y064z2          0.052    f     3.240               
--------------------------------------------------------------------  ---------------
Arrival                                                3.240               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[5]_syn_4.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.010               

Slack               : 0.012ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_10.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[57]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.510ns (cell 0.161ns (31%), net 0.349ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 74
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x020y064z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_10.q[0]
net (fo=74)                             0.349          3.190          net: debug_hub_top/U_0_register/rst_dup_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[57]_syn_3.sr
reg                 x021y065z3          0.052    f     3.242               
--------------------------------------------------------------------  ---------------
Arrival                                                3.242               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[57]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.012               

Slack               : 0.018ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[30]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.516ns (cell 0.161ns (31%), net 0.355ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 14
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x014y061z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_7.q[0]
net (fo=14)                             0.355          3.196          net: debug_hub_top/U_0_register/rst_dup_5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[30]_syn_3.sr
reg                 x012y060z2          0.052    f     3.248               
--------------------------------------------------------------------  ---------------
Arrival                                                3.248               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[30]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.018               

Slack               : 0.018ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[83]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.516ns (cell 0.161ns (31%), net 0.355ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 51
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x021y068z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_12.q[0]
net (fo=51)                             0.355          3.196          net: debug_hub_top/U_0_register/rst_dup_10,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[83]_syn_4.sr
reg                 x022y066z3          0.052    f     3.248               
--------------------------------------------------------------------  ---------------
Arrival                                                3.248               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[83]_syn_4.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.018               

Slack               : 0.018ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[91]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.516ns (cell 0.161ns (31%), net 0.355ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 21
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x014y068z2          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_5.q[0]
net (fo=21)                             0.355          3.196          net: debug_hub_top/U_0_register/rst_dup_3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[91]_syn_3.sr
reg                 x015y069z2          0.052    f     3.248               
--------------------------------------------------------------------  ---------------
Arrival                                                3.248               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[91]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.018               

Slack               : 0.026ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[53]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.524ns (cell 0.161ns (30%), net 0.363ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 20
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x010y068z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=20)                             0.363          3.204          net: debug_hub_top/U_0_register/rst_dup_9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[53]_syn_3.sr
reg                 x011y069z2          0.052    f     3.256               
--------------------------------------------------------------------  ---------------
Arrival                                                3.256               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[53]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.026               

Slack               : 0.026ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[30]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.524ns (cell 0.161ns (30%), net 0.363ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 14
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x014y061z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_7.q[0]
net (fo=14)                             0.363          3.204          net: debug_hub_top/U_0_register/rst_dup_5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[30]_syn_3.sr
reg                 x012y062z2          0.052    f     3.256               
--------------------------------------------------------------------  ---------------
Arrival                                                3.256               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[30]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.026               

Slack               : 0.026ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[53]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.524ns (cell 0.161ns (30%), net 0.363ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 20
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x010y068z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=20)                             0.363          3.204          net: debug_hub_top/U_0_register/rst_dup_9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[53]_syn_3.sr
reg                 x011y069z3          0.052    f     3.256               
--------------------------------------------------------------------  ---------------
Arrival                                                3.256               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[53]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.026               

Slack               : 0.026ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[86]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.524ns (cell 0.161ns (30%), net 0.363ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 51
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x021y068z3          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_12.q[0]
net (fo=51)                             0.363          3.204          net: debug_hub_top/U_0_register/rst_dup_10,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[86]_syn_3.sr
reg                 x018y068z3          0.052    f     3.256               
--------------------------------------------------------------------  ---------------
Arrival                                                3.256               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[86]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.026               

Slack               : 0.026ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[0]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.524ns (cell 0.161ns (30%), net 0.363ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 21
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x014y068z2          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_5.q[0]
net (fo=21)                             0.363          3.204          net: debug_hub_top/U_0_register/rst_dup_3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[0]_syn_4.sr
reg                 x013y067z3          0.052    f     3.256               
--------------------------------------------------------------------  ---------------
Arrival                                                3.256               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[0]_syn_4.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.026               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_0 -> pll_inst_125M_0
Type           :     Self
From Clock     :     pll_inst_125M_0
To Clock       :     pll_inst_125M_0
Min Period     :     6.582ns
Fmax           :     151.930MHz

Statistics:
Max            : SWNS      1.418ns, STNS      0.000ns,         0 Viol Endpoints,       491 Total Endpoints,      1103 Paths Analyzed
Min            : HWNS      0.211ns, HTNS      0.000ns,         0 Viol Endpoints,       491 Total Endpoints,      1103 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.418ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_16.a[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 6.302ns (cell 2.336ns (37%), net 3.966ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=3  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y068z3          0.146    r     2.015          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.q[0]
net (fo=4)                              1.074          3.089          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.b[1]
LUT4                x005y066z1          0.333    f     3.422       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.f[1]
net (fo=2)                              0.456          3.878          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_4.d[1]
LUT2                x004y067z3          0.262    r     4.140       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_4.f[1]
net (fo=4)                              0.601          4.741          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[47]_syn_4.a[1]
LUT5                x004y066z3          0.424    f     5.165       3  pin: debug_hub_top/slave_0_control_reg[47]_syn_4.f[1]
net (fo=3)                              0.456          5.621          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[45]_syn_4.a[0]
LUT4                x004y066z2          0.424    f     6.045       4  pin: debug_hub_top/slave_0_control_reg[45]_syn_4.f[0]
net (fo=4)                              0.622          6.667          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[42]_syn_4.d[0]
LUT3                x007y064z1          0.205    r     6.872       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[42]_syn_4.f[0]
net (fo=2)                              0.757          7.629          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_16.a[1]
LUT4 (reg)          x005y066z2          0.542    f     8.171       6  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[14],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.171               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_16.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.418               

Slack               : 1.878ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.d[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 5.842ns (cell 2.165ns (37%), net 3.677ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=2  LUT3=2  LUT5=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y068z3          0.146    r     2.015          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.q[0]
net (fo=4)                              1.074          3.089          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.b[1]
LUT4                x005y066z1          0.333    f     3.422       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.f[1]
net (fo=2)                              0.456          3.878          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_4.d[1]
LUT2                x004y067z3          0.262    r     4.140       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_4.f[1]
net (fo=4)                              0.601          4.741          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[47]_syn_4.a[1]
LUT5                x004y066z3          0.424    f     5.165       3  pin: debug_hub_top/slave_0_control_reg[47]_syn_4.f[1]
net (fo=3)                              0.456          5.621          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[45]_syn_4.a[0]
LUT4                x004y066z2          0.424    f     6.045       4  pin: debug_hub_top/slave_0_control_reg[45]_syn_4.f[0]
net (fo=4)                              0.622          6.667          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[42]_syn_4.d[0]
LUT3                x007y064z1          0.205    r     6.872       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[42]_syn_4.f[0]
net (fo=2)                              0.468          7.340          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.d[1]
LUT3 (reg)          x005y066z3          0.371    r     7.711       6  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[13],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.878               

Slack               : 2.268ns
Begin Point         : u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.ce (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 5.452ns (cell 1.300ns (23%), net 4.152ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x002y055z2          0.146    r     2.015          pin: u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.q[0]
net (fo=3)                              0.344          2.359          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.c[0]
LUT2                x001y055z1          0.251    r     2.610       1  pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.f[0]
net (fo=5)                              0.468          3.078          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[1]_syn_4.a[0]
LUT4                x004y055z0          0.408    f     3.486       2  pin: u6_tx_fifo/rd_state_reg[1]_syn_4.f[0]
net (fo=3)                              0.323          3.809          net: u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[5]_syn_4.a[0]
LUT4                x004y054z1          0.408    f     4.217       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[5]_syn_4.f[0]
net (fo=29)                             3.017          7.234          net: u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.ce
reg                 x021y050z2          0.087    r     7.321               
--------------------------------------------------------------------  ---------------
Arrival                                                7.321               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.268               

Slack               : 2.501ns
Begin Point         : u6_tx_fifo/ramgen_u/inst_syn_1.clkb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 5.219ns (cell 4.029ns (77%), net 1.190ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clkb
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x008y045            3.245    f     5.114          pin: u6_tx_fifo/ramgen_u/inst_syn_1.dob[8]
net (fo=1)                              0.541          5.655          net: u6_tx_fifo/ramgen_u/inst_syn_10,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u7_rx_fifo/wr_data_pipe_reg[2]_syn_4.a[0]
LUT4                x009y051z2          0.424    f     6.079       1  pin: u7_rx_fifo/wr_data_pipe_reg[2]_syn_4.f[0]
net (fo=1)                              0.649          6.728          net: u6_tx_fifo/rd_eof_pipe_n2_syn_2,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[0]
LUT4 (reg)          x014y052z0          0.360    r     7.088       2  net: u6_tx_fifo/rd_eof_pipe,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(97)
--------------------------------------------------------------------  ---------------
Arrival                                                7.088               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_eof_pipe_reg_syn_5.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.501               

Slack               : 2.534ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_7.a[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 5.186ns (cell 2.131ns (41%), net 3.055ns (59%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y068z3          0.146    r     2.015          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.q[0]
net (fo=4)                              1.074          3.089          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.b[1]
LUT4                x005y066z1          0.333    f     3.422       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.f[1]
net (fo=2)                              0.456          3.878          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_4.d[1]
LUT2                x004y067z3          0.262    r     4.140       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_4.f[1]
net (fo=4)                              0.601          4.741          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[47]_syn_4.a[1]
LUT5                x004y066z3          0.424    f     5.165       3  pin: debug_hub_top/slave_0_control_reg[47]_syn_4.f[1]
net (fo=3)                              0.456          5.621          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[45]_syn_4.a[0]
LUT4                x004y066z2          0.424    f     6.045       4  pin: debug_hub_top/slave_0_control_reg[45]_syn_4.f[0]
net (fo=4)                              0.468          6.513          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_7.a[0]
LUT4 (reg)          x006y067z2          0.542    f     7.055       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[11],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.055               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_7.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.534               

Slack               : 2.605ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_7.c[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 5.115ns (cell 2.055ns (40%), net 3.060ns (60%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=2  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y068z3          0.146    r     2.015          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.q[0]
net (fo=4)                              1.074          3.089          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.b[1]
LUT4                x005y066z1          0.333    f     3.422       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.f[1]
net (fo=2)                              0.456          3.878          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_4.d[1]
LUT2                x004y067z3          0.262    r     4.140       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_4.f[1]
net (fo=4)                              0.601          4.741          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[47]_syn_4.a[1]
LUT5                x004y066z3          0.424    f     5.165       3  pin: debug_hub_top/slave_0_control_reg[47]_syn_4.f[1]
net (fo=3)                              0.456          5.621          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[45]_syn_4.a[0]
LUT4                x004y066z2          0.424    f     6.045       4  pin: debug_hub_top/slave_0_control_reg[45]_syn_4.f[0]
net (fo=4)                              0.473          6.518          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_7.c[1]
LUT3 (reg)          x006y067z2          0.466    f     6.984       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[10],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.984               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_7.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.605               

Slack               : 2.683ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.a[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 5.037ns (cell 2.131ns (42%), net 2.906ns (58%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y068z3          0.146    r     2.015          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0]_syn_4.q[0]
net (fo=4)                              1.074          3.089          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.b[1]
LUT4                x005y066z1          0.333    f     3.422       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.f[1]
net (fo=2)                              0.456          3.878          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_4.d[1]
LUT2                x004y067z3          0.262    r     4.140       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_4.f[1]
net (fo=4)                              0.601          4.741          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[47]_syn_4.a[1]
LUT5                x004y066z3          0.424    f     5.165       3  pin: debug_hub_top/slave_0_control_reg[47]_syn_4.f[1]
net (fo=3)                              0.456          5.621          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[45]_syn_4.a[0]
LUT4                x004y066z2          0.424    f     6.045       4  pin: debug_hub_top/slave_0_control_reg[45]_syn_4.f[0]
net (fo=4)                              0.319          6.364          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.a[0]
LUT4 (reg)          x005y066z3          0.542    f     6.906       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[12],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.906               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.683               

Slack               : 2.776ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_V34VLq3t_reg_syn_10.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_21.a[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.944ns (cell 1.837ns (37%), net 3.107ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_V34VLq3t_reg_syn_10.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y061z1          0.146    r     2.015          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_V34VLq3t_reg_syn_10.q[0]
net (fo=8)                              1.886          3.901          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_V34VLq3t,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.a[0]
LUT4                x005y066z1          0.408    f     4.309       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[45]_syn_4.f[0]
net (fo=1)                              0.309          4.618          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_12,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[47]_syn_4.a[0]
LUT5                x004y066z3          0.424    f     5.042       2  pin: debug_hub_top/slave_0_control_reg[47]_syn_4.f[0]
net (fo=1)                              0.603          5.645          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_14,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[41]_syn_4.b[1]
LUT3                x005y063z0          0.333    f     5.978       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[41]_syn_4.f[1]
net (fo=1)                              0.309          6.287          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_16,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_21.a[1]
LUT4 (reg)          x005y062z1          0.526    f     6.813       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.813               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_21.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.776               

Slack               : 2.896ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[6]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[5]_syn_4.a[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.824ns (cell 1.596ns (33%), net 3.228ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=2  LUT5=1  LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[6]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y058z2          0.146    r     2.015          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[6]_syn_4.q[0]
net (fo=3)                              1.238          3.253          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_hWJwp1jT[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[5]_syn_19.d[1]
LUT2                x005y061z2          0.262    r     3.515       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[5]_syn_19.f[1]
net (fo=5)                              1.087          4.602          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[5]_syn_9,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.c[0]
LUT2                x004y058z1          0.251    r     4.853       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.f[0]
net (fo=5)                              0.309          5.162          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[5]_syn_11,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_4.d[1]
LUT3                x004y059z0          0.205    r     5.367       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_4.f[1]
net (fo=4)                              0.594          5.961          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3_n30,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[5]_syn_4.a[1]
LUT5 (reg)          x004y058z0          0.732    f     6.693       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_8qEzNsyE[26],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.693               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.896               

Slack               : 2.983ns
Begin Point         : u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_11.ceb (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.603ns (cell 1.213ns (26%), net 3.390ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x002y055z2          0.146    r     2.015          pin: u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.q[0]
net (fo=3)                              0.344          2.359          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.c[0]
LUT2                x001y055z1          0.251    r     2.610       1  pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.f[0]
net (fo=5)                              0.468          3.078          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[1]_syn_4.a[0]
LUT4                x004y055z0          0.408    f     3.486       2  pin: u6_tx_fifo/rd_state_reg[1]_syn_4.f[0]
net (fo=3)                              0.323          3.809          net: u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[5]_syn_4.a[0]
LUT4                x004y054z1          0.408    f     4.217       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[5]_syn_4.f[0]
net (fo=29)                             2.255          6.472          net: u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.ceb
EMB (reg)           x024y045            0.000    f     6.472               
--------------------------------------------------------------------  ---------------
Arrival                                                6.472               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.clkb
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.124          9.455               
--------------------------------------------------------------------  ---------------
Required                                               9.455               
--------------------------------------------------------------------  ---------------
Slack                                                  2.983               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.211ns
Begin Point         : u6_tx_fifo/rd_addr_reg[1]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_1.addrb[4] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.556ns (cell 0.109ns (19%), net 0.447ns (81%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x003y053z0          0.109    f     1.443          pin: u6_tx_fifo/rd_addr_reg[1]_syn_4.q[1]
net (fo=7)                              0.447          1.890          net: u6_tx_fifo/rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(98)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.addrb[4]
EMB (reg)           x008y045            0.000    f     1.890       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.211               

Slack               : 0.214ns
Begin Point         : u6_tx_fifo/rd_state_reg[3]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[3]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_state_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x002y054z1          0.109    f     1.443          pin: u6_tx_fifo/rd_state_reg[3]_syn_4.q[1]
net (fo=1)                              0.216          1.659          net: u6_tx_fifo/rd_state_reg_syn_1[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(314)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.mi[0]
reg                 x002y053z3          0.095    f     1.754          net: u6_tx_fifo/rd_state_reg_syn_1[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(314)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u6_tx_fifo/rd_start_addr_reg[3]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.mi[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[3]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x005y051z3          0.109    f     1.443          pin: u6_tx_fifo/rd_start_addr_reg[3]_syn_3.q[1]
net (fo=1)                              0.216          1.659          net: u6_tx_fifo/rd_start_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.mi[1]
reg                 x004y051z2          0.095    f     1.754          net: u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.223ns
Begin Point         : u6_tx_fifo/tx_data_reg[5]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[4]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/tx_data_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x006y055z0          0.109    f     1.443          pin: u6_tx_fifo/tx_data_reg[5]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u6_tx_fifo/tx_data[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(25)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[4]_syn_4.mi[0]
reg                 x004y055z1          0.095    f     1.763          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z[7],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u6_tx_fifo/rd_start_addr_reg[5]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x003y052z2          0.109    f     1.443          pin: u6_tx_fifo/rd_start_addr_reg[5]_syn_4.q[1]
net (fo=1)                              0.225          1.668          net: u6_tx_fifo/rd_start_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.mi[0]
reg                 x004y052z1          0.095    f     1.763          net: u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u6_tx_fifo/rd_start_addr_reg[11]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[11]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x001y054z0          0.109    f     1.443          pin: u6_tx_fifo/rd_start_addr_reg[11]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u6_tx_fifo/rd_start_addr[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.mi[0]
reg                 x002y054z0          0.095    f     1.763          net: u6_tx_fifo/rd_addr_txfer[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.230ns
Begin Point         : u6_tx_fifo/rd_start_addr_reg[3]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.mi[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[3]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x005y051z3          0.109    f     1.443          pin: u6_tx_fifo/rd_start_addr_reg[3]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: u6_tx_fifo/rd_start_addr[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.mi[1]
reg                 x005y052z0          0.095    f     1.754          net: u6_tx_fifo/rd_addr_txfer[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.230ns
Begin Point         : u6_tx_fifo/rd_addr_reg[5]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[5]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.204ns (46%), net 0.232ns (54%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x002y052z0          0.109    f     1.443          pin: u6_tx_fifo/rd_addr_reg[5]_syn_4.q[0]
net (fo=7)                              0.232          1.675          net: u6_tx_fifo/rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(98)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[5]_syn_4.mi[0]
reg                 x003y052z2          0.095    f     1.770          net: u6_tx_fifo/rd_start_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.236ns
Begin Point         : u6_tx_fifo/rd_addr_reg[3]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_11.addrb[7] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.581ns (cell 0.109ns (18%), net 0.472ns (82%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x002y050z2          0.109    f     1.443          pin: u6_tx_fifo/rd_addr_reg[3]_syn_4.q[0]
net (fo=7)                              0.472          1.915          net: u6_tx_fifo/rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(98)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.addrb[7]
EMB (reg)           x008y045            0.000    f     1.915       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.915               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_11.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.236               

Slack               : 0.239ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2_reg_syn_5.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_vAPVrNB7_reg_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x001y054z1          0.109    f     1.443          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2_reg_syn_5.q[1]
net (fo=2)                              0.225          1.668          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_vAPVrNB7_reg_syn_4.mi[1]
reg                 x001y056z1          0.095    f     1.763          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_vAPVrNB7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_vAPVrNB7_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     8.289ns
Fmax           :     120.642MHz

Statistics:
Max            : SWNS      7.711ns, STNS      0.000ns,         0 Viol Endpoints,       218 Total Endpoints,      1555 Paths Analyzed
Min            : HWNS      0.230ns, HTNS      0.000ns,         0 Viol Endpoints,       218 Total Endpoints,      1555 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.711ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.937ns (cell 4.933ns (62%), net 3.004ns (38%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              2.548         10.230          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.a[1]
LUT5                x034y036z2          0.424    f    10.654       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.f[1]
net (fo=2)                              0.456         11.110          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.b[0]
LUT5 (reg)          x035y037z2          0.549    f    11.659       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.659               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  7.711               

Slack               : 8.030ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.690ns (cell 4.835ns (62%), net 2.855ns (38%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              2.548         10.230          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.a[1]
LUT5                x034y036z2          0.424    f    10.654       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.f[1]
net (fo=2)                              0.307         10.961          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[1]
LUT4 (reg)          x034y035z0          0.451    f    11.412       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.412               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.030               

Slack               : 8.184ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.464ns (cell 4.762ns (63%), net 2.702ns (37%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              2.246          9.928          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.b[0]
LUT5                x034y036z2          0.431    f    10.359       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.f[0]
net (fo=3)                              0.456         10.815          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.d[1]
LUT3 (reg)          x035y037z2          0.371    r    11.186       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.186               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.184               

Slack               : 8.324ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.396ns (cell 5.188ns (70%), net 2.208ns (30%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              1.011          8.693          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.a[1]
LUT4                x035y033z3          0.424    f     9.117       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.603          9.720          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.d[0]
LUT2                x036y035z2          0.262    r     9.982       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[0]
net (fo=3)                              0.594         10.576          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[0]
LUT5 (reg)          x036y034z3          0.542    f    11.118       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.118               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.324               

Slack               : 8.324ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.396ns (cell 5.188ns (70%), net 2.208ns (30%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              1.011          8.693          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.a[1]
LUT4                x035y033z3          0.424    f     9.117       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.603          9.720          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.d[0]
LUT2                x036y035z2          0.262    r     9.982       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[0]
net (fo=3)                              0.594         10.576          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[1]
LUT5 (reg)          x036y034z3          0.542    f    11.118       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.118               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.324               

Slack               : 8.609ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.111ns (cell 5.188ns (72%), net 1.923ns (28%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              1.011          8.693          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.a[1]
LUT4                x035y033z3          0.424    f     9.117       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.603          9.720          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.d[0]
LUT2                x036y035z2          0.262    r     9.982       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.f[0]
net (fo=3)                              0.309         10.291          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[1]
LUT4 (reg)          x036y034z2          0.542    f    10.833       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.833               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.609               

Slack               : 8.864ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.856ns (cell 4.940ns (72%), net 1.916ns (28%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y018            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[3]
net (fo=4)                              1.016          8.698          net: data_888[23],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.b[1]
LUT5                x037y027z2          0.431    f     9.129       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.f[1]
net (fo=3)                              0.900         10.029          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]_syn_4.b[1]
LUT4 (reg)          x037y026z3          0.549    f    10.578       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.864               

Slack               : 8.983ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.665ns (cell 4.103ns (61%), net 2.562ns (39%))
Clock Skew          : 0.136ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[0]
net (fo=4)                              2.562         10.244          net: data_888[3],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_3.mi[0]
reg                 x036y039z3          0.143    r    10.387          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.387               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_3.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.983               

Slack               : 9.005ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[7]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.715ns (cell 1.665ns (24%), net 5.050ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y017z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1]_syn_4.q[1]
net (fo=4)                              1.238          5.106          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[24]_syn_4.c[0]
LUT4                x037y012z3          0.348    f     5.454       1  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[24]_syn_4.f[0]
net (fo=1)                              0.594          6.048          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_4,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[25]_syn_4.d[1]
LUT4                x038y012z2          0.262    r     6.310       2  pin: u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[25]_syn_4.f[1]
net (fo=1)                              0.503          6.813          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/mac_reply_buffer_reg[34]_syn_4.b[1]
LUT4                x037y014z0          0.333    f     7.146       3  pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/mac_reply_buffer_reg[34]_syn_4.f[1]
net (fo=6)                              1.426          8.572          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9]_syn_4.d[0]
LUT3                x036y025z0          0.205    r     8.777       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9]_syn_4.f[0]
net (fo=8)                              1.289         10.066          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_b1[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[7]_syn_4.d[1]
LUT2 (reg)          x037y028z2          0.371    r    10.437       5  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.437               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[7]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  9.005               

Slack               : 9.186ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.534ns (cell 5.048ns (77%), net 1.486ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y018            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[3]
net (fo=4)                              1.016          8.698          net: data_888[23],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.b[1]
LUT5                x037y027z2          0.431    f     9.129       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.f[1]
net (fo=3)                              0.470          9.599          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.b[1]
LUT5 (reg)          x037y027z1          0.657    f    10.256       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.256               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  9.186               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.230ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_41.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y025z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.q[1]
net (fo=4)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_41.mi[0]
reg                 x038y024z2          0.095    f     3.360          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_41.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.q[0]
net (fo=2)                              0.225          3.274          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.mi[0]
reg                 x036y036z1          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.291ns
Begin Point         : uivtc_inst/O_vtc_hs_reg_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.428ns (cell 0.196ns (45%), net 0.232ns (55%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_hs_reg_syn_15.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y039z0          0.109    f     3.049          pin: uivtc_inst/O_vtc_hs_reg_syn_15.q[0]
net (fo=26)                             0.232          3.281          net: vtc2_de,  ../../../../source_code/rtl/UDP_Example_Top.v(100)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.sr
reg                 x036y038z3          0.087    r     3.368               
--------------------------------------------------------------------  ---------------
Arrival                                                3.368               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.263          3.077               
--------------------------------------------------------------------  ---------------
Required                                               3.077               
--------------------------------------------------------------------  ---------------
Slack                                                  0.291               

Slack               : 0.297ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]_syn_4.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.566ns (cell 0.350ns (61%), net 0.216ns (39%))
Clock Skew          : 0.108ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y036z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.q[0]
net (fo=8)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]_syn_4.c[0]
LUT4 (reg)          x036y035z0          0.241    f     3.506       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.506               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.184          3.209               
--------------------------------------------------------------------  ---------------
Required                                               3.209               
--------------------------------------------------------------------  ---------------
Slack                                                  0.297               

Slack               : 0.320ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_20.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_20.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z1          0.109    f     3.049          pin: uivtc_inst/O_vtc_vs_reg_syn_20.q[0]
net (fo=5)                              0.322          3.371          net: vid_de,  ../../../../source_code/rtl/UDP_Example_Top.v(99)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.mi[1]
reg                 x037y039z3          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.320               

Slack               : 0.328ns
Begin Point         : uivtc_inst/O_vtc_hs_reg_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.544ns (cell 0.196ns (36%), net 0.348ns (64%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_hs_reg_syn_15.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y039z0          0.109    f     3.049          pin: uivtc_inst/O_vtc_hs_reg_syn_15.q[0]
net (fo=26)                             0.348          3.397          net: vtc2_de,  ../../../../source_code/rtl/UDP_Example_Top.v(100)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.sr
reg                 x036y035z2          0.087    r     3.484               
--------------------------------------------------------------------  ---------------
Arrival                                                3.484               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.184          3.156               
--------------------------------------------------------------------  ---------------
Required                                               3.156               
--------------------------------------------------------------------  ---------------
Slack                                                  0.328               

Slack               : 0.329ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_5.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.q[1]
net (fo=1)                              0.331          3.380          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_5.mi[0]
reg                 x037y037z3          0.095    f     3.475          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.355ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y032z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.q[0]
net (fo=4)                              0.341          3.390          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_4.mi[0]
reg                 x036y028z3          0.095    f     3.485          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.355               

Slack               : 0.360ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.550ns (cell 0.325ns (59%), net 0.225ns (41%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y033z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[4],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.d[1]
LUT4 (reg)          x036y031z1          0.216    f     3.490       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.490               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.363ns
Begin Point         : uivtc_inst/rst_cnt_reg[1]_syn_9.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/rst_cnt_reg[0]_syn_9.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.428ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/rst_cnt_reg[1]_syn_9.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x001y027z0          0.109    f     3.049          pin: uivtc_inst/rst_cnt_reg[1]_syn_9.q[0]
net (fo=2)                              0.111          3.160          net: uivtc_inst/rst_cnt[1],  ../../../../source_code/rtl/uivtc/uivtc.v(57)
                                                                      pin: uivtc_inst/rst_cnt_reg[0]_syn_9.b[0]
LUT4 (reg)          x001y027z1          0.319    r     3.479       1  net: uivtc_inst/rst_sync,  ../../../../source_code/rtl/uivtc/uivtc.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                3.479               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/rst_cnt_reg[0]_syn_9.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.363               


----------------------------------------------------------------------------------------------------
Path Group     :     clk_in -> clk_in
Type           :     Self
From Clock     :     clk_in
To Clock       :     clk_in
Min Period     :     6.984ns
Fmax           :     143.184MHz

Statistics:
Max            : SWNS     13.016ns, STNS      0.000ns,         0 Viol Endpoints,       154 Total Endpoints,       472 Paths Analyzed
Min            : HWNS      0.345ns, HTNS      0.000ns,         0 Viol Endpoints,       154 Total Endpoints,       472 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 13.016ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3]_syn_13.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[12]_syn_4.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.732ns (cell 2.218ns (32%), net 4.514ns (68%))
Clock Skew          : 0.036ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT2=1 )
Max Fanout          : 59
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3]_syn_13.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x034y050z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[3]_syn_13.q[1]
net (fo=59)                             2.294          6.162          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_30,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_46.c[1]
LUT2                x039y056z0          0.251    r     6.413       1  pin: u_uicfg5640/wr_data_b1[25]_syn_46.f[1]
net (fo=2)                              0.631          7.044          net: u_uicfg5640/wr_data_b1[25]_syn_4,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[11]_syn_4.a[1]
LUT4                x036y054z2          0.424    f     7.468       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[11]_syn_4.f[1]
net (fo=1)                              0.618          8.086          net: u_uicfg5640/wr_data_b1[29]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.a[1]
LUT5                x034y052z2          0.424    f     8.510       3  pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.f[1]
net (fo=1)                              0.468          8.978          net: u_uicfg5640/wr_data_b1[29]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[4]_syn_11.a[0]
LUT4                x036y051z3          0.424    f     9.402       4  pin: u_uicfg5640/REG_INDEX_reg[4]_syn_11.f[0]
net (fo=1)                              0.503          9.905          net: u_uicfg5640/wr_data_b1[29]_syn_20,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[12]_syn_4.b[0]
LUT4 (reg)          x034y048z3          0.549    f    10.454       5  net: u_uicfg5640/wr_data[29],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[12]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 13.016               

Slack               : 13.040ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[24]_syn_32.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.680ns (cell 2.406ns (36%), net 4.274ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT2=2  LUT4=1  LUT3=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x030y050z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.q[0]
net (fo=24)                             0.957          4.825          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4]_dup_25,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.c[0]
LUT2                x027y052z2          0.348    f     5.173       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.f[0]
net (fo=7)                              1.466          6.639          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.b[1]
LUT4                x034y052z0          0.333    f     6.972       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[1]
net (fo=2)                              0.468          7.440          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d2_reg[18]_syn_4.d[0]
LUT2                x037y052z1          0.205    r     7.645       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d2_reg[18]_syn_4.f[0]
net (fo=3)                              0.459          8.104          net: u_uicfg5640/wr_data_b1[31]_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.a[1]
LUT5                x036y050z2          0.424    f     8.528       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.f[1]
net (fo=1)                              0.456          8.984          net: u_uicfg5640/wr_data_b1[31]_syn_12,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[19]_syn_4.a[1]
LUT3                x035y049z1          0.408    f     9.392       5  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[19]_syn_4.f[1]
net (fo=1)                              0.468          9.860          net: u_uicfg5640/wr_data_b1[31]_syn_16,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_32.a[0]
LUT5 (reg)          x037y047z2          0.542    f    10.402       6  net: u_uicfg5640/wr_data[31],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.402               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_32.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.040               

Slack               : 13.154ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_13.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[28]_syn_4.d[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.566ns (cell 2.031ns (30%), net 4.535ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT2=1 )
Max Fanout          : 81
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_13.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x035y051z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_13.q[1]
net (fo=81)                             2.164          6.032          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_dup_95,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_45.b[1]
LUT5                x029y054z3          0.431    f     6.463       1  pin: u_uicfg5640/wr_data_b1[28]_syn_45.f[1]
net (fo=1)                              0.671          7.134          net: u_uicfg5640/ui5640reg_inst/sel0_syn_365[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[20]_syn_4.a[0]
LUT4                x033y055z0          0.408    f     7.542       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[20]_syn_4.f[0]
net (fo=1)                              0.515          8.057          net: u_uicfg5640/wr_data_b1[28]_syn_29,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d5_reg[20]_syn_4.c[1]
LUT4                x031y054z0          0.251    r     8.308       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d5_reg[20]_syn_4.f[1]
net (fo=1)                              0.468          8.776          net: u_uicfg5640/wr_data_b1[28]_syn_31,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d6_reg[19]_syn_4.a[0]
LUT5                x031y050z2          0.424    f     9.200       4  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d6_reg[19]_syn_4.f[0]
net (fo=1)                              0.717          9.917          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11016,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.d[1]
LUT2 (reg)          x033y046z3          0.371    r    10.288       5  net: u_uicfg5640/wr_data[28],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.288               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.154               

Slack               : 13.328ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_13.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[31]_syn_36.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.392ns (cell 1.912ns (29%), net 4.480ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=2  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 81
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_13.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x035y051z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_13.q[1]
net (fo=81)                             1.564          5.432          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_dup_95,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[1]_syn_4.d[0]
LUT2                x029y052z0          0.205    r     5.637       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[1]_syn_4.f[0]
net (fo=3)                              0.468          6.105          net: u_uicfg5640/wr_data_b1[8]_syn_4,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d6_reg[19]_syn_4.b[1]
LUT5                x031y050z2          0.431    f     6.536       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d6_reg[19]_syn_4.f[1]
net (fo=7)                              1.685          8.221          net: u_uicfg5640/wr_data_b1[8]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_31.a[0]
LUT4                x037y048z1          0.408    f     8.629       3  pin: u_uicfg5640/wr_data_b1[31]_syn_31.f[0]
net (fo=1)                              0.456          9.085          net: u_uicfg5640/wr_data_b1[16]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_32.a[1]
LUT4                x037y046z1          0.408    f     9.493       4  pin: u_uicfg5640/wr_data_b1[16]_syn_32.f[1]
net (fo=1)                              0.307          9.800          net: u_uicfg5640/wr_data_b1[16]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_36.d[0]
LUT3 (reg)          x036y046z1          0.314    r    10.114       5  net: u_uicfg5640/wr_data[16],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.114               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_36.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.328               

Slack               : 13.358ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[8]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.390ns (cell 2.541ns (39%), net 3.849ns (61%))
Clock Skew          : 0.036ns
Logic Level         : 6 ( LUT5=4  LUT4=1  LUT2=1 )
Max Fanout          : 86
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x034y049z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.q[1]
net (fo=86)                             1.149          5.017          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_7,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[22]_syn_4.c[1]
LUT5                x034y056z3          0.348    f     5.365       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[22]_syn_4.f[1]
net (fo=16)                             0.738          6.103          net: u_uicfg5640/wr_data_b1[8]_syn_15,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[18]_syn_4.d[1]
LUT4                x034y054z2          0.262    r     6.365       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[18]_syn_4.f[1]
net (fo=2)                              0.309          6.674          net: u_uicfg5640/wr_data_b1[8]_syn_19,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_39.a[1]
LUT5                x034y053z2          0.424    f     7.098       3  pin: u_uicfg5640/wr_data_b1[8]_syn_39.f[1]
net (fo=1)                              0.608          7.706          net: u_uicfg5640/wr_data_b1[8]_syn_23,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[12]_syn_4.a[1]
LUT5                x033y050z2          0.424    f     8.130       4  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[12]_syn_4.f[1]
net (fo=1)                              0.738          8.868          net: u_uicfg5640/wr_data_b1[8]_syn_25,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[1]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[1]
LUT2                x034y049z1          0.205    r     9.073       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[1]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[1]
net (fo=2)                              0.307          9.380          net: u_uicfg5640/wr_data_b1[8]_syn_33,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[8]_syn_4.a[1]
LUT5 (reg)          x034y047z0          0.732    f    10.112       6  net: u_uicfg5640/wr_data[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.112               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[8]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 13.358               

Slack               : 13.410ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[30]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.310ns (cell 2.188ns (34%), net 4.122ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT2=3  LUT5=1  LUT4=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x030y050z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.q[0]
net (fo=24)                             0.957          4.825          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4]_dup_25,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.c[0]
LUT2                x027y052z2          0.348    f     5.173       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.f[0]
net (fo=7)                              1.466          6.639          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.b[1]
LUT4                x034y052z0          0.333    f     6.972       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[1]
net (fo=2)                              0.468          7.440          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d2_reg[18]_syn_4.d[0]
LUT2                x037y052z1          0.205    r     7.645       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d2_reg[18]_syn_4.f[0]
net (fo=3)                              0.775          8.420          net: u_uicfg5640/wr_data_b1[31]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_39.a[1]
LUT2                x038y048z3          0.424    f     8.844       4  pin: u_uicfg5640/wr_data_b1[30]_syn_39.f[1]
net (fo=2)                              0.456          9.300          net: u_uicfg5640/wr_data_b1[30]_syn_14,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[30]_syn_4.a[1]
LUT5 (reg)          x037y050z0          0.732    f    10.032       5  net: u_uicfg5640/wr_data[30],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.032               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[30]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.410               

Slack               : 13.470ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[18]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.250ns (cell 2.130ns (34%), net 4.120ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=1  LUT2=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x030y050z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.q[0]
net (fo=24)                             0.957          4.825          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4]_dup_25,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.c[0]
LUT2                x027y052z2          0.348    f     5.173       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.f[0]
net (fo=7)                              1.487          6.660          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg_syn_5.d[1]
LUT5                x033y055z2          0.262    r     6.922       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=2)                              0.738          7.660          net: u_uicfg5640/wr_data_b1[18]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_16.a[1]
LUT5                x033y055z3          0.424    f     8.084       3  pin: u_uicfg5640/wr_data_b1[18]_syn_16.f[1]
net (fo=1)                              0.307          8.391          net: u_uicfg5640/ui5640reg_inst/sel0_syn_233[10],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_34.a[0]
LUT5                x033y057z2          0.424    f     8.815       4  pin: u_uicfg5640/wr_data_b1[27]_syn_34.f[0]
net (fo=1)                              0.631          9.446          net: u_uicfg5640/ui5640reg_inst/sel0_syn_101[10],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.a[0]
LUT4 (reg)          x035y053z0          0.526    f     9.972       5  net: u_uicfg5640/wr_data[18],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.972               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[18]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.470               

Slack               : 13.532ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3]_syn_13.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[25]_syn_50.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.188ns (cell 2.202ns (35%), net 3.986ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 59
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3]_syn_13.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x034y050z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[3]_syn_13.q[1]
net (fo=59)                             2.294          6.162          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_30,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_46.c[1]
LUT2                x039y056z0          0.251    r     6.413       1  pin: u_uicfg5640/wr_data_b1[25]_syn_46.f[1]
net (fo=2)                              0.468          6.881          net: u_uicfg5640/wr_data_b1[25]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.b[0]
LUT3                x038y054z2          0.431    f     7.312       2  pin: u_uicfg5640/wr_data_b1[25]_syn_48.f[0]
net (fo=1)                              0.459          7.771          net: u_uicfg5640/wr_data_b1[25]_syn_9,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.a[1]
LUT4                x036y053z1          0.408    f     8.179       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.f[1]
net (fo=1)                              0.456          8.635          net: u_uicfg5640/ui5640reg_inst/sel0_syn_398[1],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.a[1]
LUT3                x038y054z2          0.424    f     9.059       4  pin: u_uicfg5640/wr_data_b1[25]_syn_48.f[1]
net (fo=1)                              0.309          9.368          net: u_uicfg5640/wr_data_b1[25]_syn_21,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_50.a[0]
LUT4 (reg)          x037y054z2          0.542    f     9.910       5  net: u_uicfg5640/wr_data[25],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.910               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_50.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.532               

Slack               : 13.635ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[27]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.085ns (cell 2.117ns (34%), net 3.968ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT3=1  LUT2=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x030y050z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_17.q[0]
net (fo=24)                             0.957          4.825          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4]_dup_25,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.c[0]
LUT2                x027y052z2          0.348    f     5.173       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CI70MHPJ_reg_syn_5.f[0]
net (fo=7)                              1.487          6.660          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg_syn_5.d[1]
LUT5                x033y055z2          0.262    r     6.922       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=2)                              0.309          7.231          net: u_uicfg5640/wr_data_b1[18]_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[7]_syn_4.d[0]
LUT3                x034y055z1          0.205    r     7.436       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[7]_syn_4.f[0]
net (fo=1)                              0.603          8.039          net: u_uicfg5640/wr_data_b1[27]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_34.a[1]
LUT5                x033y057z2          0.424    f     8.463       4  pin: u_uicfg5640/wr_data_b1[27]_syn_34.f[1]
net (fo=2)                              0.612          9.075          net: u_uicfg5640/wr_data_b1[27]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.a[1]
LUT5 (reg)          x035y054z0          0.732    f     9.807       5  net: u_uicfg5640/wr_data[27],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.807               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.635               

Slack               : 13.760ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[8]_syn_41.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.960ns (cell 2.400ns (40%), net 3.560ns (60%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT4=2  LUT2=2 )
Max Fanout          : 86
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x034y049z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.q[1]
net (fo=86)                             1.156          5.024          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_7,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_4.c[0]
LUT2                x031y051z1          0.251    r     5.275       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_4.f[0]
net (fo=3)                              0.323          5.598          net: u_uicfg5640/wr_data_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[4]_syn_4.d[1]
LUT2                x030y051z0          0.205    r     5.803       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[4]_syn_4.f[1]
net (fo=3)                              0.757          6.560          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10150,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[3]_syn_4.a[1]
LUT4                x029y050z2          0.424    f     6.984       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[3]_syn_4.f[1]
net (fo=1)                              0.307          7.291          net: u_uicfg5640/wr_data_b1[19]_syn_3,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[1]
LUT4                x030y050z1          0.408    f     7.699       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=1)                              0.456          8.155          net: u_uicfg5640/wr_data_b1[19]_syn_9,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[14]_syn_4.a[0]
LUT5                x030y048z3          0.424    f     8.579       5  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[14]_syn_4.f[0]
net (fo=1)                              0.561          9.140          net: u_uicfg5640/wr_data_b1[19]_syn_18,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_41.a[0]
LUT5 (reg)          x033y046z2          0.542    f     9.682       6  net: u_uicfg5640/wr_data[19],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.682               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_41.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.760               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.345ns
Begin Point         : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 63
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z1          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.q[0]
net (fo=63)                             0.355          3.404          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.ce
reg                 x037y041z1          0.087    r     3.491               
--------------------------------------------------------------------  ---------------
Arrival                                                3.491               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.345               

Slack               : 0.345ns
Begin Point         : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[8]_syn_14.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 63
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z1          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.q[0]
net (fo=63)                             0.355          3.404          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.ce
reg                 x037y041z0          0.087    r     3.491               
--------------------------------------------------------------------  ---------------
Arrival                                                3.491               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.345               

Slack               : 0.368ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[21]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.325ns (56%), net 0.249ns (44%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y049z1          0.109    f     3.049          pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.q[0]
net (fo=27)                             0.249          3.298          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[7],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_reg[21]_syn_4.d[0]
LUT4 (reg)          x036y049z0          0.216    f     3.514       1  net: u_uicfg5640/wr_data[14],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[21]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.368               

Slack               : 0.381ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.442ns (cell 0.325ns (73%), net 0.117ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x034y041z1          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.q[1]
net (fo=6)                              0.117          3.166          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[0]
LUT2 (reg)          x034y041z1          0.216    f     3.382       1  net: u_uicfg5640/uii2c_inst/clkdiv[1],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.382               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.381               

Slack               : 0.432ns
Begin Point         : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[4]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.638ns (cell 0.196ns (30%), net 0.442ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 63
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z1          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.q[0]
net (fo=63)                             0.442          3.491          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.ce
reg                 x038y042z1          0.087    r     3.578               
--------------------------------------------------------------------  ---------------
Arrival                                                3.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.432               

Slack               : 0.432ns
Begin Point         : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[8]_syn_12.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.638ns (cell 0.196ns (30%), net 0.442ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 63
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z1          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.q[0]
net (fo=63)                             0.442          3.491          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.ce
reg                 x037y042z3          0.087    r     3.578               
--------------------------------------------------------------------  ---------------
Arrival                                                3.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.432               

Slack               : 0.432ns
Begin Point         : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_20.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.638ns (cell 0.196ns (30%), net 0.442ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 63
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z1          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.q[0]
net (fo=63)                             0.442          3.491          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_20.ce
reg                 x037y042z2          0.087    r     3.578               
--------------------------------------------------------------------  ---------------
Arrival                                                3.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_20.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.432               

Slack               : 0.436ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[28]_syn_49.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.626ns (cell 0.378ns (60%), net 0.248ns (40%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y049z1          0.109    f     3.049          pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.q[0]
net (fo=27)                             0.248          3.297          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[7],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_49.d[0]
LUT4 (reg)          x037y047z3          0.269    f     3.566       1  net: u_uicfg5640/wr_data[23],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.566               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_49.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.436               

Slack               : 0.438ns
Begin Point         : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_20.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_20.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y042z2          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_20.q[0]
net (fo=2)                              0.216          3.265          net: u_uicfg5640/rst_cnt[7],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.b[0]
LUT4 (reg)          x036y042z1          0.319    r     3.584       1  net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.584               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/bcnt_reg[2]_syn_18.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.438               

Slack               : 0.456ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_14.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[8]_syn_12.c[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.646ns (cell 0.430ns (66%), net 0.216ns (34%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y041z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.q[0]
net (fo=3)                              0.216          3.265          net: u_uicfg5640/rst_cnt[2],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.c[0]
LUT4 (reg)          x037y042z3          0.321    r     3.586       1  net: u_uicfg5640/rst_cnt[3],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.586               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.456               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[1] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     2.843ns
Fmax           :     351.741MHz

Statistics:
Max            : SWNS      0.357ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
Min            : HWNS      0.223ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.357ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.591ns (cell 0.517ns (19%), net 2.074ns (81%))
Clock Skew          : 0.036ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             2.074          5.942          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x038y023z3          0.371    r     6.313       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.340          6.670               
--------------------------------------------------------------------  ---------------
Required                                               6.670               
--------------------------------------------------------------------  ---------------
Slack                                                  0.357               

Slack               : 0.357ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.591ns (cell 0.517ns (19%), net 2.074ns (81%))
Clock Skew          : 0.036ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             2.074          5.942          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x038y023z3          0.371    r     6.313       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.340          6.670               
--------------------------------------------------------------------  ---------------
Required                                               6.670               
--------------------------------------------------------------------  ---------------
Slack                                                  0.357               

Slack               : 0.741ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.207ns (cell 0.517ns (23%), net 1.690ns (77%))
Clock Skew          : 0.036ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.690          5.558          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[0]
LUT3 (reg)          x038y026z3          0.371    r     5.929       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.929               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.340          6.670               
--------------------------------------------------------------------  ---------------
Required                                               6.670               
--------------------------------------------------------------------  ---------------
Slack                                                  0.741               

Slack               : 0.741ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.207ns (cell 0.517ns (23%), net 1.690ns (77%))
Clock Skew          : 0.036ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.690          5.558          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[1]
LUT3 (reg)          x038y026z3          0.371    r     5.929       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.929               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.340          6.670               
--------------------------------------------------------------------  ---------------
Required                                               6.670               
--------------------------------------------------------------------  ---------------
Slack                                                  0.741               

Slack               : 0.896ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.024ns (cell 0.460ns (22%), net 1.564ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.564          5.432          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.d[0]
LUT3 (reg)          x037y025z1          0.314    r     5.746       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.746               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.896               

Slack               : 0.896ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.024ns (cell 0.460ns (22%), net 1.564ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.564          5.432          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.d[1]
LUT3 (reg)          x037y025z1          0.314    r     5.746       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.746               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.896               

Slack               : 0.933ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.987ns (cell 0.460ns (23%), net 1.527ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.527          5.395          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x037y026z0          0.314    r     5.709       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.709               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.933               

Slack               : 0.933ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.987ns (cell 0.460ns (23%), net 1.527ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.527          5.395          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x037y026z0          0.314    r     5.709       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.709               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.933               

Slack               : 0.945ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.975ns (cell 0.460ns (23%), net 1.515ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.515          5.383          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0]
LUT3 (reg)          x036y027z1          0.314    r     5.697       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.697               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.945               

Slack               : 0.945ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.975ns (cell 0.460ns (23%), net 1.515ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y035z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=29)                             1.515          5.383          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1]
LUT3 (reg)          x036y027z1          0.314    r     5.697       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.697               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.945               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.223ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y031z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0]_syn_4.q[0]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x039y031z2          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.230ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y030z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.q[0]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[1]
reg                 x037y031z2          0.095    f     3.360          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y023z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[1]
reg                 x038y021z1          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.266ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y036z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.q[0]
net (fo=1)                              0.331          3.380          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1]
reg                 x038y035z2          0.095    f     3.475          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.184          3.209               
--------------------------------------------------------------------  ---------------
Required                                               3.209               
--------------------------------------------------------------------  ---------------
Slack                                                  0.266               

Slack               : 0.336ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y025z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.q[1]
net (fo=1)                              0.322          3.371          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[1]_syn_4.mi[0]
reg                 x037y023z0          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.336               

Slack               : 0.346ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y021z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.q[0]
net (fo=1)                              0.332          3.381          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.mi[0]
reg                 x038y018z2          0.095    f     3.476          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.476               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.346               

Slack               : 0.346ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y021z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.q[1]
net (fo=1)                              0.332          3.381          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.mi[1]
reg                 x038y018z2          0.095    f     3.476          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.476               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.346               

Slack               : 0.360ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.550ns (cell 0.325ns (59%), net 0.225ns (41%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y031z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.q[0]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.d[1]
LUT1 (reg)          x037y030z0          0.216    f     3.490       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.490               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.365ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.541ns (cell 0.430ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y033z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.q[1]
net (fo=1)                              0.111          3.160          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.c[1]
LUT3 (reg)          x037y033z2          0.321    r     3.481       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.481               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.365               

Slack               : 0.372ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_11.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.641ns (cell 0.204ns (31%), net 0.437ns (69%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y037z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.q[0]
net (fo=2)                              0.437          3.486          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_11.mi[0]
reg                 x037y035z1          0.095    f     3.581          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.581               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_11.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.184          3.209               
--------------------------------------------------------------------  ---------------
Required                                               3.209               
--------------------------------------------------------------------  ---------------
Slack                                                  0.372               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_1 -> pll_inst_125M_0
Type           :     Same Domain
From Clock     :     pll_inst_125M_1
To Clock       :     pll_inst_125M_0
Min Period     :     6.283ns
Fmax           :     159.160MHz

Statistics:
Max            : SWNS      1.717ns, STNS      0.000ns,         0 Viol Endpoints,        39 Total Endpoints,       153 Paths Analyzed
Min            : HWNS      0.435ns, HTNS      0.000ns,         0 Viol Endpoints,        39 Total Endpoints,       153 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.717ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[1]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.975ns (cell 1.326ns (22%), net 4.649ns (78%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     2.015          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.525          2.540          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     2.948       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.401          4.349          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     4.773       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              1.172          5.945          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     6.207       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             1.551          7.758          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1]_syn_4.sr
reg                 x001y056z0          0.086    r     7.844               
--------------------------------------------------------------------  ---------------
Arrival                                                7.844               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.717               

Slack               : 1.880ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[11]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.812ns (cell 1.326ns (22%), net 4.486ns (78%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     2.015          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.525          2.540          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     2.948       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.401          4.349          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     4.773       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              1.172          5.945          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     6.207       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             1.388          7.595          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[11]_syn_4.sr
reg                 x001y054z0          0.086    r     7.681               
--------------------------------------------------------------------  ---------------
Arrival                                                7.681               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.880               

Slack               : 2.055ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.637ns (cell 1.326ns (23%), net 4.311ns (77%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     2.015          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.525          2.540          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     2.948       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.401          4.349          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     4.773       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              1.172          5.945          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     6.207       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             1.213          7.420          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.sr
reg                 x002y054z0          0.086    r     7.506               
--------------------------------------------------------------------  ---------------
Arrival                                                7.506               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.055               

Slack               : 2.055ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_state_reg[3]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.637ns (cell 1.326ns (23%), net 4.311ns (77%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     2.015          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.525          2.540          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     2.948       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.401          4.349          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     4.773       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              1.172          5.945          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     6.207       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             1.213          7.420          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_state_reg[3]_syn_4.sr
reg                 x002y054z1          0.086    r     7.506               
--------------------------------------------------------------------  ---------------
Arrival                                                7.506               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_state_reg[3]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.055               

Slack               : 2.067ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.625ns (cell 1.326ns (23%), net 4.299ns (77%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     2.015          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.525          2.540          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     2.948       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.401          4.349          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     4.773       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              1.172          5.945          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     6.207       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             1.201          7.408          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.sr
ADDER (reg)         x002y048z1          0.086    r     7.494               
--------------------------------------------------------------------  ---------------
Arrival                                                7.494               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.067               

Slack               : 2.103ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[2]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.589ns (cell 1.326ns (23%), net 4.263ns (77%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     2.015          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.525          2.540          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     2.948       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             2.371          5.319          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_48.a[0]
LUT5                x011y047z3          0.424    f     5.743       2  pin: u_uicfg5640/wr_data_b1[27]_syn_48.f[0]
net (fo=6)                              0.573          6.316          net: soft_reset_cnt_b_n_dup_14,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.d[0]
LUT3                x005y049z3          0.262    r     6.578       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_155.f[0]
net (fo=25)                             0.794          7.372          net: u7_rx_fifo/wr_sreset_dup_82,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2]_syn_4.sr
reg                 x001y049z2          0.086    r     7.458               
--------------------------------------------------------------------  ---------------
Arrival                                                7.458               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.103               

Slack               : 2.230ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[5]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.462ns (cell 1.326ns (24%), net 4.136ns (76%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     2.015          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.525          2.540          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     2.948       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.401          4.349          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     4.773       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              1.172          5.945          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     6.207       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             1.038          7.245          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[5]_syn_4.sr
reg                 x002y052z0          0.086    r     7.331               
--------------------------------------------------------------------  ---------------
Arrival                                                7.331               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.230               

Slack               : 2.230ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[7]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.462ns (cell 1.326ns (24%), net 4.136ns (76%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     2.015          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.525          2.540          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     2.948       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.401          4.349          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     4.773       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              1.172          5.945          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     6.207       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             1.038          7.245          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[7]_syn_4.sr
reg                 x002y052z1          0.086    r     7.331               
--------------------------------------------------------------------  ---------------
Arrival                                                7.331               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_reg[7]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.230               

Slack               : 2.230ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.462ns (cell 1.326ns (24%), net 4.136ns (76%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     2.015          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.525          2.540          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     2.948       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.401          4.349          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     4.773       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              1.172          5.945          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     6.207       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             1.038          7.245          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.sr
ADDER (reg)         x002y049z0          0.086    r     7.331               
--------------------------------------------------------------------  ---------------
Arrival                                                7.331               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.230               

Slack               : 2.230ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.462ns (cell 1.326ns (24%), net 4.136ns (76%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.410          1.869          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y052z2          0.146    r     2.015          pin: soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.525          2.540          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.a[1]
LUT2                x033y054z0          0.408    f     2.948       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.f[1]
net (fo=18)                             1.401          4.349          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[0]
LUT5                x012y053z2          0.424    f     4.773       2  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              1.172          5.945          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.262    r     6.207       3  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             1.038          7.245          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.sr
ADDER (reg)         x002y049z1          0.086    r     7.331               
--------------------------------------------------------------------  ---------------
Arrival                                                7.331               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.166          1.681          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.230               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.435ns
Begin Point         : u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x006y054z3          0.109    f     1.443          pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[1]
net (fo=2)                              0.407          1.850          net: u6_tx_fifo/wr_frame_in_fifo,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(129)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.mi[0]
reg                 x005y054z2          0.095    f     1.945          net: u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 1.247ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 1.423ns (cell 0.562ns (39%), net 0.861ns (61%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 17
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z1          0.109    f     1.443          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=17)                             0.425          1.868          net: soft_reset_cnt[5],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_46.c[0]
LUT5                x026y053z2          0.237    r     2.105       1  pin: u_uicfg5640/wr_data_b1[27]_syn_46.f[0]
net (fo=5)                              0.436          2.541          net: soft_reset_cnt_b_n_dup_12,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3 (reg)          x030y052z1          0.216    f     2.757       2  net: u4_trimac_block/reset_reg2[0],  ../../../../source_code/rtl/ETH/temac_block.v(152)
--------------------------------------------------------------------  ---------------
Arrival                                                2.757               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.247               

Slack               : 2.061ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg_reg_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.184ns (cell 0.577ns (26%), net 1.607ns (74%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z1          0.109    f     1.443          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=17)                             0.909          2.352          net: soft_reset_cnt[5],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.c[0]
LUT5                x012y053z2          0.237    r     2.589       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.337          2.926          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[5]_syn_4.d[0]
LUT3                x010y055z2          0.179    f     3.105       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d3_reg[5]_syn_4.f[0]
net (fo=26)                             0.361          3.466          net: u7_rx_fifo/wr_sreset_dup_85,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg_syn_4.sr
reg                 x009y054z2          0.052    f     3.518               
--------------------------------------------------------------------  ---------------
Arrival                                                3.518               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.061               

Slack               : 2.423ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.546ns (cell 0.577ns (22%), net 1.969ns (78%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z1          0.109    f     1.443          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=17)                             0.909          2.352          net: soft_reset_cnt[5],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.c[0]
LUT5                x012y053z2          0.237    r     2.589       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.809          3.398          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     3.577       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.251          3.828          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.sr
reg                 x004y051z2          0.052    f     3.880               
--------------------------------------------------------------------  ---------------
Arrival                                                3.880               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.423               

Slack               : 2.423ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[10]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.546ns (cell 0.577ns (22%), net 1.969ns (78%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z1          0.109    f     1.443          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=17)                             0.909          2.352          net: soft_reset_cnt[5],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.c[0]
LUT5                x012y053z2          0.237    r     2.589       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.809          3.398          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     3.577       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.251          3.828          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[10]_syn_4.sr
reg                 x005y052z2          0.052    f     3.880               
--------------------------------------------------------------------  ---------------
Arrival                                                3.880               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[10]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.423               

Slack               : 2.537ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[5]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.660ns (cell 0.577ns (21%), net 2.083ns (79%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z1          0.109    f     1.443          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=17)                             0.909          2.352          net: soft_reset_cnt[5],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.c[0]
LUT5                x012y053z2          0.237    r     2.589       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.809          3.398          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     3.577       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.365          3.942          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[5]_syn_4.sr
reg                 x003y052z2          0.052    f     3.994               
--------------------------------------------------------------------  ---------------
Arrival                                                3.994               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.537               

Slack               : 2.595ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.718ns (cell 0.577ns (21%), net 2.141ns (79%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z1          0.109    f     1.443          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=17)                             0.909          2.352          net: soft_reset_cnt[5],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.c[0]
LUT5                x012y053z2          0.237    r     2.589       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.809          3.398          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     3.577       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.423          4.000          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.sr
reg                 x004y051z1          0.052    f     4.052               
--------------------------------------------------------------------  ---------------
Arrival                                                4.052               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.595               

Slack               : 2.595ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.718ns (cell 0.577ns (21%), net 2.141ns (79%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z1          0.109    f     1.443          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=17)                             0.909          2.352          net: soft_reset_cnt[5],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.c[0]
LUT5                x012y053z2          0.237    r     2.589       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.809          3.398          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     3.577       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.423          4.000          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr
reg                 x005y052z0          0.052    f     4.052               
--------------------------------------------------------------------  ---------------
Arrival                                                4.052               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.595               

Slack               : 2.699ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[3]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.822ns (cell 0.577ns (20%), net 2.245ns (80%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z1          0.109    f     1.443          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=17)                             0.909          2.352          net: soft_reset_cnt[5],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.c[0]
LUT5                x012y053z2          0.237    r     2.589       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.809          3.398          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     3.577       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.527          4.104          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.sr
reg                 x002y053z3          0.052    f     4.156               
--------------------------------------------------------------------  ---------------
Arrival                                                4.156               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.699               

Slack               : 2.699ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[3]_syn_4.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 2.822ns (cell 0.577ns (20%), net 2.245ns (80%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 45
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.029          1.334          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z1          0.109    f     1.443          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=17)                             0.909          2.352          net: soft_reset_cnt[5],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.c[0]
LUT5                x012y053z2          0.237    r     2.589       1  pin: u_uicfg5640/wr_data_b1[27]_syn_45.f[0]
net (fo=4)                              0.809          3.398          net: soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[0]
LUT3                x005y051z2          0.179    f     3.577       2  pin: u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[0]
net (fo=45)                             0.527          4.104          net: u7_rx_fifo/wr_sreset_dup_84,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[3]_syn_4.sr
reg                 x002y050z2          0.052    f     4.156               
--------------------------------------------------------------------  ---------------
Arrival                                                4.156               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.230          1.467          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.699               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.534ns
Fmax           :     651.890MHz

Statistics:
Max            : SWNS      1.666ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y032z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x037y033z2          0.549    f     5.019       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.019               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y031z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x037y031z3          0.549    f     5.019       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.019               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y027z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x036y027z1          0.451    f     4.921       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.921               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y027z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1]
LUT3 (reg)          x037y025z1          0.451    f     4.921       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.921               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               

Slack               : 1.786ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.177ns (cell 0.695ns (59%), net 0.482ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y031z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.482          4.350          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x037y030z3          0.549    f     4.899       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.899               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.786               

Slack               : 1.795ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.168ns (cell 0.695ns (59%), net 0.473ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y031z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.473          4.341          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.b[0]
LUT3 (reg)          x037y030z2          0.549    f     4.890       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.795               

Slack               : 1.795ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.168ns (cell 0.695ns (59%), net 0.473ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y031z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.473          4.341          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1]
LUT3 (reg)          x037y030z2          0.549    f     4.890       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.795               

Slack               : 1.795ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_49.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.168ns (cell 0.695ns (59%), net 0.473ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_49.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y024z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_49.q[0]
net (fo=1)                              0.473          4.341          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x038y023z3          0.549    f     4.890       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.795               

Slack               : 1.890ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.073ns (cell 0.597ns (55%), net 0.476ns (45%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x039y026z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.476          4.344          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[0]
LUT3 (reg)          x037y025z1          0.451    f     4.795       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.795               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.890               

Slack               : 1.893ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.070ns (cell 0.597ns (55%), net 0.473ns (45%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y031z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.473          4.341          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x037y030z1          0.451    f     4.792       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.792               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.893               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y034z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x037y033z3          0.095    f     3.360          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.244ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y028z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[7]_syn_4.q[0]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1]
reg                 x037y029z3          0.095    f     3.360          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.253ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y037z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[1]
net (fo=2)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.mi[0]
reg                 x036y037z2          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.253ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y034z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x037y033z3          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.253ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y026z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x037y027z2          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.350ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y028z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_4.q[0]
net (fo=1)                              0.322          3.371          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x037y029z3          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.456ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.632ns (cell 0.204ns (32%), net 0.428ns (68%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y025z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9]_syn_4.q[0]
net (fo=1)                              0.428          3.477          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1]
reg                 x037y027z2          0.095    f     3.572          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.456               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y029z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x037y029z1          0.319    r     3.584       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.584               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y029z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x037y029z1          0.319    r     3.584       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.584               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.477ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y031z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x037y031z1          0.319    r     3.593       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.593               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_0 -> pll_inst_125M_1
Type           :     Same Domain
From Clock     :     pll_inst_125M_0
To Clock       :     pll_inst_125M_1
Min Period     :     1.154ns
Fmax           :     866.551MHz

Statistics:
Max            : SWNS      6.846ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.846ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.917ns (cell 0.289ns (31%), net 0.628ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x005y052z0          0.146    r     2.015          pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[1]
net (fo=1)                              0.628          2.643          net: u6_tx_fifo/rd_addr_txfer[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[1]
reg                 x004y049z0          0.143    r     2.786          net: u6_tx_fifo/wr_rd_addr[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.846               

Slack               : 6.848ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.915ns (cell 0.289ns (31%), net 0.626ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z1          0.146    r     2.015          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.626          2.641          net: u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x004y049z2          0.143    r     2.784          net: u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.784               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.848               

Slack               : 6.854ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.909ns (cell 0.289ns (31%), net 0.620ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z1          0.146    r     2.015          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.620          2.635          net: u6_tx_fifo/rd_addr_txfer[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0]
reg                 x004y048z3          0.143    r     2.778          net: u6_tx_fifo/wr_rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.854               

Slack               : 6.872ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z2          0.146    r     2.015          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.602          2.617          net: u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[1]
reg                 x004y049z1          0.143    r     2.760          net: u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.760               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               

Slack               : 6.992ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x005y052z0          0.146    r     2.015          pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.482          2.497          net: u6_tx_fifo/rd_addr_txfer[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1]
reg                 x005y049z2          0.143    r     2.640          net: u6_tx_fifo/wr_rd_addr[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.640               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.992               

Slack               : 6.998ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y050z2          0.146    r     2.015          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.476          2.491          net: u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1]
reg                 x004y049z2          0.143    r     2.634          net: u6_tx_fifo/wr_rd_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.634               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.998               

Slack               : 6.998ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z1          0.146    r     2.015          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[1]
net (fo=1)                              0.476          2.491          net: u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[0]
reg                 x004y049z1          0.143    r     2.634          net: u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.634               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.998               

Slack               : 6.998ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z1          0.146    r     2.015          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[0]
net (fo=1)                              0.476          2.491          net: u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0]
reg                 x004y049z0          0.143    r     2.634          net: u6_tx_fifo/wr_rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.634               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.998               

Slack               : 6.998ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z2          0.146    r     2.015          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.476          2.491          net: u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0]
reg                 x005y049z2          0.143    r     2.634          net: u6_tx_fifo/wr_rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.634               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.998               

Slack               : 6.998ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x005y054z0          0.146    r     2.015          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[1]
net (fo=1)                              0.476          2.491          net: u6_tx_fifo/rd_addr_txfer[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.mi[1]
reg                 x005y053z0          0.143    r     2.634          net: u6_tx_fifo/wr_rd_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.634               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.166          1.681          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.998               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x002y055z2          0.109    f     1.443          pin: u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.q[1]
net (fo=2)                              0.216          1.659          net: u6_tx_fifo/rd_tran_frame_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(114)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.mi[1]
reg                 x001y055z1          0.095    f     1.754          net: u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.244ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x005y054z0          0.109    f     1.443          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: u6_tx_fifo/rd_addr_txfer[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.mi[0]
reg                 x005y053z0          0.095    f     1.754          net: u6_tx_fifo/wr_rd_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.253ns
Begin Point         : u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/add2_syn_89.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x001y047z2          0.109    f     1.443          pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[0]
net (fo=2)                              0.225          1.668          net: u6_tx_fifo/rd_txfer_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(135)
                                                                      pin: u6_tx_fifo/add2_syn_89.mi[0]
ADDER (reg)         x001y049z0          0.095    f     1.763          net: u6_tx_fifo/rd_txfer_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/add2_syn_89.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.253ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[11]_syn_3.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x002y054z0          0.109    f     1.443          pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u6_tx_fifo/rd_addr_txfer[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[11]_syn_3.mi[0]
reg                 x002y053z1          0.095    f     1.763          net: u6_tx_fifo/wr_rd_addr[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[11]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.359ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x003y050z2          0.109    f     1.443          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.331          1.774          net: u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1]
reg                 x004y049z2          0.095    f     1.869          net: u6_tx_fifo/wr_rd_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.359ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z1          0.109    f     1.443          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[1]
net (fo=1)                              0.331          1.774          net: u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.mi[0]
reg                 x004y049z1          0.095    f     1.869          net: u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.359ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z1          0.109    f     1.443          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[0]
net (fo=1)                              0.331          1.774          net: u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0]
reg                 x004y049z0          0.095    f     1.869          net: u6_tx_fifo/wr_rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.359ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y051z2          0.109    f     1.443          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.331          1.774          net: u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0]
reg                 x005y049z2          0.095    f     1.869          net: u6_tx_fifo/wr_rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.359ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x005y054z0          0.109    f     1.443          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[1]
net (fo=1)                              0.331          1.774          net: u6_tx_fifo/rd_addr_txfer[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.mi[1]
reg                 x005y053z0          0.095    f     1.869          net: u6_tx_fifo/wr_rd_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.369ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x005y052z0          0.109    f     1.443          pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.341          1.784          net: u6_tx_fifo/rd_addr_txfer[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1]
reg                 x005y049z2          0.095    f     1.879          net: u6_tx_fifo/wr_rd_addr[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1824)                           2.230          1.467          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     32.645ns
Fmax           :     30.633MHz

Statistics:
Max            : SWNS     -1.392ns, STNS     -4.653ns,         4 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.294ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.392ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 4.024ns (cell 1.370ns (34%), net 2.654ns (66%))
Clock Skew          : 1.644ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.146    r    48.677          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.672         49.349          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.a[0]
LUT1                x026y029z0          0.408    f    49.757       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.f[0]
net (fo=1)                              0.594         50.351          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.a[0]
LUT1                x025y029z0          0.408    f    50.759       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.f[0]
net (fo=1)                              0.593         51.352          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.a[0]
LUT1                x025y029z1          0.408    f    51.760       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.f[0]
net (fo=1)                              0.795         52.555          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf3,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x024y027            0.000    f    52.555               
--------------------------------------------------------------------  ---------------
Arrival                                               52.555               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.392               

Slack               : -1.371ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 4.003ns (cell 1.370ns (34%), net 2.633ns (66%))
Clock Skew          : 1.644ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.146    r    48.677          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.826         49.503          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.a[0]
LUT1                x027y024z1          0.408    f    49.911       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.f[0]
net (fo=1)                              0.757         50.668          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf1,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf1_syn_1.a[0]
LUT1                x031y024z1          0.408    f    51.076       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf1_syn_1.f[0]
net (fo=1)                              0.456         51.532          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf21,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf21_syn_1.a[0]
LUT1                x031y026z1          0.408    f    51.940       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf21_syn_1.f[0]
net (fo=1)                              0.594         52.534          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf31,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x032y018            0.000    f    52.534               
--------------------------------------------------------------------  ---------------
Arrival                                               52.534               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.371               

Slack               : -1.048ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 3.680ns (cell 1.370ns (37%), net 2.310ns (63%))
Clock Skew          : 1.644ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.146    r    48.677          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.797         49.474          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.a[0]
LUT1                x030y030z0          0.408    f    49.882       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.f[0]
net (fo=1)                              0.316         50.198          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.a[0]
LUT1                x030y030z1          0.408    f    50.606       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.f[0]
net (fo=1)                              0.738         51.344          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.a[0]
LUT1                x031y029z1          0.408    f    51.752       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.f[0]
net (fo=1)                              0.459         52.211          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf30,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x032y027            0.000    f    52.211               
--------------------------------------------------------------------  ---------------
Arrival                                               52.211               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.048               

Slack               : -0.842ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 3.474ns (cell 1.370ns (39%), net 2.104ns (61%))
Clock Skew          : 1.644ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x007y030z3          0.146    r    48.677          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.q[0]
net (fo=2)                              0.536         49.213          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_6.a[0]
LUT1                x009y030z1          0.408    f    49.621       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_6.f[0]
net (fo=1)                              0.525         50.146          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf_syn_1.a[0]
LUT1                x007y030z1          0.408    f    50.554       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf_syn_1.f[0]
net (fo=1)                              0.515         51.069          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf2,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf2_syn_1.a[0]
LUT1                x009y031z0          0.408    f    51.477       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf2_syn_1.f[0]
net (fo=1)                              0.528         52.005          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf3,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y027            0.000    f    52.005               
--------------------------------------------------------------------  ---------------
Arrival                                               52.005               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.842               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.294ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.424ns (cell 0.955ns (39%), net 1.469ns (61%))
Clock Skew          : 1.780ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y030z3          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_7.q[0]
net (fo=2)                              0.372          1.815          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_6.a[0]
LUT1                x009y030z1          0.282    r     2.097       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_6.f[0]
net (fo=1)                              0.360          2.457          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf_syn_1.a[0]
LUT1                x007y030z1          0.282    r     2.739       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf_syn_1.f[0]
net (fo=1)                              0.368          3.107          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf2,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf2_syn_1.a[0]
LUT1                x009y031z0          0.282    r     3.389       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf2_syn_1.f[0]
net (fo=1)                              0.369          3.758          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5_holdbuf3,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y027            0.000    f     3.758               
--------------------------------------------------------------------  ---------------
Arrival                                                3.758               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  0.294               

Slack               : 0.405ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.535ns (cell 0.955ns (37%), net 1.580ns (63%))
Clock Skew          : 1.780ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.550          1.993          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.a[0]
LUT1                x030y030z0          0.282    r     2.275       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.f[0]
net (fo=1)                              0.206          2.481          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.a[0]
LUT1                x030y030z1          0.282    r     2.763       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.f[0]
net (fo=1)                              0.501          3.264          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.a[0]
LUT1                x031y029z1          0.282    r     3.546       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.f[0]
net (fo=1)                              0.323          3.869          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf30,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x032y027            0.000    f     3.869               
--------------------------------------------------------------------  ---------------
Arrival                                                3.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  0.405               

Slack               : 0.604ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.734ns (cell 0.955ns (34%), net 1.779ns (66%))
Clock Skew          : 1.780ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.577          2.020          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.a[0]
LUT1                x027y024z1          0.282    r     2.302       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.f[0]
net (fo=1)                              0.498          2.800          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf1,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf1_syn_1.a[0]
LUT1                x031y024z1          0.282    r     3.082       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf1_syn_1.f[0]
net (fo=1)                              0.314          3.396          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf21,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf21_syn_1.a[0]
LUT1                x031y026z1          0.282    r     3.678       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf21_syn_1.f[0]
net (fo=1)                              0.390          4.068          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf31,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x032y018            0.000    f     4.068               
--------------------------------------------------------------------  ---------------
Arrival                                                4.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  0.604               

Slack               : 0.612ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.742ns (cell 0.955ns (34%), net 1.787ns (66%))
Clock Skew          : 1.780ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y028z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.q[0]
net (fo=6)                              0.452          1.895          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.a[0]
LUT1                x026y029z0          0.282    r     2.177       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.f[0]
net (fo=1)                              0.390          2.567          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.a[0]
LUT1                x025y029z0          0.282    r     2.849       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.f[0]
net (fo=1)                              0.404          3.253          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.a[0]
LUT1                x025y029z1          0.282    r     3.535       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.f[0]
net (fo=1)                              0.541          4.076          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf3,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x024y027            0.000    f     4.076               
--------------------------------------------------------------------  ---------------
Arrival                                                4.076               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  0.612               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_0 -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     pll_inst_125M_0
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     3.980ns
Fmax           :     251.256MHz

Statistics:
Max            : SWNS      1.005ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.279ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.005ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.625ns (cell 0.146ns (23%), net 0.479ns (77%))
Clock Skew          : 0.209ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x027y070z3          0.146    r     2.015          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.479          2.494          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     2.494          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                2.494               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          1.493          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     3.493               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          3.432               
clock uncertainty                      -0.100          3.332               
clock pessimism                         0.167          3.499               
--------------------------------------------------------------------  ---------------
Required                                               3.499               
--------------------------------------------------------------------  ---------------
Slack                                                  1.005               

Slack               : 1.071ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.650ns (cell 0.146ns (22%), net 0.504ns (78%))
Clock Skew          : 0.209ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.410          1.869          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z0          0.146    r     2.015          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.504          2.519          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     2.519               
--------------------------------------------------------------------  ---------------
Arrival                                                2.519               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          1.493          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     3.493               
--------------------------------------------------------------------  ---------------
recovery                                0.030          3.523               
clock uncertainty                      -0.100          3.423               
clock pessimism                         0.167          3.590               
--------------------------------------------------------------------  ---------------
Required                                               3.590               
--------------------------------------------------------------------  ---------------
Slack                                                  1.071               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.279ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 6.000ns { pll_inst_125M_0 rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.456ns (cell 0.109ns (23%), net 0.347ns (77%))
Clock Skew          : 0.150ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z0          0.109    f     1.443          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.347          1.790          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     1.790               
--------------------------------------------------------------------  ---------------
Arrival                                                1.790               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          1.302          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -4.698               
--------------------------------------------------------------------  ---------------
removal                                 0.227         -4.471               
clock uncertainty                       0.100         -4.371               
clock pessimism                        -0.118         -4.489               
--------------------------------------------------------------------  ---------------
Required                                              -4.489               
--------------------------------------------------------------------  ---------------
Slack                                                  6.279               

Slack               : 6.494ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { pll_inst_125M_0 rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.441ns (cell 0.109ns (24%), net 0.332ns (76%))
Clock Skew          : 0.150ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=181)                            2.029          1.334          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y070z3          0.109    f     1.443          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.332          1.775          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     1.775          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.775               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          1.302          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -4.698               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -4.701               
clock uncertainty                       0.100         -4.601               
clock pessimism                        -0.118         -4.719               
--------------------------------------------------------------------  ---------------
Required                                              -4.719               
--------------------------------------------------------------------  ---------------
Slack                                                  6.494               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     20.965ns
Fmax           :     47.699MHz

Statistics:
Max            : SWNS     -2.853ns, STNS     -4.232ns,         2 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      1.859ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.853ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 2.093ns (cell 1.307ns (62%), net 0.786ns (38%))
Clock Skew          : 1.874ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            0.650    f    36.372          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=2)                              0.786         37.158          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0]
LUT5 (reg)          x006y027z1          0.657    f    37.815       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                               37.815               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.853               

Slack               : -1.379ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/mux6_syn_56.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.619ns (cell 0.289ns (46%), net 0.330ns (54%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z2          0.146    r    35.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.q[0]
net (fo=2)                              0.330         36.198          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: uivtc_inst/mux6_syn_56.mi[0]
reg                 x036y037z1          0.143    r    36.341          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               36.341               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uivtc_inst/mux6_syn_56.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.379               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.859ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/mux6_syn_56.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 1.591ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg_syn_5.q[0]
net (fo=2)                              0.225          3.274          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: uivtc_inst/mux6_syn_56.mi[0]
reg                 x036y037z1          0.095    f     3.369          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: uivtc_inst/mux6_syn_56.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.859               

Slack               : 2.976ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.546ns (cell 0.987ns (63%), net 0.559ns (37%))
Clock Skew          : 1.591ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=101)                            1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            0.520    f     3.460          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=2)                              0.559          4.019          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0]
LUT5 (reg)          x006y027z1          0.467    r     4.486       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                4.486               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  2.976               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_CONFIG
------------------------------

Timing details for config_inst
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     20.814ns
Fmax           :     48.045MHz

Statistics:
Max            : SWNS     39.593ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
Min            : HWNS     53.973ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 39.593ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.916ns (cell 4.839ns (69%), net 2.077ns (31%))
Clock Skew          : 3.391ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z1          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[0]
net (fo=3)                              0.612          4.149          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT2                x002y068z3          0.262    r     4.411       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=8)                              0.675          5.086          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.b[0]
LUT3                x005y067z3          0.431    f     5.517       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.f[0]
net (fo=1)          x000y068            0.790          6.307          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                6.307               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                      -0.100         45.900               
clock pessimism                         0.000         45.900               
--------------------------------------------------------------------  ---------------
Required                                              45.900               
--------------------------------------------------------------------  ---------------
Slack                                                 39.593               

Slack               : 39.734ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.775ns (cell 4.839ns (71%), net 1.936ns (29%))
Clock Skew          : 3.391ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z1          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[0]
net (fo=3)                              0.612          4.149          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[0]
LUT2                x002y068z3          0.262    r     4.411       1  pin: debug_hub_top/U_tap/u0_syn_3.f[0]
net (fo=8)                              0.675          5.086          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.b[1]
LUT3                x005y067z3          0.431    f     5.517       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.f[1]
net (fo=1)          x000y068            0.649          6.166          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                6.166               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                      -0.100         45.900               
clock pessimism                         0.000         45.900               
--------------------------------------------------------------------  ---------------
Required                                              45.900               
--------------------------------------------------------------------  ---------------
Slack                                                 39.734               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 53.973ns
Begin Point         : debug_hub_top/U_0_register/stat_shift_reg[0]_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.441ns (cell 0.346ns (24%), net 1.095ns (76%))
Clock Skew          : 2.732ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[0]_syn_4.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x013y065z2          0.109    f     2.841          pin: debug_hub_top/U_0_register/stat_shift_reg[0]_syn_4.q[1]
net (fo=1)                              0.632          3.473          net: debug_hub_top/U_0_register/jtdo[1],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.c[1]
LUT3                x005y067z3          0.237    r     3.710       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.f[1]
net (fo=1)          x000y068            0.463          4.173          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.173               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.200        -49.800               
clock pessimism                         0.000        -49.800               
--------------------------------------------------------------------  ---------------
Required                                             -49.800               
--------------------------------------------------------------------  ---------------
Slack                                                 53.973               

Slack               : 54.040ns
Begin Point         : debug_hub_top/U_0_register/ctrl_shift_reg[0]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.508ns (cell 0.346ns (22%), net 1.162ns (78%))
Clock Skew          : 2.732ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[0]_syn_3.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x015y066z2          0.109    f     2.841          pin: debug_hub_top/U_0_register/ctrl_shift_reg[0]_syn_3.q[0]
net (fo=2)                              0.632          3.473          net: debug_hub_top/U_0_register/jtdo[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.c[0]
LUT3                x005y067z3          0.237    r     3.710       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[44]_syn_4.f[0]
net (fo=1)          x000y068            0.530          4.240          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.240               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.200        -49.800               
clock pessimism                         0.000        -49.800               
--------------------------------------------------------------------  ---------------
Required                                             -49.800               
--------------------------------------------------------------------  ---------------
Slack                                                 54.040               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     19.222ns
Fmax           :     52.024MHz

Statistics:
Max            : SWNS     40.389ns, STNS      0.000ns,         0 Viol Endpoints,       214 Total Endpoints,       120 Paths Analyzed
Min            : HWNS      2.622ns, HTNS      0.000ns,         0 Viol Endpoints,       214 Total Endpoints,       120 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 40.389ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[25]_syn_48.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 12.440ns (cell 4.554ns (36%), net 7.886ns (64%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              0.621         54.621          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT2                x002y069z2          0.262    r    54.883       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.738         55.621          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    55.826       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             6.527         62.353          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.ce
reg                 x038y054z2          0.087    r    62.440               
--------------------------------------------------------------------  ---------------
Arrival                                               62.440               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_48.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.389               

Slack               : 40.552ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 12.277ns (cell 4.554ns (37%), net 7.723ns (63%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              0.621         54.621          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT2                x002y069z2          0.262    r    54.883       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.738         55.621          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    55.826       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             6.364         62.190          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.ce
reg                 x037y055z2          0.087    r    62.277               
--------------------------------------------------------------------  ---------------
Arrival                                               62.277               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.552               

Slack               : 40.552ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 12.277ns (cell 4.554ns (37%), net 7.723ns (63%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              0.621         54.621          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT2                x002y069z2          0.262    r    54.883       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.738         55.621          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    55.826       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             6.364         62.190          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.ce
reg                 x037y055z3          0.087    r    62.277               
--------------------------------------------------------------------  ---------------
Arrival                                               62.277               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[17]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.552               

Slack               : 40.715ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[12]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 12.114ns (cell 4.554ns (37%), net 7.560ns (63%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              0.621         54.621          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT2                x002y069z2          0.262    r    54.883       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.738         55.621          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    55.826       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             6.201         62.027          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[12]_syn_4.ce
reg                 x037y056z3          0.087    r    62.114               
--------------------------------------------------------------------  ---------------
Arrival                                               62.114               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[12]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.715               

Slack               : 40.775ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 12.054ns (cell 4.625ns (38%), net 7.429ns (62%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 60
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.503         54.503          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x002y065z0          0.205    r    54.708       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.618         55.326          net: debug_hub_top/U_0_register/update_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.b[1]
LUT3                x006y066z1          0.333    f    55.659       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.f[1]
net (fo=60)                             6.308         61.967          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.ce
reg                 x033y054z0          0.087    r    62.054               
--------------------------------------------------------------------  ---------------
Arrival                                               62.054               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.775               

Slack               : 40.871ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.958ns (cell 4.554ns (38%), net 7.404ns (62%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              0.621         54.621          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT2                x002y069z2          0.262    r    54.883       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.738         55.621          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    55.826       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             6.045         61.871          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_4.ce
reg                 x037y060z3          0.087    r    61.958               
--------------------------------------------------------------------  ---------------
Arrival                                               61.958               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.871               

Slack               : 40.871ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[62]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.958ns (cell 4.554ns (38%), net 7.404ns (62%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              0.621         54.621          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT2                x002y069z2          0.262    r    54.883       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.738         55.621          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    55.826       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             6.045         61.871          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[62]_syn_4.ce
reg                 x037y060z2          0.087    r    61.958               
--------------------------------------------------------------------  ---------------
Arrival                                               61.958               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[62]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.871               

Slack               : 40.890ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[27]_syn_32.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.939ns (cell 4.554ns (38%), net 7.385ns (62%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 78
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jscanen[0]
net (fo=9)                              0.621         54.621          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.d[1]
LUT2                x002y069z2          0.262    r    54.883       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=2)                              0.738         55.621          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.d[1]
LUT3                x002y069z0          0.205    r    55.826       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_4.f[1]
net (fo=78)                             6.026         61.852          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_32.ce
reg                 x033y053z2          0.087    r    61.939               
--------------------------------------------------------------------  ---------------
Arrival                                               61.939               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_32.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.890               

Slack               : 40.903ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[61]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.926ns (cell 4.625ns (38%), net 7.301ns (62%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 60
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.503         54.503          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x002y065z0          0.205    r    54.708       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.618         55.326          net: debug_hub_top/U_0_register/update_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.b[1]
LUT3                x006y066z1          0.333    f    55.659       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.f[1]
net (fo=60)                             6.180         61.839          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[61]_syn_4.ce
reg                 x035y060z2          0.087    r    61.926               
--------------------------------------------------------------------  ---------------
Arrival                                               61.926               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[61]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.903               

Slack               : 40.903ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[62]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.926ns (cell 4.625ns (38%), net 7.301ns (62%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 60
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.503         54.503          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x002y065z0          0.205    r    54.708       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.618         55.326          net: debug_hub_top/U_0_register/update_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.b[1]
LUT3                x006y066z1          0.333    f    55.659       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_4.f[1]
net (fo=60)                             6.180         61.839          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[62]_syn_4.ce
reg                 x036y057z3          0.087    r    61.926               
--------------------------------------------------------------------  ---------------
Arrival                                               61.926               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[62]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.903               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.622ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_11.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.076ns (cell 1.524ns (25%), net 4.552ns (75%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.324          0.324          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.503       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.468          0.971          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     1.097       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.573          1.670          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.796       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.323          2.119          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     2.245       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.390          2.635          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     2.761       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.360          3.121          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     3.300       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          3.690          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     3.869       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.512          4.381          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     4.560       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.314          4.874          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     5.000       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          5.390          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     5.516      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.508          6.024          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.sr
reg                 x010y068z3          0.052    f     6.076               
--------------------------------------------------------------------  ---------------
Arrival                                                6.076               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.622               

Slack               : 2.847ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_5.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.301ns (cell 1.524ns (24%), net 4.777ns (76%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.324          0.324          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.503       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.468          0.971          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     1.097       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.573          1.670          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.796       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.323          2.119          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     2.245       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.390          2.635          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     2.761       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.360          3.121          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     3.300       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          3.690          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     3.869       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.512          4.381          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     4.560       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.314          4.874          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     5.000       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          5.390          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     5.516      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.733          6.249          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.sr
reg                 x014y068z2          0.052    f     6.301               
--------------------------------------------------------------------  ---------------
Arrival                                                6.301               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.847               

Slack               : 2.884ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.338ns (cell 1.524ns (24%), net 4.814ns (76%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.324          0.324          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.503       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.468          0.971          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     1.097       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.573          1.670          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.796       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.323          2.119          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     2.245       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.390          2.635          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     2.761       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.360          3.121          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     3.300       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          3.690          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     3.869       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.512          4.381          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     4.560       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.314          4.874          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     5.000       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          5.390          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     5.516      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.770          6.286          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.sr
reg                 x006y068z3          0.052    f     6.338               
--------------------------------------------------------------------  ---------------
Arrival                                                6.338               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.884               

Slack               : 2.884ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_8.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.338ns (cell 1.524ns (24%), net 4.814ns (76%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.324          0.324          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.503       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.468          0.971          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     1.097       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.573          1.670          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.796       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.323          2.119          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     2.245       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.390          2.635          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     2.761       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.360          3.121          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     3.300       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          3.690          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     3.869       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.512          4.381          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     4.560       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.314          4.874          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     5.000       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          5.390          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     5.516      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              0.770          6.286          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.sr
reg                 x007y068z3          0.052    f     6.338               
--------------------------------------------------------------------  ---------------
Arrival                                                6.338               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.884               

Slack               : 3.140ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_12.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.594ns (cell 1.524ns (23%), net 5.070ns (77%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.324          0.324          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.503       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.468          0.971          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     1.097       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.573          1.670          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.796       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.323          2.119          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     2.245       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.390          2.635          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     2.761       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.360          3.121          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     3.300       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          3.690          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     3.869       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.512          4.381          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     4.560       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.314          4.874          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     5.000       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          5.390          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     5.516      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              1.026          6.542          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.sr
reg                 x021y068z3          0.052    f     6.594               
--------------------------------------------------------------------  ---------------
Arrival                                                6.594               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  3.140               

Slack               : 3.215ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_7.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.669ns (cell 1.524ns (22%), net 5.145ns (78%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.324          0.324          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.503       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.468          0.971          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     1.097       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.573          1.670          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.796       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.323          2.119          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     2.245       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.390          2.635          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     2.761       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.360          3.121          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     3.300       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          3.690          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     3.869       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.512          4.381          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     4.560       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.314          4.874          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     5.000       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          5.390          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     5.516      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              1.101          6.617          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.sr
reg                 x014y061z3          0.052    f     6.669               
--------------------------------------------------------------------  ---------------
Arrival                                                6.669               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  3.215               

Slack               : 3.464ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_10.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.918ns (cell 1.524ns (22%), net 5.394ns (78%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.324          0.324          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.503       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.468          0.971          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     1.097       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.573          1.670          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.796       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.323          2.119          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     2.245       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.390          2.635          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     2.761       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.360          3.121          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     3.300       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          3.690          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     3.869       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.512          4.381          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     4.560       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.314          4.874          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     5.000       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          5.390          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     5.516      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              1.350          6.866          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.sr
reg                 x020y064z3          0.052    f     6.918               
--------------------------------------------------------------------  ---------------
Arrival                                                6.918               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  3.464               

Slack               : 3.571ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_9.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 7.025ns (cell 1.524ns (21%), net 5.501ns (79%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.324          0.324          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.503       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.468          0.971          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     1.097       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.573          1.670          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.796       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.323          2.119          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     2.245       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.390          2.635          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     2.761       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.360          3.121          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     3.300       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          3.690          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     3.869       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.512          4.381          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     4.560       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.314          4.874          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     5.000       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          5.390          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     5.516      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              1.457          6.973          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.sr
reg                 x015y054z2          0.052    f     7.025               
--------------------------------------------------------------------  ---------------
Arrival                                                7.025               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  3.571               

Slack               : 3.603ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_6.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 7.057ns (cell 1.524ns (21%), net 5.533ns (79%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=8  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.324          0.324          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u0_syn_3.d[1]
LUT2                x002y068z3          0.179    f     0.503       1  pin: debug_hub_top/U_tap/u0_syn_3.f[1]
net (fo=1)                              0.468          0.971          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.d[0]
LUT1                x007y067z1          0.126    f     1.097       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[45]_syn_4.f[0]
net (fo=1)                              0.573          1.670          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[0]
LUT1                x010y068z1          0.126    f     1.796       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[0]
net (fo=1)                              0.323          2.119          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.d[1]
LUT1                x010y068z1          0.126    f     2.245       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_4.f[1]
net (fo=1)                              0.390          2.635          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[1]
LUT1                x010y069z0          0.126    f     2.761       5  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.360          3.121          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[0]
LUT1                x009y068z2          0.179    f     3.300       6  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          3.690          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.d[1]
LUT4                x009y069z2          0.179    f     3.869       7  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_4.f[1]
net (fo=1)                              0.512          4.381          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.d[1]
LUT1                x009y068z2          0.179    f     4.560       8  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[43]_syn_4.f[1]
net (fo=1)                              0.314          4.874          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.d[0]
LUT1                x010y069z0          0.126    f     5.000       9  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[43]_syn_4.f[0]
net (fo=1)                              0.390          5.390          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.d[0]
LUT1                x010y070z1          0.126    f     5.516      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[50]_syn_4.f[0]
net (fo=9)                              1.489          7.005          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.sr
reg                 x011y057z3          0.052    f     7.057               
--------------------------------------------------------------------  ---------------
Arrival                                                7.057               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  3.603               

Slack               : 46.859ns
Begin Point         : config_inst.jscanen[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/stat_sync_reg[4]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.524ns (cell 0.063ns (12%), net 0.461ns (88%))
Clock Skew          : 3.391ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000         50.000          pin: config_inst.jscanen[1]
net (fo=7)                              0.461         50.461          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[4]_syn_4.ce
reg                 x002y069z3          0.063    f    50.524               
--------------------------------------------------------------------  ---------------
Arrival                                               50.524               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=284)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[4]_syn_4.clk
capture edge                            0.000    r     3.391               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.465               
clock uncertainty                       0.200          3.665               
clock pessimism                         0.000          3.665               
--------------------------------------------------------------------  ---------------
Required                                               3.665               
--------------------------------------------------------------------  ---------------
Slack                                                 46.859               





Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[2]
Min Period     :     10.870ns
Fmax           :     91.996MHz

Statistics:
Max            : SWNS     -2.102ns, STNS    -62.137ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      3.334ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.102ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.879ns (cell 8.193ns (92%), net 0.686ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y053z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.q[0]
net (fo=8)                              0.686          2.701          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_1.ts
PAD                 x000y059            3.047    f     5.748       1  pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          5.748          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                5.748               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.102               

Slack               : -2.102ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.879ns (cell 8.193ns (92%), net 0.686ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y053z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.q[0]
net (fo=8)                              0.686          2.701          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_7.ts
PAD                 x000y059            3.047    f     5.748       1  pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          5.748          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                5.748               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.102               

Slack               : -2.091ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[31] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.868ns (cell 8.193ns (92%), net 0.675ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.675          2.690          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_26.ts
PAD                 x040y005            3.047    f     5.737       1  pin: sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          5.737          net: dq[31],  NOFILE(0)
                                                                      pin: sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                5.737               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.091               

Slack               : -2.091ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[30] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.868ns (cell 8.193ns (92%), net 0.675ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.675          2.690          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_27.ts
PAD                 x040y005            3.047    f     5.737       1  pin: sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          5.737          net: dq[30],  NOFILE(0)
                                                                      pin: sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                5.737               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.091               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y053z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.q[0]
net (fo=8)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_2.ts
PAD                 x000y050            3.047    f     5.711       1  pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y053z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.q[0]
net (fo=8)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_3.ts
PAD                 x000y050            3.047    f     5.711       1  pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.055ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[29] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.639          2.654          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_29.ts
PAD                 x040y008            3.047    f     5.701       1  pin: sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          5.701          net: dq[29],  NOFILE(0)
                                                                      pin: sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                5.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.055               

Slack               : -2.055ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[28] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.639          2.654          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_30.ts
PAD                 x040y008            3.047    f     5.701       1  pin: sdram_syn_30.bpad
net (fo=0)          x020y036            0.000          5.701          net: dq[28],  NOFILE(0)
                                                                      pin: sdram.dq[28]
--------------------------------------------------------------------  ---------------
Arrival                                                5.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.055               

Slack               : -2.018ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[27] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.795ns (cell 8.193ns (93%), net 0.602ns (7%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.602          2.617          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_31.ts
PAD                 x040y011            3.047    f     5.664       1  pin: sdram_syn_31.bpad
net (fo=0)          x020y036            0.000          5.664          net: dq[27],  NOFILE(0)
                                                                      pin: sdram.dq[27]
--------------------------------------------------------------------  ---------------
Arrival                                                5.664               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.018               

Slack               : -1.909ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[2] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.686ns (cell 8.193ns (94%), net 0.493ns (6%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=680)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y053z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_60.q[0]
net (fo=8)                              0.493          2.508          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_28.ts
PAD                 x000y056            3.047    f     5.555       1  pin: sdram_syn_28.bpad
net (fo=0)          x020y036            0.000          5.555          net: dq[2],  NOFILE(0)
                                                                      pin: sdram.dq[2]
--------------------------------------------------------------------  ---------------
Arrival                                                5.555               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.909               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.334ns
Begin Point         : sdram_syn_1.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_2.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_3.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_6.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.we_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_6.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     4.766          pin: sdram_syn_6.opad
net (fo=1)          x020y036            0.000          4.766          net: we_n,  NOFILE(0)
                                                                      pin: sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_7.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_8.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.cas_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_8.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_8.opad
net (fo=1)          x020y036            0.000          4.766          net: cas_n,  NOFILE(0)
                                                                      pin: sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_9.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.ras_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_9.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_9.opad
net (fo=1)          x020y036            0.000          4.766          net: ras_n,  NOFILE(0)
                                                                      pin: sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_11.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[9] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_11.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_11.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[9],  NOFILE(0)
                                                                      pin: sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_12.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[8] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_12.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_12.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[8],  NOFILE(0)
                                                                      pin: sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_13.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_13.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     4.766          pin: sdram_syn_13.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[7],  NOFILE(0)
                                                                      pin: sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[2] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[2]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     21.130ns
Fmax           :     47.326MHz

Statistics:
Max            : SWNS     -7.232ns, STNS   -231.424ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      7.763ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -7.232ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[0]
net (fo=0)                              0.000         14.165          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[6]
net (fo=0)                              0.000         14.165          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[7]
net (fo=0)                              0.000         14.165          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[1]
net (fo=0)                              0.000         14.165          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[23]
net (fo=0)                              0.000         14.165          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[22]
net (fo=0)                              0.000         14.165          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[21]
net (fo=0)                              0.000         14.165          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[20]
net (fo=0)                              0.000         14.165          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[19]
net (fo=0)                              0.000         14.165          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[18]
net (fo=0)                              0.000         14.165          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.763ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[0]
net (fo=0)                              0.000          8.230          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[6]
net (fo=0)                              0.000          8.230          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[7]
net (fo=0)                              0.000          8.230          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[1]
net (fo=0)                              0.000          8.230          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[23]
net (fo=0)                              0.000          8.230          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[22]
net (fo=0)                              0.000          8.230          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[21]
net (fo=0)                              0.000          8.230          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[20]
net (fo=0)                              0.000          8.230          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[19]
net (fo=0)                              0.000          8.230          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[18]
net (fo=0)                              0.000          8.230          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=60)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=680)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               




