{
    "DESIGN_NAME": "inverter",
    "VERILOG_FILES": "dir::src/*.v",
    "RUN_CTS": false,
    "CLOCK_PORT": null,
    "PL_RANDOM_GLB_PLACEMENT": true,
    "CLOCK_PERIOD": 1,
    "FP_PDN_VPITCH": 25,
    "FP_PDN_HPITCH": 25,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 34.5 57.12",
    "PL_TARGET_DENSITY": 0.75,
    "FP_PDN_AUTO_ADJUST": false,
    "TEST_FLOAT_REF": "expr::$CLOCK_PERIOD",
    "TEST_FLOAT_CALC": "expr::2 * $CLOCK_PERIOD",
    "TEST_MALICIOUS_VAR_0": "\t\\};puts hi;[puts hi];{\"\"\"''''",
    "TEST_MALICIOUS_VAR_1": "\n\nputs hi;\n\n\u0010potato\n",
    "TEST_INTERNAL_GLOB": "dir::../1506/src/*",
    "TEST_EXTERNAL_GLOB": "dir::../*",
    "TEST_REGEX": "x\\.y"
}