<annotationInfo>
<item  id="16" filename="ex2_unroll.c" linenumber="10" name="icmp_ln10" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln10_fu_319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="18" filename="ex2_unroll.c" linenumber="10" name="add_ln10" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln10_fu_325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="22" filename="ex2_unroll.c" linenumber="11" name="zext_ln11" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_fu_331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="29" filename="ex2_unroll.c" linenumber="11" name="mul_ln11" contextFuncName="ex2" moduleName="ex2" rtlName="mul_ln11_fu_356_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="30" filename="ex2_unroll.c" linenumber="11" name="sext_ln11_2" contextFuncName="ex2" moduleName="ex2" rtlName="sext_ln11_2_fu_362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="31" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_fu_366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="32" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11_1" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_1_fu_369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="33" filename="ex2_unroll.c" linenumber="11" name="add_ln11" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln11_fu_373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="34" filename="ex2_unroll.c" linenumber="12" name="icmp_ln12" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln12_fu_337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="40" filename="ex2_unroll.c" linenumber="13" name="add_ln13" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln13_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="56" filename="ex2_unroll.c" linenumber="10" name="icmp_ln10_1" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln10_1_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="58" filename="ex2_unroll.c" linenumber="10" name="add_ln10_1" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln10_1_fu_399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="62" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_1" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_1_fu_405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="63" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_6" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_6_fu_410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="64" filename="ex2_unroll.c" linenumber="11" name="add_ln11_6" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln11_6_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="65" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_7" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_7_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="72" filename="ex2_unroll.c" linenumber="11" name="mul_ln11_1" contextFuncName="ex2" moduleName="ex2" rtlName="mul_ln11_1_fu_444_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="73" filename="ex2_unroll.c" linenumber="11" name="sext_ln11_5" contextFuncName="ex2" moduleName="ex2" rtlName="sext_ln11_5_fu_450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="74" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11_2" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_2_fu_454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="75" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11_3" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_3_fu_457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="76" filename="ex2_unroll.c" linenumber="11" name="add_ln11_1" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln11_1_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="77" filename="ex2_unroll.c" linenumber="12" name="icmp_ln12_1" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln12_1_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="83" filename="ex2_unroll.c" linenumber="13" name="add_ln13_1" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln13_1_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="99" filename="ex2_unroll.c" linenumber="10" name="icmp_ln10_2" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln10_2_fu_486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="101" filename="ex2_unroll.c" linenumber="10" name="add_ln10_2" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln10_2_fu_492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="105" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_2" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_2_fu_498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="106" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_8" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_8_fu_503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="107" filename="ex2_unroll.c" linenumber="11" name="add_ln11_7" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln11_7_fu_507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="108" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_9" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_9_fu_513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="115" filename="ex2_unroll.c" linenumber="11" name="mul_ln11_2" contextFuncName="ex2" moduleName="ex2" rtlName="mul_ln11_2_fu_537_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="116" filename="ex2_unroll.c" linenumber="11" name="sext_ln11_8" contextFuncName="ex2" moduleName="ex2" rtlName="sext_ln11_8_fu_543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="117" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11_4" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_4_fu_547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="118" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11_5" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_5_fu_550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="119" filename="ex2_unroll.c" linenumber="11" name="add_ln11_2" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln11_2_fu_554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="120" filename="ex2_unroll.c" linenumber="12" name="icmp_ln12_2" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln12_2_fu_518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="126" filename="ex2_unroll.c" linenumber="13" name="add_ln13_2" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln13_2_fu_564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="142" filename="ex2_unroll.c" linenumber="10" name="icmp_ln10_3" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln10_3_fu_579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="144" filename="ex2_unroll.c" linenumber="10" name="add_ln10_3" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln10_3_fu_585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="148" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_3" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_3_fu_591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="149" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_10" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_10_fu_596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="150" filename="ex2_unroll.c" linenumber="11" name="add_ln11_8" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln11_8_fu_600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="151" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_11" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_11_fu_606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="158" filename="ex2_unroll.c" linenumber="11" name="mul_ln11_3" contextFuncName="ex2" moduleName="ex2" rtlName="mul_ln11_3_fu_630_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="159" filename="ex2_unroll.c" linenumber="11" name="sext_ln11_11" contextFuncName="ex2" moduleName="ex2" rtlName="sext_ln11_11_fu_636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="160" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11_6" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_6_fu_640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="161" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11_7" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_7_fu_643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="162" filename="ex2_unroll.c" linenumber="11" name="add_ln11_3" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln11_3_fu_647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="163" filename="ex2_unroll.c" linenumber="12" name="icmp_ln12_3" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln12_3_fu_611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="169" filename="ex2_unroll.c" linenumber="13" name="add_ln13_3" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln13_3_fu_657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="185" filename="ex2_unroll.c" linenumber="10" name="icmp_ln10_4" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln10_4_fu_672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="187" filename="ex2_unroll.c" linenumber="10" name="add_ln10_4" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln10_4_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="191" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_4" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_4_fu_684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="192" filename="ex2_unroll.c" linenumber="11" name="tmp_6" contextFuncName="ex2" moduleName="ex2" rtlName="tmp_6_fu_689_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="199" filename="ex2_unroll.c" linenumber="11" name="mul_ln11_4" contextFuncName="ex2" moduleName="ex2" rtlName="mul_ln11_4_fu_717_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="200" filename="ex2_unroll.c" linenumber="11" name="sext_ln11_14" contextFuncName="ex2" moduleName="ex2" rtlName="sext_ln11_14_fu_723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="201" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11_8" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_8_fu_727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="202" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11_9" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_9_fu_730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="203" filename="ex2_unroll.c" linenumber="11" name="add_ln11_4" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln11_4_fu_734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="204" filename="ex2_unroll.c" linenumber="12" name="icmp_ln12_4" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln12_4_fu_698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="210" filename="ex2_unroll.c" linenumber="13" name="add_ln13_4" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln13_4_fu_744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="225" filename="ex2_unroll.c" linenumber="10" name="icmp_ln10_5" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln10_5_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="227" filename="ex2_unroll.c" linenumber="10" name="add_ln10_5" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln10_5_fu_762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="232" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_5" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_5_fu_768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="233" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_12" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_12_fu_773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="234" filename="ex2_unroll.c" linenumber="11" name="add_ln11_9" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln11_9_fu_777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="235" filename="ex2_unroll.c" linenumber="11" name="zext_ln11_13" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_13_fu_783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="242" filename="ex2_unroll.c" linenumber="11" name="mul_ln11_5" contextFuncName="ex2" moduleName="ex2" rtlName="mul_ln11_5_fu_805_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="243" filename="ex2_unroll.c" linenumber="11" name="sext_ln11_17" contextFuncName="ex2" moduleName="ex2" rtlName="sext_ln11_17_fu_811_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="244" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11_10" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_10_fu_815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="245" filename="ex2_unroll.c" linenumber="11" name="trunc_ln11_11" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_11_fu_819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="246" filename="ex2_unroll.c" linenumber="11" name="add_ln11_5" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln11_5_fu_823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="247" filename="ex2_unroll.c" linenumber="12" name="icmp_ln12_5" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln12_5_fu_788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="253" filename="ex2_unroll.c" linenumber="13" name="add_ln13_5" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln13_5_fu_834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
</annotationInfo>
