
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34 (git sha1 4a1b5599258, clang++ 11.1.0 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Reading SCL library '/home/pominiq/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' as a blackboxâ¦

1. Executing Liberty frontend: /home/pominiq/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v' to AST representation.
Generating RTLIL representation for module `\compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.v' to AST representation.
Generating RTLIL representation for module `\compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.v' to AST representation.
Generating RTLIL representation for module `\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.v' to AST representation.
Generating RTLIL representation for module `\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.v' to AST representation.
Generating RTLIL representation for module `\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.v' to AST representation.
Generating RTLIL representation for module `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.v' to AST representation.
Generating RTLIL representation for module `\dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.v' to AST representation.
Generating RTLIL representation for module `\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d16_A.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d16_A.v' to AST representation.
Generating RTLIL representation for module `\fifo_w16_d16_A_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d16_A.v:33
Generating RTLIL representation for module `\fifo_w16_d16_A'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v' to AST representation.
Generating RTLIL representation for module `\fifo_w16_d1_A_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v:34
Generating RTLIL representation for module `\fifo_w16_d1_A'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d36_A.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d36_A.v' to AST representation.
Generating RTLIL representation for module `\fifo_w16_d36_A_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d36_A.v:33
Generating RTLIL representation for module `\fifo_w16_d36_A'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d4_A.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d4_A.v' to AST representation.
Generating RTLIL representation for module `\fifo_w16_d4_A_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d4_A.v:33
Generating RTLIL representation for module `\fifo_w16_d4_A'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d676_A.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d676_A.v' to AST representation.
Generating RTLIL representation for module `\fifo_w16_d676_A'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v' to AST representation.
Generating RTLIL representation for module `\myproject'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mux_164_16_1_1.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mux_164_16_1_1.v' to AST representation.
Generating RTLIL representation for module `\myproject_mux_164_16_1_1'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mux_42_16_1_1.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mux_42_16_1_1.v' to AST representation.
Generating RTLIL representation for module `\myproject_mux_42_16_1_1'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mux_83_18_1_1.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mux_83_18_1_1.v' to AST representation.
Generating RTLIL representation for module `\myproject_mux_83_18_1_1'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v' to AST representation.
Generating RTLIL representation for module `\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.v' to AST representation.
Generating RTLIL representation for module `\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core'.
Warning: Replacing memory \ShiftRegMem with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.v:40, /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.v:32
Generating RTLIL representation for module `\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v' to AST representation.
Generating RTLIL representation for module `\pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2.v' to AST representation.
Generating RTLIL representation for module `\pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2_core'.
Warning: Replacing memory \ShiftRegMem with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2.v:40, /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2.v:32
Generating RTLIL representation for module `\pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v' to AST representation.
Generating RTLIL representation for module `\reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/regslice_core.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/regslice_core.v' to AST representation.
Generating RTLIL representation for module `\regslice_both'.
Generating RTLIL representation for module `\regslice_forward'.
Generating RTLIL representation for module `\regslice_reverse'.
Generating RTLIL representation for module `\regslice_both_w1'.
Generating RTLIL representation for module `\regslice_forward_w1'.
Generating RTLIL representation for module `\regslice_reverse_w1'.
Generating RTLIL representation for module `\ibuf'.
Generating RTLIL representation for module `\obuf'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.v' to AST representation.
Generating RTLIL representation for module `\relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v' to AST representation.
Generating RTLIL representation for module `\shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v' to AST representation.
Generating RTLIL representation for module `\shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core'.
Warning: Replacing memory \ShiftRegMem with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:40, /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:32
Generating RTLIL representation for module `\shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.v' to AST representation.
Generating RTLIL representation for module `\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.v' to AST representation.
Generating RTLIL representation for module `\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core'.
Warning: Replacing memory \ShiftRegMem with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.v:40, /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.v:32
Generating RTLIL representation for module `\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s.v' to AST representation.
Generating RTLIL representation for module `\softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s.v' to AST representation.
Generating RTLIL representation for module `\softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table2.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table2.v' to AST representation.
Generating RTLIL representation for module `\softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table2_rom'.
Generating RTLIL representation for module `\softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table2'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_invert_taxdS.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_invert_taxdS.v' to AST representation.
Generating RTLIL representation for module `\softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_invert_taxdS_rom'.
Generating RTLIL representation for module `\softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_invert_taxdS'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.v' to AST representation.
Generating RTLIL representation for module `\start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.v:33
Generating RTLIL representation for module `\start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.v' to AST representation.
Generating RTLIL representation for module `\start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.v:33
Generating RTLIL representation for module `\start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu.v' to AST representation.
Generating RTLIL representation for module `\start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu.v:33
Generating RTLIL representation for module `\start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE.v' to AST representation.
Generating RTLIL representation for module `\start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE.v:33
Generating RTLIL representation for module `\start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.v' to AST representation.
Generating RTLIL representation for module `\start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.v:33
Generating RTLIL representation for module `\start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0'.
Successfully finished Verilog frontend.

39. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0.v' to AST representation.
Generating RTLIL representation for module `\start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0.v:33
Generating RTLIL representation for module `\start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0'.
Successfully finished Verilog frontend.

40. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10JfO.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10JfO.v' to AST representation.
Generating RTLIL representation for module `\start_for_tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10JfO_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/start_for_tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10JfO.v:33
Generating RTLIL representation for module `\start_for_tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10JfO'.
Successfully finished Verilog frontend.

41. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s.v' to AST representation.
Generating RTLIL representation for module `\tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s'.
Successfully finished Verilog frontend.

42. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s_tanh_taGfk.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s_tanh_taGfk.v' to AST representation.
Generating RTLIL representation for module `\tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s_tanh_taGfk_rom'.
Generating RTLIL representation for module `\tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s_tanh_taGfk'.
Successfully finished Verilog frontend.

43. Generating Graphviz representation of design.
Writing dot description to `/home/pominiq/projectfolder/runs/RUN_2023-12-10_18-24-45/01-yosys-synthesis/hierarchy.dot'.
Dumping module myproject to page 1.

44. Executing HIERARCHY pass (managing design hierarchy).

44.1. Analyzing design hierarchy..
Top module:  \myproject
Used module:     \start_for_tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10JfO
Used module:         \start_for_tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10JfO_shiftReg
Used module:     \start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
Used module:         \start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg
Used module:     \start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE
Used module:         \start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE_shiftReg
Used module:     \start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0
Used module:         \start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0_shiftReg
Used module:     \start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
Used module:         \start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg
Used module:     \start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu
Used module:         \start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu_shiftReg
Used module:     \start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
Used module:         \start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg
Used module:     \fifo_w16_d1_A
Used module:         \fifo_w16_d1_A_shiftReg
Used module:     \fifo_w16_d4_A
Used module:         \fifo_w16_d4_A_shiftReg
Used module:     \fifo_w16_d16_A
Used module:         \fifo_w16_d16_A_shiftReg
Used module:     \fifo_w16_d36_A
Used module:         \fifo_w16_d36_A_shiftReg
Used module:     \fifo_w16_d676_A
Used module:     \tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s
Used module:         \regslice_both
Used module:             \obuf
Used module:             \ibuf
Used module:         \tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s_tanh_taGfk
Used module:             \tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s_tanh_taGfk_rom
Used module:     \dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
Used module:         \dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
Used module:     \pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
Used module:         \myproject_mux_42_16_1_1
Used module:         \pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2
Used module:             \pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2_core
Used module:     \softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s
Used module:         \softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s
Used module:             \reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
Used module:                 \myproject_mux_83_18_1_1
Used module:             \softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_invert_taxdS
Used module:                 \softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_invert_taxdS_rom
Used module:             \softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table2
Used module:                 \softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table2_rom
Used module:     \conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
Used module:         \compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s
Used module:             \shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s
Used module:                 \shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA
Used module:                     \shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core
Used module:             \dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0
Used module:     \pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
Used module:         \myproject_mux_164_16_1_1
Used module:         \pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
Used module:             \pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core
Used module:     \relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
Used module:     \conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
Used module:         \compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s
Used module:             \shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
Used module:                 \shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb
Used module:                     \shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core
Used module:             \dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0
Parameter \DataWidth = 16
Parameter \AddressRange = 28
Parameter \AddressWidth = 5

44.2. Executing AST frontend in derive mode using pre-parsed AST for module `\shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb'.
Parameter \DataWidth = 16
Parameter \AddressRange = 28
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$2c7b070f2dd7fa86a83bcdf6fbd0eeaece0b6d1e\shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb'.
Parameter \DataWidth = 16
Parameter \AddressRange = 28
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$2c7b070f2dd7fa86a83bcdf6fbd0eeaece0b6d1e\shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb'.
Parameter \DataWidth = 16
Parameter \AddressRange = 6
Parameter \AddressWidth = 3

44.3. Executing AST frontend in derive mode using pre-parsed AST for module `\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA'.
Parameter \DataWidth = 16
Parameter \AddressRange = 6
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$5e132813f128854f73a287265b1b3939993777fe\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA'.
Parameter \DataWidth = 16
Parameter \AddressRange = 6
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$5e132813f128854f73a287265b1b3939993777fe\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA'.
Parameter \DataWidth = 16
Parameter \AddressRange = 6
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$5e132813f128854f73a287265b1b3939993777fe\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA'.
Parameter \DataWidth = 16
Parameter \AddressRange = 6
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$5e132813f128854f73a287265b1b3939993777fe\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA'.
Parameter \DataWidth = 16
Parameter \AddressRange = 6
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$5e132813f128854f73a287265b1b3939993777fe\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA'.
Parameter \DataWidth = 16
Parameter \AddressRange = 6
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$5e132813f128854f73a287265b1b3939993777fe\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA'.
Parameter \DataWidth = 16
Parameter \AddressRange = 6
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$5e132813f128854f73a287265b1b3939993777fe\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA'.
Parameter \DataWidth = 16
Parameter \AddressRange = 6
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$5e132813f128854f73a287265b1b3939993777fe\shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA'.
Parameter \DataWidth = 16

44.4. Executing AST frontend in derive mode using pre-parsed AST for module `\regslice_both'.
Parameter \DataWidth = 16
Generating RTLIL representation for module `$paramod\regslice_both\DataWidth=s32'00000000000000000000000000010000'.
Parameter \W = 33

44.5. Executing AST frontend in derive mode using pre-parsed AST for module `\obuf'.
Parameter \W = 33
Generating RTLIL representation for module `$paramod\obuf\W=s32'00000000000000000000000000100001'.
Parameter \W = 33

44.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ibuf'.
Parameter \W = 33
Generating RTLIL representation for module `$paramod\ibuf\W=s32'00000000000000000000000000100001'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 4
Parameter \DEPTH = 5'10000

44.7. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_w16_d16_A_shiftReg'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 4
Parameter \DEPTH = 5'10000
Generating RTLIL representation for module `$paramod$8dceace60bd5a80ff1ba15db8a1ac4b63cdbd9c1\fifo_w16_d16_A_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d16_A.v:33
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 1
Parameter \DEPTH = 2'01

44.8. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_w16_d1_A_shiftReg'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 1
Parameter \DEPTH = 2'01
Generating RTLIL representation for module `$paramod$2c40323bad4078f5c097b6fdf676021e1d1baa3d\fifo_w16_d1_A_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v:34
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 6
Parameter \DEPTH = 7'0100100

44.9. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_w16_d36_A_shiftReg'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 6
Parameter \DEPTH = 7'0100100
Generating RTLIL representation for module `$paramod$e9a8e4ede5d06ff066ba14d273a5eed4f3c26434\fifo_w16_d36_A_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d36_A.v:33
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 2
Parameter \DEPTH = 3'100

44.10. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_w16_d4_A_shiftReg'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 2
Parameter \DEPTH = 3'100
Generating RTLIL representation for module `$paramod$790752cc11da2c4f84b0c45dafccb9e844e6bda6\fifo_w16_d4_A_shiftReg'.
Warning: Replacing memory \SRL_SIG with list of registers. See /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/fifo_w16_d4_A.v:33
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16

44.11. Executing AST frontend in derive mode using pre-parsed AST for module `\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \din9_WIDTH = 16
Parameter \din10_WIDTH = 16
Parameter \din11_WIDTH = 16
Parameter \din12_WIDTH = 16
Parameter \din13_WIDTH = 16
Parameter \din14_WIDTH = 16
Parameter \din15_WIDTH = 16
Parameter \din16_WIDTH = 4
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$333ad7ee5ff4f349566a73cc1127df95485ef918\myproject_mux_164_16_1_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5

44.12. Executing AST frontend in derive mode using pre-parsed AST for module `\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \DataWidth = 16
Parameter \AddressRange = 26
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$853cf6254af82a683d7b2b23214e23803dd22173\pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16

44.13. Executing AST frontend in derive mode using pre-parsed AST for module `\myproject_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\myproject_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\myproject_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\myproject_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\myproject_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\myproject_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\myproject_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\myproject_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\myproject_mux_42_16_1_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2

44.14. Executing AST frontend in derive mode using pre-parsed AST for module `\pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Generating RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Found cached RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Found cached RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Found cached RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Found cached RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Found cached RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Found cached RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2'.
