
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032726                       # Number of seconds simulated
sim_ticks                                 32726454819                       # Number of ticks simulated
final_tick                               604229377938                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 324510                       # Simulator instruction rate (inst/s)
host_op_rate                                   415669                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2291057                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919708                       # Number of bytes of host memory used
host_seconds                                 14284.43                       # Real time elapsed on the host
sim_insts                                  4635439944                       # Number of instructions simulated
sim_ops                                    5937601330                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2027776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1064320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       858752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1430656                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5389568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2253184                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2253184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15842                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8315                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6709                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        11177                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42106                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17603                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17603                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     61961371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32521702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        82135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     26240300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     43715581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164685360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58668                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        82135                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             246406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          68849010                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               68849010                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          68849010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     61961371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32521702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        82135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     26240300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     43715581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              233534370                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78480708                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28439058                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24863884                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800508                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14195144                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13681154                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2046315                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56594                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33523514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158133718                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28439058                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15727469                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32564769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8846252                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3931080                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16528458                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       718031                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77054864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.362775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44490095     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616974      2.10%     59.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2958138      3.84%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2763993      3.59%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4558979      5.92%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4742782      6.16%     79.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125192      1.46%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          852609      1.11%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13946102     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77054864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362370                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.014937                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34583681                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3798832                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31517070                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       124980                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7030291                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3096587                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176960953                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7030291                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36036582                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1361039                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       428660                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30177829                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2020454                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172307009                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689745                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       822078                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228755092                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784263491                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784263491                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79858881                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20360                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5388201                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26525113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762070                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98022                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1959291                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163100894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137688040                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182176                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48910520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134256273                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77054864                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786883                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840116                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26678542     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14375533     18.66%     53.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12555578     16.29%     69.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7673260      9.96%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8020343     10.41%     89.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4730412      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2082125      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557179      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381892      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77054864                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540418     66.13%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176115     21.55%     87.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100700     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107995912     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085540      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23702468     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4894199      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137688040                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.754419                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817233                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005935                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353430347                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212031693                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133194146                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138505273                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339383                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7595042                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          904                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408715                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7030291                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         753518                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        60924                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163120756                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189075                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26525113                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762070                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30964                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          216                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       954961                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019222                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135115000                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22780382                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573034                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27555991                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20423551                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4775609                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.721633                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133343742                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133194146                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81841272                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199707202                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697158                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409806                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49509834                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805260                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70024573                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622453                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319059                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32218689     46.01%     46.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14842613     21.20%     67.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8302924     11.86%     79.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814705      4.02%     83.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695843      3.85%     86.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1123834      1.60%     88.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3007551      4.29%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876150      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4142264      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70024573                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4142264                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229003729                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333278833                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1425844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.784807                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.784807                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.274199                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.274199                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624995636                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174578852                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182374243                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78480708                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28843158                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23514709                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1926435                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12168364                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11264730                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3111963                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85333                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28859288                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             158409686                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28843158                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14376693                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35182707                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10233319                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5016223                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14247101                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       935631                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77341426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.538153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.292913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42158719     54.51%     54.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2328886      3.01%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4337327      5.61%     63.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4340868      5.61%     68.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2684610      3.47%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2151045      2.78%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1339354      1.73%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1256472      1.62%     78.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16744145     21.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77341426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367519                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018454                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30090027                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4962624                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33798704                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       207219                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8282851                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4880331                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          313                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190058741                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1575                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8282851                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32274305                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         921560                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1053818                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31779713                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3029175                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     183265441                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1259293                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       926303                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    257415018                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    854904217                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    854904217                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159134891                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        98280054                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32655                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15670                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8433719                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16946291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8643609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       108089                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2958342                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172771582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31340                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137616968                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       270678                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58434083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178710858                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     77341426                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779344                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897100                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26532676     34.31%     34.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16806933     21.73%     56.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11100712     14.35%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7266560      9.40%     79.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7669029      9.92%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3685160      4.76%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2935604      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       664625      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       680127      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77341426                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         857163     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162048     13.72%     86.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162001     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115111358     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1848478      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15668      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13315278      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7326186      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137616968                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.753513                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1181212                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008583                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    354027251                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231237320                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134465984                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138798180                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       429065                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6572257                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1737                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2071734                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8282851                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         479603                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        83399                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172802929                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       346054                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16946291                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8643609                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15670                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1206282                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1068312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2274594                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135793540                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12702963                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1823427                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19855563                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19253774                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7152600                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730279                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134508106                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134465984                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85693970                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        245927366                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713364                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348452                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92680465                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114116916                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58686385                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1949644                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69058575                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.652466                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148658                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26222971     37.97%     37.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19341000     28.01%     65.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8039267     11.64%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4004001      5.80%     83.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3994576      5.78%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1614617      2.34%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1618334      2.34%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       866486      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3357323      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69058575                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92680465                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114116916                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16945909                       # Number of memory references committed
system.switch_cpus1.commit.loads             10374034                       # Number of loads committed
system.switch_cpus1.commit.membars              15670                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16471669                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102810498                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2353730                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3357323                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           238504553                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          353894905                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30933                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1139282                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92680465                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114116916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92680465                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846788                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846788                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180933                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180933                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       610003562                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186815890                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174586748                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31340                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78480708                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29453468                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24036937                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1965458                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12421734                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11624685                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3041723                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86517                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30503066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             160044172                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29453468                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14666408                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34701752                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10250374                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4715762                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14849627                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       758021                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78189178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.530708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43487426     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2832668      3.62%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4281317      5.48%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2956485      3.78%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2075561      2.65%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2031825      2.60%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1214844      1.55%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2613618      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16695434     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78189178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375296                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.039280                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31374195                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4930235                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33130890                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       485687                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8268158                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4956295                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          570                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191639419                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2404                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8268158                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33127272                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         473463                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1928285                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31827524                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2564465                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     185915812                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1074265                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       873386                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    260662790                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    865368689                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    865368689                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160590310                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100072422                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33472                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15996                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7644058                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17068242                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8728630                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       109669                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2617617                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173311283                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31926                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138478188                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       274897                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     57754191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    176645569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78189178                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.771066                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917437                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28072873     35.90%     35.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15604424     19.96%     55.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11270716     14.41%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7481352      9.57%     79.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7552102      9.66%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3643463      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3220699      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       610033      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       733516      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78189178                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         751965     70.97%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            10      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        149715     14.13%     85.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       157845     14.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115813446     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1753477      1.27%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15932      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13617842      9.83%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7277491      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138478188                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764487                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1059535                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    356479985                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231097876                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134647450                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139537723                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       435955                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6617479                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5737                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          481                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2088773                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8268158                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         248439                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46516                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173343211                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       607542                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17068242                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8728630                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15994                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39379                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          481                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1194617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1071811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2266428                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135934326                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12733146                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2543861                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19833143                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19319731                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7099997                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732073                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134706180                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134647450                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87222902                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        247706716                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715676                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352122                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93398515                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    115123470                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58219975                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1981034                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69921020                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646479                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175072                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26854142     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19966292     28.56%     66.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7549297     10.80%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4233573      6.05%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3570188      5.11%     88.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1599722      2.29%     91.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1529154      2.19%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1045637      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3573015      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69921020                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93398515                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     115123470                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17090620                       # Number of memory references committed
system.switch_cpus2.commit.loads             10450763                       # Number of loads committed
system.switch_cpus2.commit.membars              15932                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16697111                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103641256                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2378656                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3573015                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           239691450                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354960370                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 291530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93398515                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            115123470                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93398515                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840278                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840278                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190082                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190082                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       610556447                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187220477                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      176206786                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31864                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                78480708                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28508379                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23194198                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1905215                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12088028                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11232727                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2931127                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        83958                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31529508                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             155724300                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28508379                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14163854                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             32708252                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9781220                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5029831                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15405867                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       755206                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     77111353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.487656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.298783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        44403101     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1757593      2.28%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2286742      2.97%     62.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3468875      4.50%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3366109      4.37%     71.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2559014      3.32%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1519996      1.97%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2290052      2.97%     79.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15459871     20.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     77111353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363253                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.984237                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32576464                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4923282                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31521634                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       246441                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7843530                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4831099                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     186284371                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1292                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7843530                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34294206                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         967687                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1441520                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30009737                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2554671                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     180865367                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          767                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1106286                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       800721                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           32                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    251998319                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    842317202                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    842317202                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156659952                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        95338367                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38125                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21453                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7224591                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16767205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8882396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       171092                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2728140                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         168114176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36275                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135422315                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       253441                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     54698015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    166259705                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5687                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     77111353                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.756192                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898524                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26860645     34.83%     34.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16927477     21.95%     56.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10876447     14.10%     70.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7468613      9.69%     80.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7002155      9.08%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3722283      4.83%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2746444      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       820906      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       686383      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     77111353                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         665246     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        136531     14.18%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       161030     16.73%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112678673     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1913543      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15293      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13368876      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7445930      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135422315                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.725549                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             962810                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007110                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    349172234                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    222849225                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131610015                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136385125                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       455798                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6429366                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1933                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          797                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2256689                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          162                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7843530                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         574483                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        90918                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    168150451                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1100198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16767205                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8882396                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20981                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          797                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1165983                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1072558                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2238541                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132816514                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12581178                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2605801                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19856224                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18602357                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7275046                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.692346                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131644682                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131610015                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84548238                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        237441318                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.676973                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356081                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91749710                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112763859                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55386888                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1936514                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69267823                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627940                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.153540                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26749813     38.62%     38.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19879332     28.70%     67.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7333290     10.59%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4193037      6.05%     83.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3495104      5.05%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1696771      2.45%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1727930      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       733383      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3459163      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69267823                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91749710                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112763859                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16963546                       # Number of memory references committed
system.switch_cpus3.commit.loads             10337839                       # Number of loads committed
system.switch_cpus3.commit.membars              15294                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16173658                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101640584                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2300891                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3459163                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           233959407                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          344149221                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1369355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91749710                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112763859                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91749710                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.855378                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.855378                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.169073                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.169073                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       597691385                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181767240                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      172073069                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30588                       # number of misc regfile writes
system.l2.replacements                          42112                       # number of replacements
system.l2.tagsinuse                      16383.878971                       # Cycle average of tags in use
system.l2.total_refs                           768474                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58496                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.137206                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           140.402543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.681340                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4010.731791                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      5.294149                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2203.631339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.935544                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1675.543041                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      4.591378                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2905.350404                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1535.463826                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1272.966903                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            970.099076                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1646.187637                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008569                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000347                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.244796                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000323                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.134499                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000484                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.102267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000280                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.177329                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.093717                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.077696                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.059210                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.100475                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999993                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33697                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        27740                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        24288                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        36578                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  122303                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43765                       # number of Writeback hits
system.l2.Writeback_hits::total                 43765                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33697                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        27740                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        24288                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        36578                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122303                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33697                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        27740                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        24288                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        36578                       # number of overall hits
system.l2.overall_hits::total                  122303                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15842                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8315                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         6690                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        11174                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 42084                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  22                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15842                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8315                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6709                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        11177                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42106                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15842                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8315                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6709                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        11177                       # number of overall misses
system.l2.overall_misses::total                 42106                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       798771                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    970916128                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       714086                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    536450866                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1087281                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    422356202                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       867050                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    678986766                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2612177150                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1175077                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       229330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1404407                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       798771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    970916128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       714086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    536450866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1087281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    423531279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       867050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    679216096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2613581557                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       798771                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    970916128                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       714086                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    536450866                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1087281                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    423531279                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       867050                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    679216096                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2613581557                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49539                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        36055                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        30978                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        47752                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              164387                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43765                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43765                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                22                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49539                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        30997                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        47755                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               164409                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49539                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        30997                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        47755                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              164409                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.319788                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.230620                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.215960                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.234001                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.256006                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.319788                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.230620                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.216440                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.234049                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256105                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.319788                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.230620                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.216440                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.234049                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256105                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53251.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61287.471784                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51006.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64516.039206                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51775.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63132.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 66696.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60764.879721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62070.552942                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 61846.157895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 76443.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 63836.681818                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53251.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61287.471784                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51006.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64516.039206                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51775.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63128.823819                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 66696.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60769.087948                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62071.475728                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53251.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61287.471784                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51006.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64516.039206                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51775.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63128.823819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 66696.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60769.087948                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62071.475728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17603                       # number of writebacks
system.l2.writebacks::total                     17603                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15842                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8315                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6690                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        11174                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            42084                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             22                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         6709                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        11177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42106                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         6709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        11177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42106                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       713518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    879108135                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       633228                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    488403642                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       968166                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    383685587                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       789746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    614027255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2368329277                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1066876                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       212341                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1279217                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       713518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    879108135                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       633228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    488403642                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       968166                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    384752463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       789746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    614239596                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2369608494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       713518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    879108135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       633228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    488403642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       968166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    384752463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       789746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    614239596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2369608494                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.319788                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.230620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.215960                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.234001                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.256006                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.319788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.230620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.216440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.234049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256105                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.319788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.230620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.216440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.234049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256105                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47567.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55492.244350                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45230.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58737.659892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46103.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57352.105680                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 60749.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54951.427868                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56276.239830                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 56151.368421                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 70780.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58146.227273                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47567.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55492.244350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45230.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58737.659892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 46103.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57348.705172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 60749.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54955.676478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56277.216881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47567.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55492.244350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45230.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58737.659892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 46103.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57348.705172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 60749.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54955.676478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56277.216881                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991793                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016560553                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875572.976015                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991793                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16528439                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16528439                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16528439                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16528439                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16528439                       # number of overall hits
system.cpu0.icache.overall_hits::total       16528439                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       993733                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       993733                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       993733                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       993733                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       993733                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       993733                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16528458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16528458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16528458                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16528458                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16528458                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16528458                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52301.736842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52301.736842                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52301.736842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52301.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52301.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52301.736842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       815969                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       815969                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       815969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       815969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       815969                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       815969                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54397.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54397.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54397.933333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54397.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54397.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54397.933333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49539                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457096                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49795                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4949.434602                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.300349                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.699651                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825392                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174608                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20674328                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20674328                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25007820                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25007820                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25007820                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25007820                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       162941                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       162941                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       162941                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        162941                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       162941                       # number of overall misses
system.cpu0.dcache.overall_misses::total       162941                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7642444923                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7642444923                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7642444923                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7642444923                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7642444923                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7642444923                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20837269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20837269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25170761                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25170761                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25170761                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25170761                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007820                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007820                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006473                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006473                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006473                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006473                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46903.142383                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46903.142383                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46903.142383                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46903.142383                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46903.142383                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46903.142383                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8588                       # number of writebacks
system.cpu0.dcache.writebacks::total             8588                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       113402                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       113402                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       113402                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       113402                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       113402                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       113402                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49539                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49539                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49539                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49539                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49539                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49539                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1262742334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1262742334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1262742334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1262742334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1262742334                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1262742334                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25489.863219                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25489.863219                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25489.863219                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25489.863219                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25489.863219                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25489.863219                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995786                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098886769                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373405.548596                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995786                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14247085                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14247085                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14247085                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14247085                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14247085                       # number of overall hits
system.cpu1.icache.overall_hits::total       14247085                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       914747                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       914747                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       914747                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       914747                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       914747                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       914747                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14247101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14247101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14247101                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14247101                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14247101                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14247101                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57171.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57171.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57171.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57171.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57171.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57171.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       747413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       747413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       747413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       747413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       747413                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       747413                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53386.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53386.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53386.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53386.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53386.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53386.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36055                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180821819                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36311                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4979.808295                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.418279                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.581721                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907884                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092116                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9692991                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9692991                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6541046                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6541046                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15670                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15670                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15670                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16234037                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16234037                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16234037                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16234037                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        94323                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        94323                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        94323                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         94323                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        94323                       # number of overall misses
system.cpu1.dcache.overall_misses::total        94323                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3585779769                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3585779769                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3585779769                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3585779769                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3585779769                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3585779769                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9787314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9787314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6541046                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6541046                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16328360                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16328360                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16328360                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16328360                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009637                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009637                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005777                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005777                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005777                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005777                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38015.963964                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38015.963964                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38015.963964                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38015.963964                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38015.963964                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38015.963964                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7810                       # number of writebacks
system.cpu1.dcache.writebacks::total             7810                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        58268                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        58268                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        58268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        58268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        58268                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        58268                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36055                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36055                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36055                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36055                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36055                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36055                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    748989923                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    748989923                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    748989923                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    748989923                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    748989923                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    748989923                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002208                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002208                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20773.538289                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20773.538289                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20773.538289                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20773.538289                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20773.538289                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20773.538289                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.971505                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1102790890                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2361436.595289                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.971505                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028800                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743544                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14849603                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14849603                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14849603                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14849603                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14849603                       # number of overall hits
system.cpu2.icache.overall_hits::total       14849603                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.cpu2.icache.overall_misses::total           24                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1338559                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1338559                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1338559                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1338559                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1338559                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1338559                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14849627                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14849627                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14849627                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14849627                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14849627                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14849627                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55773.291667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55773.291667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55773.291667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55773.291667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55773.291667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55773.291667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1113450                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1113450                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1113450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1113450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1113450                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1113450                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53021.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53021.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53021.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53021.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53021.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53021.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 30997                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175920900                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31253                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5628.928423                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.888528                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.111472                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901908                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098092                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9695744                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9695744                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6607584                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6607584                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15971                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15971                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15932                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15932                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16303328                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16303328                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16303328                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16303328                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63421                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63421                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          139                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63560                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63560                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63560                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63560                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1976392387                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1976392387                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9874315                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9874315                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1986266702                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1986266702                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1986266702                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1986266702                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9759165                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9759165                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6607723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6607723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15932                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15932                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16366888                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16366888                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16366888                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16366888                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006499                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006499                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003883                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003883                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003883                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003883                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31163.059349                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31163.059349                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 71038.237410                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71038.237410                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31250.262775                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31250.262775                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31250.262775                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31250.262775                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6991                       # number of writebacks
system.cpu2.dcache.writebacks::total             6991                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32443                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32443                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32563                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32563                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32563                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32563                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        30978                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        30978                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        30997                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        30997                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        30997                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        30997                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    635843634                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    635843634                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1233812                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1233812                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    637077446                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    637077446                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    637077446                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    637077446                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001894                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001894                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20525.651559                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20525.651559                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64937.473684                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64937.473684                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20552.874343                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20552.874343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20552.874343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20552.874343                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996994                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100459042                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218667.423387                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996994                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15405847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15405847                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15405847                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15405847                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15405847                       # number of overall hits
system.cpu3.icache.overall_hits::total       15405847                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1300417                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1300417                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1300417                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1300417                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1300417                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1300417                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15405867                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15405867                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15405867                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15405867                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15405867                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15405867                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 65020.850000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65020.850000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 65020.850000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65020.850000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 65020.850000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65020.850000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       881390                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       881390                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       881390                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       881390                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       881390                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       881390                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 67799.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67799.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 67799.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67799.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 67799.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67799.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47755                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185279836                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48011                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3859.112203                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.550831                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.449169                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912308                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087692                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9575534                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9575534                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6591622                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6591622                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16207                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16207                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15294                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15294                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16167156                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16167156                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16167156                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16167156                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       121886                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       121886                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2619                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2619                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       124505                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        124505                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       124505                       # number of overall misses
system.cpu3.dcache.overall_misses::total       124505                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4799254802                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4799254802                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    170263548                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    170263548                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4969518350                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4969518350                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4969518350                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4969518350                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9697420                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9697420                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6594241                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6594241                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15294                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15294                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16291661                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16291661                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16291661                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16291661                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012569                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012569                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000397                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000397                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007642                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007642                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007642                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007642                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39374.947098                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39374.947098                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 65010.900344                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 65010.900344                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39914.207060                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39914.207060                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39914.207060                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39914.207060                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       659612                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 41225.750000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        20376                       # number of writebacks
system.cpu3.dcache.writebacks::total            20376                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74134                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74134                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2616                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2616                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        76750                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        76750                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        76750                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        76750                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47752                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47752                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47755                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47755                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47755                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47755                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1020551242                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1020551242                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       232330                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       232330                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1020783572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1020783572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1020783572                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1020783572                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21371.905721                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21371.905721                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 77443.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 77443.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21375.428165                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21375.428165                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21375.428165                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21375.428165                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
