library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;
use work.types.all;

entity BLK_VAR_SELECTOR#signal_count#_#type# is
    port (INS       : in  #type#_vector(#max_vector_idx# downto 0);
          MEMORY_IN : in  #type#;
          CONTROL   : in  std_logic_vector(#max_vector_idx# downto 0);
          Q         : out #type#);
end BLK_VAR_SELECTOR#signal_count#_#type#;

architecture Behavioral of BLK_VAR_SELECTOR#signal_count#_#type# is
begin
    Q <= #input_chooser#MEMORY_IN;
end Behavioral;
