INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240508_Gate/20240508_Gate.srcs/sources_1/new/Gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gates
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240508_Gate/20240508_Gate.srcs/sim_1/new/tb_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gates
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240508_Gate/20240508_Gate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
