<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.13">
  <compounddef id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def" kind="struct" language="C++" prot="public">
    <compoundname>FSMC_NORSRAMTimingInitTypeDef</compoundname>
    <includes refid="stm32f10x__fsmc_8h" local="no">stm32f10x_fsmc.h</includes>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1a2ba90f4ec16bc38a2c4fa29c593b713b" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</definition>
        <argsstring></argsstring>
        <name>FSMC_AddressSetupTime</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Defines the number of HCLK cycles to configure the duration of the address setup time. This parameter can be a value between 0 and 0xF. <simplesect kind="note"><para>: It is not used with synchronous NOR Flash memories. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" line="52" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" bodystart="52" bodyend="-1"/>
        <referencedby refid="group___f_s_m_c___private___functions_1ga9c27816e8b17394c9ee1ce9298917b4a" compoundref="stm32f10x__fsmc_8c" startline="176" endline="252">FSMC_NORSRAMInit</referencedby>
        <referencedby refid="group___f_s_m_c___private___functions_1gaf33e6dfc34f62d16a0cb416de9e83d28" compoundref="stm32f10x__fsmc_8c" startline="380" endline="410">FSMC_NORSRAMStructInit</referencedby>
      </memberdef>
      <memberdef kind="variable" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1a917b227ccb0a765791897ce3647ab26b" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</definition>
        <argsstring></argsstring>
        <name>FSMC_AddressHoldTime</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Defines the number of HCLK cycles to configure the duration of the address hold time. This parameter can be a value between 0 and 0xF. <simplesect kind="note"><para>: It is not used with synchronous NOR Flash memories. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" line="57" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" bodystart="57" bodyend="-1"/>
        <referencedby refid="group___f_s_m_c___private___functions_1ga9c27816e8b17394c9ee1ce9298917b4a" compoundref="stm32f10x__fsmc_8c" startline="176" endline="252">FSMC_NORSRAMInit</referencedby>
        <referencedby refid="group___f_s_m_c___private___functions_1gaf33e6dfc34f62d16a0cb416de9e83d28" compoundref="stm32f10x__fsmc_8c" startline="380" endline="410">FSMC_NORSRAMStructInit</referencedby>
      </memberdef>
      <memberdef kind="variable" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1aaa0a9178766adeed424d5c4eb728d1b1" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</definition>
        <argsstring></argsstring>
        <name>FSMC_DataSetupTime</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Defines the number of HCLK cycles to configure the duration of the data setup time. This parameter can be a value between 0 and 0xFF. <simplesect kind="note"><para>: It is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" line="62" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" bodystart="62" bodyend="-1"/>
        <referencedby refid="group___f_s_m_c___private___functions_1ga9c27816e8b17394c9ee1ce9298917b4a" compoundref="stm32f10x__fsmc_8c" startline="176" endline="252">FSMC_NORSRAMInit</referencedby>
        <referencedby refid="group___f_s_m_c___private___functions_1gaf33e6dfc34f62d16a0cb416de9e83d28" compoundref="stm32f10x__fsmc_8c" startline="380" endline="410">FSMC_NORSRAMStructInit</referencedby>
      </memberdef>
      <memberdef kind="variable" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1a3d98d57618e46ec6aa5d876dcc047d32" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</definition>
        <argsstring></argsstring>
        <name>FSMC_BusTurnAroundDuration</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Defines the number of HCLK cycles to configure the duration of the bus turnaround. This parameter can be a value between 0 and 0xF. <simplesect kind="note"><para>: It is only used for multiplexed NOR Flash memories. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" line="67" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" bodystart="67" bodyend="-1"/>
        <referencedby refid="group___f_s_m_c___private___functions_1ga9c27816e8b17394c9ee1ce9298917b4a" compoundref="stm32f10x__fsmc_8c" startline="176" endline="252">FSMC_NORSRAMInit</referencedby>
        <referencedby refid="group___f_s_m_c___private___functions_1gaf33e6dfc34f62d16a0cb416de9e83d28" compoundref="stm32f10x__fsmc_8c" startline="380" endline="410">FSMC_NORSRAMStructInit</referencedby>
      </memberdef>
      <memberdef kind="variable" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1a251b439331b82eecea58aa3f8882ea15" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</definition>
        <argsstring></argsstring>
        <name>FSMC_CLKDivision</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Defines the period of CLK clock output signal, expressed in number of HCLK cycles. This parameter can be a value between 1 and 0xF. <simplesect kind="note"><para>: This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses. </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" line="72" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" bodystart="72" bodyend="-1"/>
        <referencedby refid="group___f_s_m_c___private___functions_1ga9c27816e8b17394c9ee1ce9298917b4a" compoundref="stm32f10x__fsmc_8c" startline="176" endline="252">FSMC_NORSRAMInit</referencedby>
        <referencedby refid="group___f_s_m_c___private___functions_1gaf33e6dfc34f62d16a0cb416de9e83d28" compoundref="stm32f10x__fsmc_8c" startline="380" endline="410">FSMC_NORSRAMStructInit</referencedby>
      </memberdef>
      <memberdef kind="variable" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1abc33886615fc3627448aa2dba11cfc77" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</definition>
        <argsstring></argsstring>
        <name>FSMC_DataLatency</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Defines the number of memory clock cycles to issue to the memory before getting the first data. The value of this parameter depends on the memory type as shown below:<itemizedlist>
<listitem><para>It must be set to 0 in case of a CRAM</para></listitem><listitem><para>It is don&apos;t care in asynchronous NOR, SRAM or ROM accesses</para></listitem><listitem><para>It may assume a value between 0 and 0xF in NOR Flash memories with synchronous burst mode enable </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" line="76" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" bodystart="76" bodyend="-1"/>
        <referencedby refid="group___f_s_m_c___private___functions_1ga9c27816e8b17394c9ee1ce9298917b4a" compoundref="stm32f10x__fsmc_8c" startline="176" endline="252">FSMC_NORSRAMInit</referencedby>
        <referencedby refid="group___f_s_m_c___private___functions_1gaf33e6dfc34f62d16a0cb416de9e83d28" compoundref="stm32f10x__fsmc_8c" startline="380" endline="410">FSMC_NORSRAMStructInit</referencedby>
      </memberdef>
      <memberdef kind="variable" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1a261d043a19cecf77e6859403be204efc" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</definition>
        <argsstring></argsstring>
        <name>FSMC_AccessMode</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Specifies the asynchronous access mode. This parameter can be a value of <ref refid="group___f_s_m_c___access___mode" kindref="compound">FSMC_Access_Mode</ref> </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" line="84" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" bodystart="84" bodyend="-1"/>
        <referencedby refid="group___f_s_m_c___private___functions_1ga9c27816e8b17394c9ee1ce9298917b4a" compoundref="stm32f10x__fsmc_8c" startline="176" endline="252">FSMC_NORSRAMInit</referencedby>
        <referencedby refid="group___f_s_m_c___private___functions_1gaf33e6dfc34f62d16a0cb416de9e83d28" compoundref="stm32f10x__fsmc_8c" startline="380" endline="410">FSMC_NORSRAMStructInit</referencedby>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Timing parameters For NOR/SRAM Banks. </para>    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" line="51" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h" bodystart="50" bodyend="86"/>
    <listofallmembers>
      <member refid="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1a261d043a19cecf77e6859403be204efc" prot="public" virt="non-virtual"><scope>FSMC_NORSRAMTimingInitTypeDef</scope><name>FSMC_AccessMode</name></member>
      <member refid="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1a917b227ccb0a765791897ce3647ab26b" prot="public" virt="non-virtual"><scope>FSMC_NORSRAMTimingInitTypeDef</scope><name>FSMC_AddressHoldTime</name></member>
      <member refid="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1a2ba90f4ec16bc38a2c4fa29c593b713b" prot="public" virt="non-virtual"><scope>FSMC_NORSRAMTimingInitTypeDef</scope><name>FSMC_AddressSetupTime</name></member>
      <member refid="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1a3d98d57618e46ec6aa5d876dcc047d32" prot="public" virt="non-virtual"><scope>FSMC_NORSRAMTimingInitTypeDef</scope><name>FSMC_BusTurnAroundDuration</name></member>
      <member refid="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1a251b439331b82eecea58aa3f8882ea15" prot="public" virt="non-virtual"><scope>FSMC_NORSRAMTimingInitTypeDef</scope><name>FSMC_CLKDivision</name></member>
      <member refid="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1abc33886615fc3627448aa2dba11cfc77" prot="public" virt="non-virtual"><scope>FSMC_NORSRAMTimingInitTypeDef</scope><name>FSMC_DataLatency</name></member>
      <member refid="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_1aaa0a9178766adeed424d5c4eb728d1b1" prot="public" virt="non-virtual"><scope>FSMC_NORSRAMTimingInitTypeDef</scope><name>FSMC_DataSetupTime</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
