<module name="TPCC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="TPCC_PID" acronym="TPCC_PID" offset="0x0" width="32" description="Peripheral ID Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID Scheme:Used to distinguish between old ID scheme and current. Spare bit to encode future schemesEDMA uses new scheme, indicated with value of 0x1." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="2" begin="29" end="28" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x001" description="Function indicates a software compatible module family." range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0x--" description="RTL Version" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x3" description="Major Revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision field:Not used on this version of EDMA." range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x--" description="Minor Revision" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CCCFG" acronym="TPCC_CCCFG" offset="0x4" width="32" description="CC Configuration Register">
    <bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MPEXIST" width="1" begin="25" end="25" resetval="1" description="Memory Protection ExistenceMPEXIST = 0: No memory protection.MPEXIST = 1: Memory Protection logic included." range="" rwaccess="R"/>
    <bitfield id="CHMAPEXIST" width="1" begin="24" end="24" resetval="1" description="Channel Mapping ExistenceCHMAPEXIST = 0: No Channel mapping.CHMAPEXIST = 1: Channel mapping logic included." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="2" begin="23" end="22" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="NUMREGN" width="2" begin="21" end="20" resetval="0x3" description="Number of MP and Shadow regions" range="" rwaccess="R">
      <bitenum value="0" token="NUMREGN_0_r" description="0 Regions"/>
      <bitenum value="1" token="NUMREGN_1_r" description="2 Regions"/>
      <bitenum value="2" token="NUMREGN_2_r" description="4 Regions"/>
      <bitenum value="3" token="NUMREGN_3_r" description="8 Regions"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="19" end="19" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="NUMTC" width="3" begin="18" end="16" resetval="0x1" description="Number of Queues/Number of TCs" range="" rwaccess="R">
      <bitenum value="0" token="NUMTC_0_r" description="1 TC/Event Queue"/>
      <bitenum value="1" token="NUMTC_1_r" description="2 TC/Event Queue"/>
      <bitenum value="2" token="NUMTC_2_r" description="3 TC/Event Queue"/>
      <bitenum value="3" token="NUMTC_3_r" description="4 TC/Event Queue"/>
      <bitenum value="4" token="NUMTC_4_r" description="5 TC/Event Queue"/>
      <bitenum value="5" token="NUMTC_5_r" description="6 TC/Event Queue"/>
      <bitenum value="6" token="NUMTC_6_r" description="7 TC/Event Queue"/>
      <bitenum value="7" token="NUMTC_7_r" description="8 TC/Event Queue"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="NUMPAENTRY" width="3" begin="14" end="12" resetval="0x3" description="Number of PaRAM entries" range="" rwaccess="R">
      <bitenum value="0" token="NUMPAENTRY_0_r" description="16 entries"/>
      <bitenum value="1" token="NUMPAENTRY_1_r" description="32 entries (unsupported setting)"/>
      <bitenum value="2" token="NUMPAENTRY_2_r" description="64 entries"/>
      <bitenum value="3" token="NUMPAENTRY_3_r" description="128 entries"/>
      <bitenum value="4" token="NUMPAENTRY_4_r" description="256 entries"/>
      <bitenum value="5" token="NUMPAENTRY_5_r" description="512 entries"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="11" end="11" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="NUMINTCH" width="3" begin="10" end="8" resetval="0x4" description="Number of Interrupt Channels" range="" rwaccess="R">
      <bitenum value="1" token="NUMINTCH_1_r" description="8 Interrupt channels"/>
      <bitenum value="2" token="NUMINTCH_2_r" description="16 Interrupt channels"/>
      <bitenum value="3" token="NUMINTCH_3_r" description="32 Interrupt channels"/>
      <bitenum value="4" token="NUMINTCH_4_r" description="64 Interrupt channels"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="NUMQDMACH" width="3" begin="6" end="4" resetval="0x2" description="Number of QDMA Channels" range="" rwaccess="R">
      <bitenum value="0" token="NUMQDMACH_0_r" description="No QDMA Channels"/>
      <bitenum value="1" token="NUMQDMACH_1_r" description="2 QDMA Channels"/>
      <bitenum value="2" token="NUMQDMACH_2_r" description="4 QDMA Channels"/>
      <bitenum value="3" token="NUMQDMACH_3_r" description="6 QDMA Channels"/>
      <bitenum value="4" token="NUMQDMACH_4_r" description="8 QDMA Channels"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="NUMDMACH" width="3" begin="2" end="0" resetval="0x5" description="Number of DMA Channels" range="" rwaccess="R">
      <bitenum value="0" token="NUMDMACH_0_r" description="No DMA Channels"/>
      <bitenum value="1" token="NUMDMACH_1_r" description="4 DMA Channels"/>
      <bitenum value="2" token="NUMDMACH_2_r" description="8 DMA Channels"/>
      <bitenum value="3" token="NUMDMACH_3_r" description="16 DMA Channels"/>
      <bitenum value="4" token="NUMDMACH_4_r" description="32 DMA Channels"/>
      <bitenum value="5" token="NUMDMACH_5_r" description="64 DMA Channels"/>
    </bitfield>
  </register>
  <register id="TPCC_DCHMAPi_0" acronym="TPCC_DCHMAPi_0" offset="0x100" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_1" acronym="TPCC_DCHMAPi_1" offset="0x104" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_2" acronym="TPCC_DCHMAPi_2" offset="0x108" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_3" acronym="TPCC_DCHMAPi_3" offset="0x10C" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_4" acronym="TPCC_DCHMAPi_4" offset="0x110" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_5" acronym="TPCC_DCHMAPi_5" offset="0x114" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_6" acronym="TPCC_DCHMAPi_6" offset="0x118" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_7" acronym="TPCC_DCHMAPi_7" offset="0x11C" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_8" acronym="TPCC_DCHMAPi_8" offset="0x120" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_9" acronym="TPCC_DCHMAPi_9" offset="0x124" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_10" acronym="TPCC_DCHMAPi_10" offset="0x128" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_11" acronym="TPCC_DCHMAPi_11" offset="0x12C" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_12" acronym="TPCC_DCHMAPi_12" offset="0x130" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_13" acronym="TPCC_DCHMAPi_13" offset="0x134" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_14" acronym="TPCC_DCHMAPi_14" offset="0x138" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_15" acronym="TPCC_DCHMAPi_15" offset="0x13C" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_16" acronym="TPCC_DCHMAPi_16" offset="0x140" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_17" acronym="TPCC_DCHMAPi_17" offset="0x144" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_18" acronym="TPCC_DCHMAPi_18" offset="0x148" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_19" acronym="TPCC_DCHMAPi_19" offset="0x14C" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_20" acronym="TPCC_DCHMAPi_20" offset="0x150" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_21" acronym="TPCC_DCHMAPi_21" offset="0x154" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_22" acronym="TPCC_DCHMAPi_22" offset="0x158" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_23" acronym="TPCC_DCHMAPi_23" offset="0x15C" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_24" acronym="TPCC_DCHMAPi_24" offset="0x160" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_25" acronym="TPCC_DCHMAPi_25" offset="0x164" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_26" acronym="TPCC_DCHMAPi_26" offset="0x168" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_27" acronym="TPCC_DCHMAPi_27" offset="0x16C" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_28" acronym="TPCC_DCHMAPi_28" offset="0x170" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_29" acronym="TPCC_DCHMAPi_29" offset="0x174" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_30" acronym="TPCC_DCHMAPi_30" offset="0x178" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_31" acronym="TPCC_DCHMAPi_31" offset="0x17C" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_32" acronym="TPCC_DCHMAPi_32" offset="0x180" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_33" acronym="TPCC_DCHMAPi_33" offset="0x184" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_34" acronym="TPCC_DCHMAPi_34" offset="0x188" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_35" acronym="TPCC_DCHMAPi_35" offset="0x18C" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_36" acronym="TPCC_DCHMAPi_36" offset="0x190" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_37" acronym="TPCC_DCHMAPi_37" offset="0x194" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_38" acronym="TPCC_DCHMAPi_38" offset="0x198" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_39" acronym="TPCC_DCHMAPi_39" offset="0x19C" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_40" acronym="TPCC_DCHMAPi_40" offset="0x1A0" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_41" acronym="TPCC_DCHMAPi_41" offset="0x1A4" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_42" acronym="TPCC_DCHMAPi_42" offset="0x1A8" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_43" acronym="TPCC_DCHMAPi_43" offset="0x1AC" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_44" acronym="TPCC_DCHMAPi_44" offset="0x1B0" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_45" acronym="TPCC_DCHMAPi_45" offset="0x1B4" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_46" acronym="TPCC_DCHMAPi_46" offset="0x1B8" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_47" acronym="TPCC_DCHMAPi_47" offset="0x1BC" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_48" acronym="TPCC_DCHMAPi_48" offset="0x1C0" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_49" acronym="TPCC_DCHMAPi_49" offset="0x1C4" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_50" acronym="TPCC_DCHMAPi_50" offset="0x1C8" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_51" acronym="TPCC_DCHMAPi_51" offset="0x1CC" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_52" acronym="TPCC_DCHMAPi_52" offset="0x1D0" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_53" acronym="TPCC_DCHMAPi_53" offset="0x1D4" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_54" acronym="TPCC_DCHMAPi_54" offset="0x1D8" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_55" acronym="TPCC_DCHMAPi_55" offset="0x1DC" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_56" acronym="TPCC_DCHMAPi_56" offset="0x1E0" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_57" acronym="TPCC_DCHMAPi_57" offset="0x1E4" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_58" acronym="TPCC_DCHMAPi_58" offset="0x1E8" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_59" acronym="TPCC_DCHMAPi_59" offset="0x1EC" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_60" acronym="TPCC_DCHMAPi_60" offset="0x1F0" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_61" acronym="TPCC_DCHMAPi_61" offset="0x1F4" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_62" acronym="TPCC_DCHMAPi_62" offset="0x1F8" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DCHMAPi_63" acronym="TPCC_DCHMAPi_63" offset="0x1FC" width="32" description="DMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for DMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QCHMAPj_0" acronym="TPCC_QCHMAPj_0" offset="0x200" width="32" description="QDMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for QDMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QCHMAPj_1" acronym="TPCC_QCHMAPj_1" offset="0x204" width="32" description="QDMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for QDMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QCHMAPj_2" acronym="TPCC_QCHMAPj_2" offset="0x208" width="32" description="QDMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for QDMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QCHMAPj_3" acronym="TPCC_QCHMAPj_3" offset="0x20C" width="32" description="QDMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for QDMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QCHMAPj_4" acronym="TPCC_QCHMAPj_4" offset="0x210" width="32" description="QDMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for QDMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QCHMAPj_5" acronym="TPCC_QCHMAPj_5" offset="0x214" width="32" description="QDMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for QDMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QCHMAPj_6" acronym="TPCC_QCHMAPj_6" offset="0x218" width="32" description="QDMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for QDMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QCHMAPj_7" acronym="TPCC_QCHMAPj_7" offset="0x21C" width="32" description="QDMA Channel i Mapping Register">
    <bitfield id="Reserved" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x000" description="PaRAM Entry number for QDMA Channel i." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DMAQNUM0" acronym="TPCC_DMAQNUM0" offset="0x240" width="32" description="DMA Queue Number Register 0Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="Reserved" width="1" begin="31" end="31" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #7Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E7_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E7_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="27" end="27" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #6Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E6_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E6_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="23" end="23" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #5Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E5_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E5_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="19" end="19" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #4Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E4_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E4_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #3Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E3_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E3_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="11" end="11" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #2Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E2_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E2_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #1Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E1_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E1_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #0Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E0_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E0_1" description="Event En is queued on Q1"/>
    </bitfield>
  </register>
  <register id="TPCC_DMAQNUM1" acronym="TPCC_DMAQNUM1" offset="0x244" width="32" description="DMA Queue Number Register 1Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="Reserved" width="1" begin="31" end="31" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E15" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #15Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E15_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E15_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="27" end="27" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E14" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #14Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E14_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E14_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="23" end="23" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E13" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #13Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E13_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E13_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="19" end="19" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E12" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #12Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E12_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E12_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E11" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #11Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E11_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E11_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="11" end="11" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E10" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #10Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E10_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E10_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E9" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #9Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E9_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E9_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E8" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #8Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E8_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E8_1" description="Event En is queued on Q1"/>
    </bitfield>
  </register>
  <register id="TPCC_DMAQNUM2" acronym="TPCC_DMAQNUM2" offset="0x248" width="32" description="DMA Queue Number Register 2Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="Reserved" width="1" begin="31" end="31" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E23" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #23Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E23_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E23_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="27" end="27" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E22" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #22Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E22_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E22_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="23" end="23" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E21" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #21Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E21_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E21_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="19" end="19" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E20" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #20Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E20_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E20_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E19" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #19Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E19_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E19_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="11" end="11" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E18" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #18Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E18_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E18_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E17" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #17Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E17_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E17_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E16" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #16Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E16_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E16_1" description="Event En is queued on Q1"/>
    </bitfield>
  </register>
  <register id="TPCC_DMAQNUM3" acronym="TPCC_DMAQNUM3" offset="0x24C" width="32" description="DMA Queue Number Register 3Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="Reserved" width="1" begin="31" end="31" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E31" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #31Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E31_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E31_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="27" end="27" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E30" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #30Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E30_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E30_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="23" end="23" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E29" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #29Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E29_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E29_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="19" end="19" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E28" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #28Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E28_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E28_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E27" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #27Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E27_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E27_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="11" end="11" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E26" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #26Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E26_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E26_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E25" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #25Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E25_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E25_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E24" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #24Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E24_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E24_1" description="Event En is queued on Q1"/>
    </bitfield>
  </register>
  <register id="TPCC_DMAQNUM4" acronym="TPCC_DMAQNUM4" offset="0x250" width="32" description="DMA Queue Number Register 4Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="Reserved" width="1" begin="31" end="31" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E39" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #39Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E39_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E39_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="27" end="27" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E38" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #38Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E38_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E38_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="23" end="23" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E37" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #37Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E37_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E37_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="19" end="19" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E36" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #36Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E36_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E36_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E35" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #35Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E35_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E35_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="11" end="11" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E34" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #34Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E34_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E34_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E33" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #33Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E33_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E33_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E32" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #32Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E32_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E32_1" description="Event En is queued on Q1"/>
    </bitfield>
  </register>
  <register id="TPCC_DMAQNUM5" acronym="TPCC_DMAQNUM5" offset="0x254" width="32" description="DMA Queue Number Register 5Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="Reserved" width="1" begin="31" end="31" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E47" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #47Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E47_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E47_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="27" end="27" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E46" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #46Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E46_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E46_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="23" end="23" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E45" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #45Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E45_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E45_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="19" end="19" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E44" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #44Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E44_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E44_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E43" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #43Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E43_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E43_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="11" end="11" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E42" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #42Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E42_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E42_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E41" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #41Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E41_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E41_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E40" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #40Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E40_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E40_1" description="Event En is queued on Q1"/>
    </bitfield>
  </register>
  <register id="TPCC_DMAQNUM6" acronym="TPCC_DMAQNUM6" offset="0x258" width="32" description="DMA Queue Number Register 6Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="Reserved" width="1" begin="31" end="31" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E55" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #55Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E55_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E55_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="27" end="27" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E54" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #54Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E54_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E54_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="23" end="23" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E53" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #53Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E53_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E53_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="19" end="19" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E52" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #52Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E52_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E52_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E51" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #51Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E51_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E51_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="11" end="11" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E50" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #50Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E50_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E50_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E49" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #49Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E49_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E49_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E48" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #48Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E48_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E48_1" description="Event En is queued on Q1"/>
    </bitfield>
  </register>
  <register id="TPCC_DMAQNUM7" acronym="TPCC_DMAQNUM7" offset="0x25C" width="32" description="DMA Queue Number Register 7Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="Reserved" width="1" begin="31" end="31" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E63" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #63Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E63_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E63_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="27" end="27" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E62" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #62Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E62_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E62_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="23" end="23" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E61" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #61Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E61_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E61_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="19" end="19" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E60" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #60Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E60_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E60_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E59" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #59Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E59_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E59_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="11" end="11" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E58" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #58Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E58_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E58_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E57" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #57Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E57_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E57_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E56" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #56Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E56_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E56_1" description="Event En is queued on Q1"/>
    </bitfield>
  </register>
  <register id="TPCC_QDMAQNUM" acronym="TPCC_QDMAQNUM" offset="0x260" width="32" description="QDMA Queue Number RegisterContains the Event queue number to be used for the corresponding QDMA Channel.">
    <bitfield id="Reserved" width="1" begin="31" end="31" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="QDMA Queue Number for event #7Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E7_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E7_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="27" end="27" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="QDMA Queue Number for event #6Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E6_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E6_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="23" end="23" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="QDMA Queue Number for event #5others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E5_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E5_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="19" end="19" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="QDMA Queue Number for event #4Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E4_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E4_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="QDMA Queue Number for event #3Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E3_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E3_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="11" end="11" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="QDMA Queue Number for event #2Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E2_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E2_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="QDMA Queue Number for event #1Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E1_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E1_1" description="Event En is queued on Q1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="QDMA Queue Number for event #0Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="E0_0" description="Event En is queued on Q0"/>
      <bitenum value="1" token="E0_1" description="Event En is queued on Q1"/>
    </bitfield>
  </register>
  <register id="TPCC_QUETCMAP" acronym="TPCC_QUETCMAP" offset="0x280" width="32" description="Queue to TC Mapping">
    <bitfield id="Reserved" width="25" begin="31" end="7" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCNUMQ1" width="3" begin="6" end="4" resetval="0x1" description="TC Number for Queue 1:Defines the TC number that Event Queue 1 TRs are written to.Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="TCNUMQ1_0" description="TRs from this queue are routed to TPTC0"/>
      <bitenum value="1" token="TCNUMQ1_1" description="TRs from this queue are routed to TPTC1"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCNUMQ0" width="3" begin="2" end="0" resetval="0x0" description="TC Number for Queue 0:Defines the TC number that Event Queue 0 TRs are written to.Others: Not applicable for IVA2.2 ." range="" rwaccess="RW">
      <bitenum value="0" token="TCNUMQ0_0" description="TRs from this queue are routed to TPTC0"/>
      <bitenum value="1" token="TCNUMQ0_1" description="TRs from this queue are routed to TPTC1"/>
    </bitfield>
  </register>
  <register id="TPCC_QUEPRI" acronym="TPCC_QUEPRI" offset="0x284" width="32" description="Queue Priority">
    <bitfield id="Reserved" width="25" begin="31" end="7" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIQ1" width="3" begin="6" end="4" resetval="0x0" description="Priority Level for Queue 1Dictates the priority level used for the OPTIONS field programmation for Qn TRs. Sets the priority used for TC read and write commands." range="" rwaccess="RW">
      <bitenum value="0" token="PRIQ1_0" description="Priority 0 - Highest priority"/>
      <bitenum value="1" token="PRIQ1_1" description="Priority 1"/>
      <bitenum value="2" token="PRIQ1_2" description="Priority 2"/>
      <bitenum value="3" token="PRIQ1_3" description="Priority 3"/>
      <bitenum value="4" token="PRIQ1_4" description="Priority 4"/>
      <bitenum value="5" token="PRIQ1_5" description="Priority 5"/>
      <bitenum value="6" token="PRIQ1_6" description="Priority 6"/>
      <bitenum value="7" token="PRIQ1_7" description="Priority 7 - Lowest Priority"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIQ0" width="3" begin="2" end="0" resetval="0x0" description="Priority Level for Queue 0 Dictates the priority level used for the OPTIONS field programmation for Qn TRs. Sets the priority used for TC read and write commands." range="" rwaccess="RW">
      <bitenum value="0" token="PRIQ0_0" description="Priority 0 - Highest priority"/>
      <bitenum value="1" token="PRIQ0_1" description="Priority 1"/>
      <bitenum value="2" token="PRIQ0_2" description="Priority 2"/>
      <bitenum value="3" token="PRIQ0_3" description="Priority 3"/>
      <bitenum value="4" token="PRIQ0_4" description="Priority 4"/>
      <bitenum value="5" token="PRIQ0_5" description="Priority 5"/>
      <bitenum value="6" token="PRIQ0_6" description="Priority 6"/>
      <bitenum value="7" token="PRIQ0_7" description="Priority 7 - Lowest Priority"/>
    </bitfield>
  </register>
  <register id="TPCC_EMR" acronym="TPCC_EMR" offset="0x300" width="32" description="Event Missed Register: The Event Missed register is set if 2 events are received without the first event being cleared or if a Null TR is serviced. Chained events (CER), Set Events (ESR), and normal events (ER) are treated individually. If any bit in the EMR register is set (and all errors (including QEMR/CCERR)were previously clear), then an error will be signaled with TPCC error interrupt.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event Missed #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event Missed #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event Missed #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event Missed #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event Missed #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event Missed #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event Missed #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event Missed #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event Missed #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event Missed #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event Missed #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event Missed #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event Missed #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event Missed #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event Missed #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event Missed #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event Missed #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event Missed #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event Missed #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event Missed #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event Missed #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event Missed #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event Missed #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event Missed #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event Missed #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event Missed #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event Missed #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event Missed #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event Missed #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event Missed #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event Missed #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event Missed #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EMRH" acronym="TPCC_EMRH" offset="0x304" width="32" description="Event Missed Register (High Part):">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event Missed #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event Missed #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event Missed #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event Missed #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event Missed #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event Missed #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event Missed #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event Missed #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event Missed #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event Missed #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event Missed #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event Missed #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event Missed #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event Missed #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event Missed #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event Missed #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event Missed #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event Missed #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event Missed #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event Missed #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event Missed #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event Missed #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event Missed #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event Missed #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event Missed #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event Missed #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event Missed #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event Missed #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event Missed #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event Missed #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event Missed #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event Missed #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EMCR" acronym="TPCC_EMCR" offset="0x308" width="32" description="Event Missed Clear Register: CPU write of 1 to the EMCR.En bit causes the EMR.En bit to be cleared.CPU write of 0 has no effect.All error bits must be cleared before additional error interrupts will be asserted by CC.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event Missed Clear #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event Missed Clear #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event Missed Clear #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event Missed Clear #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event Missed Clear #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event Missed Clear #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event Missed Clear #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event Missed Clear #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event Missed Clear #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event Missed Clear #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event Missed Clear #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event Missed Clear #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event Missed Clear #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event Missed Clear #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event Missed Clear #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event Missed Clear #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event Missed Clear #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event Missed Clear #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event Missed Clear #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event Missed Clear #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event Missed Clear #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event Missed Clear #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event Missed Clear #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event Missed Clear #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event Missed Clear #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event Missed Clear #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event Missed Clear #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event Missed Clear #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event Missed Clear #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event Missed Clear #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event Missed Clear #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event Missed Clear #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EMCRH" acronym="TPCC_EMCRH" offset="0x30C" width="32" description="Event Missed Clear Register (High Part): CPU write of 1 to the EMCR.En bit causes the EMR.En bit to be cleared.CPU write of 0 has no effect.All error bits must be cleared before additional error interrupts will be asserted by CC.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event Missed Clear #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event Missed Clear #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event Missed Clear #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event Missed Clear #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event Missed Clear #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event Missed Clear #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event Missed Clear #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event Missed Clear #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event Missed Clear #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event Missed Clear #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event Missed Clear #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event Missed Clear #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event Missed Clear #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event Missed Clear #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event Missed Clear #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event Missed Clear #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event Missed Clear #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event Missed Clear #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event Missed Clear #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event Missed Clear #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event Missed Clear #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event Missed Clear #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event Missed Clear #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event Missed Clear #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event Missed Clear #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event Missed Clear #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event Missed Clear #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event Missed Clear #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event Missed Clear #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event Missed Clear #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event Missed Clear #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event Missed Clear #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEMR" acronym="TPCC_QEMR" offset="0x310" width="32" description="QDMA Event Missed Register: The QDMA Event Missed register is set if 2 QDMA events are detected without the first event being cleared or if a Null TR is serviced.. If any bit in the QEMR register is set (and all errors (including EMR/CCERR) were previously clear), then an error will be signaled with TPCC error interrupt.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event Missed #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event Missed #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event Missed #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event Missed #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event Missed #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event Missed #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event Missed #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event Missed #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEMCR" acronym="TPCC_QEMCR" offset="0x314" width="32" description="QDMA Event Missed Clear Register:CPU write of 1 to the QEMCR.En bit causes the QEMR.En bit to be cleared.CPU write of 0 has no effect.All error bits must be cleared before additional error interrupts will be asserted by CC.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event Missed Clear #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event Missed Clear #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event Missed Clear #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event Missed Clear #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event Missed Clear #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event Missed Clear #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event Missed Clear #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event Missed Clear #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_CCERR" acronym="TPCC_CCERR" offset="0x318" width="32" description="CC Error Register">
    <bitfield id="Reserved" width="15" begin="31" end="17" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="TCERR" width="1" begin="16" end="16" resetval="0" description="Transfer Completion Code Error: TCCERR = 0: Total number of allowed TCCs outstanding has not been reached.TCCERR = 1: Total number of allowed TCCs has been reached. TCCERR can be cleared by writing 1 to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set (and all errors were previously clear), then an error will be signaled with TPCC error interrupt." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="14" begin="15" end="2" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Queue Threshold Error for Q1: QTHRXCD1 = 0: Watermark/threshold has not been exceeded.QTHRXCD1 = 1: Watermark/threshold has been exceeded. CCERR.QTHRXCD1 can be cleared by writing 1 to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set (and all errors (including EMR/QEMR) were previously clear), then an error will be signaled with the TPCC error interrupt." range="" rwaccess="R"/>
    <bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Queue Threshold Error for Q0: QTHRXCD0 = 0: Watermark/threshold has not been exceeded.QTHRXCD0 = 1: Watermark/threshold has been exceeded. CCERR.QTHRXCD0 can be cleared by writing 1 to corresponding bit in CCERRCLR register. If any bit in the CCERR register is set (and all errors (including EMR/QEMR) were previously clear), then an error will be signaled with the TPCC error interrupt." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CCERRCLR" acronym="TPCC_CCERRCLR" offset="0x31C" width="32" description="CC Error Clear Register">
    <bitfield id="Reserved" width="15" begin="31" end="17" resetval="0x0000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="TCERR" width="1" begin="16" end="16" resetval="0" description="Clear Error for CCERR.TCERR: Write of 1 clears the value of CCERR bit N.Writes of 0 have no effect." range="" rwaccess="W"/>
    <bitfield id="Reserved" width="14" begin="15" end="2" resetval="0x00" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Clear error for CCERR.QTHRXCD1: Write of 1 clears the values of QSTAT1.WM, QSTAT1.THRXCD, CCERR.QTHRXCD1Writes of 0 have no effect." range="" rwaccess="W"/>
    <bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Clear error for CCERR.QTHRXCD0: Write of 1 clears the values of QSTAT0.WM, QSTAT0.THRXCD, CCERR.QTHRXCD0Writes of 0 have no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EEVAL" acronym="TPCC_EEVAL" offset="0x320" width="32" description="Error Eval Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0" description="Error Interrupt Set: CPU write of 1 to the SET bit causes the TPCC error interrupt to be pulsed regardless of state of EMR/EMRH, QEMR, or CCERR.CPU write of 0 has no effect." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Error Interrupt Evaluate: CPU write of 1 to the EVAL bit causes the TPCC error interrupt to be pulsed if any errors have not been cleared in the EMR/EMRH, QEMR, or CCERR registers.CPU write of 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_DRAEj_0" acronym="TPCC_DRAEj_0" offset="0x340" width="32" description="DMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #31" range="" rwaccess="RW"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #30" range="" rwaccess="RW"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #29" range="" rwaccess="RW"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #28" range="" rwaccess="RW"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #27" range="" rwaccess="RW"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #26" range="" rwaccess="RW"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #25" range="" rwaccess="RW"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #24" range="" rwaccess="RW"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #23" range="" rwaccess="RW"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #22" range="" rwaccess="RW"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #21" range="" rwaccess="RW"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #20" range="" rwaccess="RW"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #19" range="" rwaccess="RW"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #18" range="" rwaccess="RW"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #17" range="" rwaccess="RW"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #16" range="" rwaccess="RW"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #15" range="" rwaccess="RW"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #14" range="" rwaccess="RW"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #13" range="" rwaccess="RW"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #12" range="" rwaccess="RW"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #11" range="" rwaccess="RW"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #10" range="" rwaccess="RW"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #9" range="" rwaccess="RW"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #8" range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEj_1" acronym="TPCC_DRAEj_1" offset="0x348" width="32" description="DMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #31" range="" rwaccess="RW"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #30" range="" rwaccess="RW"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #29" range="" rwaccess="RW"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #28" range="" rwaccess="RW"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #27" range="" rwaccess="RW"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #26" range="" rwaccess="RW"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #25" range="" rwaccess="RW"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #24" range="" rwaccess="RW"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #23" range="" rwaccess="RW"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #22" range="" rwaccess="RW"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #21" range="" rwaccess="RW"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #20" range="" rwaccess="RW"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #19" range="" rwaccess="RW"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #18" range="" rwaccess="RW"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #17" range="" rwaccess="RW"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #16" range="" rwaccess="RW"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #15" range="" rwaccess="RW"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #14" range="" rwaccess="RW"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #13" range="" rwaccess="RW"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #12" range="" rwaccess="RW"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #11" range="" rwaccess="RW"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #10" range="" rwaccess="RW"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #9" range="" rwaccess="RW"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #8" range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEj_2" acronym="TPCC_DRAEj_2" offset="0x350" width="32" description="DMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #31" range="" rwaccess="RW"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #30" range="" rwaccess="RW"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #29" range="" rwaccess="RW"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #28" range="" rwaccess="RW"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #27" range="" rwaccess="RW"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #26" range="" rwaccess="RW"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #25" range="" rwaccess="RW"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #24" range="" rwaccess="RW"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #23" range="" rwaccess="RW"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #22" range="" rwaccess="RW"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #21" range="" rwaccess="RW"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #20" range="" rwaccess="RW"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #19" range="" rwaccess="RW"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #18" range="" rwaccess="RW"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #17" range="" rwaccess="RW"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #16" range="" rwaccess="RW"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #15" range="" rwaccess="RW"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #14" range="" rwaccess="RW"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #13" range="" rwaccess="RW"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #12" range="" rwaccess="RW"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #11" range="" rwaccess="RW"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #10" range="" rwaccess="RW"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #9" range="" rwaccess="RW"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #8" range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEj_3" acronym="TPCC_DRAEj_3" offset="0x358" width="32" description="DMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #31" range="" rwaccess="RW"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #30" range="" rwaccess="RW"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #29" range="" rwaccess="RW"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #28" range="" rwaccess="RW"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #27" range="" rwaccess="RW"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #26" range="" rwaccess="RW"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #25" range="" rwaccess="RW"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #24" range="" rwaccess="RW"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #23" range="" rwaccess="RW"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #22" range="" rwaccess="RW"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #21" range="" rwaccess="RW"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #20" range="" rwaccess="RW"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #19" range="" rwaccess="RW"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #18" range="" rwaccess="RW"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #17" range="" rwaccess="RW"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #16" range="" rwaccess="RW"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #15" range="" rwaccess="RW"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #14" range="" rwaccess="RW"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #13" range="" rwaccess="RW"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #12" range="" rwaccess="RW"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #11" range="" rwaccess="RW"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #10" range="" rwaccess="RW"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #9" range="" rwaccess="RW"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #8" range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEj_4" acronym="TPCC_DRAEj_4" offset="0x360" width="32" description="DMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #31" range="" rwaccess="RW"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #30" range="" rwaccess="RW"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #29" range="" rwaccess="RW"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #28" range="" rwaccess="RW"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #27" range="" rwaccess="RW"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #26" range="" rwaccess="RW"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #25" range="" rwaccess="RW"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #24" range="" rwaccess="RW"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #23" range="" rwaccess="RW"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #22" range="" rwaccess="RW"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #21" range="" rwaccess="RW"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #20" range="" rwaccess="RW"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #19" range="" rwaccess="RW"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #18" range="" rwaccess="RW"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #17" range="" rwaccess="RW"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #16" range="" rwaccess="RW"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #15" range="" rwaccess="RW"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #14" range="" rwaccess="RW"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #13" range="" rwaccess="RW"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #12" range="" rwaccess="RW"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #11" range="" rwaccess="RW"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #10" range="" rwaccess="RW"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #9" range="" rwaccess="RW"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #8" range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEj_5" acronym="TPCC_DRAEj_5" offset="0x368" width="32" description="DMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #31" range="" rwaccess="RW"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #30" range="" rwaccess="RW"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #29" range="" rwaccess="RW"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #28" range="" rwaccess="RW"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #27" range="" rwaccess="RW"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #26" range="" rwaccess="RW"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #25" range="" rwaccess="RW"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #24" range="" rwaccess="RW"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #23" range="" rwaccess="RW"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #22" range="" rwaccess="RW"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #21" range="" rwaccess="RW"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #20" range="" rwaccess="RW"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #19" range="" rwaccess="RW"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #18" range="" rwaccess="RW"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #17" range="" rwaccess="RW"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #16" range="" rwaccess="RW"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #15" range="" rwaccess="RW"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #14" range="" rwaccess="RW"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #13" range="" rwaccess="RW"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #12" range="" rwaccess="RW"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #11" range="" rwaccess="RW"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #10" range="" rwaccess="RW"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #9" range="" rwaccess="RW"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #8" range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEj_6" acronym="TPCC_DRAEj_6" offset="0x370" width="32" description="DMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #31" range="" rwaccess="RW"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #30" range="" rwaccess="RW"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #29" range="" rwaccess="RW"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #28" range="" rwaccess="RW"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #27" range="" rwaccess="RW"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #26" range="" rwaccess="RW"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #25" range="" rwaccess="RW"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #24" range="" rwaccess="RW"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #23" range="" rwaccess="RW"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #22" range="" rwaccess="RW"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #21" range="" rwaccess="RW"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #20" range="" rwaccess="RW"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #19" range="" rwaccess="RW"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #18" range="" rwaccess="RW"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #17" range="" rwaccess="RW"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #16" range="" rwaccess="RW"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #15" range="" rwaccess="RW"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #14" range="" rwaccess="RW"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #13" range="" rwaccess="RW"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #12" range="" rwaccess="RW"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #11" range="" rwaccess="RW"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #10" range="" rwaccess="RW"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #9" range="" rwaccess="RW"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #8" range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEj_7" acronym="TPCC_DRAEj_7" offset="0x378" width="32" description="DMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #31" range="" rwaccess="RW"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #30" range="" rwaccess="RW"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #29" range="" rwaccess="RW"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #28" range="" rwaccess="RW"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #27" range="" rwaccess="RW"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #26" range="" rwaccess="RW"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #25" range="" rwaccess="RW"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #24" range="" rwaccess="RW"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #23" range="" rwaccess="RW"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #22" range="" rwaccess="RW"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #21" range="" rwaccess="RW"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #20" range="" rwaccess="RW"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #19" range="" rwaccess="RW"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #18" range="" rwaccess="RW"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #17" range="" rwaccess="RW"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #16" range="" rwaccess="RW"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #15" range="" rwaccess="RW"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #14" range="" rwaccess="RW"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #13" range="" rwaccess="RW"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #12" range="" rwaccess="RW"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #11" range="" rwaccess="RW"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #10" range="" rwaccess="RW"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #9" range="" rwaccess="RW"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #8" range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEHj_0" acronym="TPCC_DRAEHj_0" offset="0x344" width="32" description="DMA Region Access enable for bit N in Region M: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #63" range="" rwaccess="RW"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #62" range="" rwaccess="RW"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #61" range="" rwaccess="RW"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #60" range="" rwaccess="RW"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #59" range="" rwaccess="RW"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #58" range="" rwaccess="RW"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #57" range="" rwaccess="RW"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #56" range="" rwaccess="RW"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #55" range="" rwaccess="RW"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #54" range="" rwaccess="RW"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #53" range="" rwaccess="RW"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #52" range="" rwaccess="RW"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #51" range="" rwaccess="RW"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #50" range="" rwaccess="RW"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #49" range="" rwaccess="RW"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #48" range="" rwaccess="RW"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #47" range="" rwaccess="RW"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #46" range="" rwaccess="RW"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #45" range="" rwaccess="RW"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #44" range="" rwaccess="RW"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #43" range="" rwaccess="RW"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #42" range="" rwaccess="RW"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #41" range="" rwaccess="RW"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #40" range="" rwaccess="RW"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #39" range="" rwaccess="RW"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #38" range="" rwaccess="RW"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #37" range="" rwaccess="RW"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #36" range="" rwaccess="RW"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #35" range="" rwaccess="RW"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #34" range="" rwaccess="RW"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #33" range="" rwaccess="RW"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #32" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEHj_1" acronym="TPCC_DRAEHj_1" offset="0x34C" width="32" description="DMA Region Access enable for bit N in Region M: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #63" range="" rwaccess="RW"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #62" range="" rwaccess="RW"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #61" range="" rwaccess="RW"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #60" range="" rwaccess="RW"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #59" range="" rwaccess="RW"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #58" range="" rwaccess="RW"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #57" range="" rwaccess="RW"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #56" range="" rwaccess="RW"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #55" range="" rwaccess="RW"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #54" range="" rwaccess="RW"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #53" range="" rwaccess="RW"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #52" range="" rwaccess="RW"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #51" range="" rwaccess="RW"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #50" range="" rwaccess="RW"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #49" range="" rwaccess="RW"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #48" range="" rwaccess="RW"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #47" range="" rwaccess="RW"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #46" range="" rwaccess="RW"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #45" range="" rwaccess="RW"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #44" range="" rwaccess="RW"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #43" range="" rwaccess="RW"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #42" range="" rwaccess="RW"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #41" range="" rwaccess="RW"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #40" range="" rwaccess="RW"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #39" range="" rwaccess="RW"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #38" range="" rwaccess="RW"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #37" range="" rwaccess="RW"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #36" range="" rwaccess="RW"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #35" range="" rwaccess="RW"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #34" range="" rwaccess="RW"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #33" range="" rwaccess="RW"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #32" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEHj_2" acronym="TPCC_DRAEHj_2" offset="0x354" width="32" description="DMA Region Access enable for bit N in Region M: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #63" range="" rwaccess="RW"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #62" range="" rwaccess="RW"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #61" range="" rwaccess="RW"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #60" range="" rwaccess="RW"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #59" range="" rwaccess="RW"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #58" range="" rwaccess="RW"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #57" range="" rwaccess="RW"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #56" range="" rwaccess="RW"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #55" range="" rwaccess="RW"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #54" range="" rwaccess="RW"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #53" range="" rwaccess="RW"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #52" range="" rwaccess="RW"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #51" range="" rwaccess="RW"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #50" range="" rwaccess="RW"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #49" range="" rwaccess="RW"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #48" range="" rwaccess="RW"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #47" range="" rwaccess="RW"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #46" range="" rwaccess="RW"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #45" range="" rwaccess="RW"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #44" range="" rwaccess="RW"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #43" range="" rwaccess="RW"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #42" range="" rwaccess="RW"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #41" range="" rwaccess="RW"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #40" range="" rwaccess="RW"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #39" range="" rwaccess="RW"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #38" range="" rwaccess="RW"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #37" range="" rwaccess="RW"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #36" range="" rwaccess="RW"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #35" range="" rwaccess="RW"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #34" range="" rwaccess="RW"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #33" range="" rwaccess="RW"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #32" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEHj_3" acronym="TPCC_DRAEHj_3" offset="0x35C" width="32" description="DMA Region Access enable for bit N in Region M: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #63" range="" rwaccess="RW"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #62" range="" rwaccess="RW"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #61" range="" rwaccess="RW"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #60" range="" rwaccess="RW"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #59" range="" rwaccess="RW"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #58" range="" rwaccess="RW"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #57" range="" rwaccess="RW"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #56" range="" rwaccess="RW"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #55" range="" rwaccess="RW"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #54" range="" rwaccess="RW"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #53" range="" rwaccess="RW"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #52" range="" rwaccess="RW"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #51" range="" rwaccess="RW"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #50" range="" rwaccess="RW"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #49" range="" rwaccess="RW"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #48" range="" rwaccess="RW"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #47" range="" rwaccess="RW"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #46" range="" rwaccess="RW"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #45" range="" rwaccess="RW"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #44" range="" rwaccess="RW"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #43" range="" rwaccess="RW"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #42" range="" rwaccess="RW"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #41" range="" rwaccess="RW"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #40" range="" rwaccess="RW"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #39" range="" rwaccess="RW"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #38" range="" rwaccess="RW"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #37" range="" rwaccess="RW"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #36" range="" rwaccess="RW"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #35" range="" rwaccess="RW"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #34" range="" rwaccess="RW"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #33" range="" rwaccess="RW"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #32" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEHj_4" acronym="TPCC_DRAEHj_4" offset="0x364" width="32" description="DMA Region Access enable for bit N in Region M: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #63" range="" rwaccess="RW"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #62" range="" rwaccess="RW"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #61" range="" rwaccess="RW"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #60" range="" rwaccess="RW"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #59" range="" rwaccess="RW"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #58" range="" rwaccess="RW"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #57" range="" rwaccess="RW"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #56" range="" rwaccess="RW"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #55" range="" rwaccess="RW"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #54" range="" rwaccess="RW"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #53" range="" rwaccess="RW"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #52" range="" rwaccess="RW"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #51" range="" rwaccess="RW"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #50" range="" rwaccess="RW"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #49" range="" rwaccess="RW"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #48" range="" rwaccess="RW"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #47" range="" rwaccess="RW"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #46" range="" rwaccess="RW"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #45" range="" rwaccess="RW"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #44" range="" rwaccess="RW"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #43" range="" rwaccess="RW"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #42" range="" rwaccess="RW"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #41" range="" rwaccess="RW"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #40" range="" rwaccess="RW"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #39" range="" rwaccess="RW"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #38" range="" rwaccess="RW"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #37" range="" rwaccess="RW"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #36" range="" rwaccess="RW"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #35" range="" rwaccess="RW"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #34" range="" rwaccess="RW"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #33" range="" rwaccess="RW"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #32" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEHj_5" acronym="TPCC_DRAEHj_5" offset="0x36C" width="32" description="DMA Region Access enable for bit N in Region M: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #63" range="" rwaccess="RW"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #62" range="" rwaccess="RW"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #61" range="" rwaccess="RW"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #60" range="" rwaccess="RW"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #59" range="" rwaccess="RW"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #58" range="" rwaccess="RW"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #57" range="" rwaccess="RW"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #56" range="" rwaccess="RW"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #55" range="" rwaccess="RW"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #54" range="" rwaccess="RW"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #53" range="" rwaccess="RW"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #52" range="" rwaccess="RW"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #51" range="" rwaccess="RW"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #50" range="" rwaccess="RW"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #49" range="" rwaccess="RW"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #48" range="" rwaccess="RW"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #47" range="" rwaccess="RW"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #46" range="" rwaccess="RW"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #45" range="" rwaccess="RW"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #44" range="" rwaccess="RW"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #43" range="" rwaccess="RW"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #42" range="" rwaccess="RW"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #41" range="" rwaccess="RW"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #40" range="" rwaccess="RW"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #39" range="" rwaccess="RW"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #38" range="" rwaccess="RW"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #37" range="" rwaccess="RW"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #36" range="" rwaccess="RW"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #35" range="" rwaccess="RW"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #34" range="" rwaccess="RW"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #33" range="" rwaccess="RW"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #32" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEHj_6" acronym="TPCC_DRAEHj_6" offset="0x374" width="32" description="DMA Region Access enable for bit N in Region M: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #63" range="" rwaccess="RW"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #62" range="" rwaccess="RW"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #61" range="" rwaccess="RW"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #60" range="" rwaccess="RW"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #59" range="" rwaccess="RW"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #58" range="" rwaccess="RW"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #57" range="" rwaccess="RW"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #56" range="" rwaccess="RW"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #55" range="" rwaccess="RW"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #54" range="" rwaccess="RW"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #53" range="" rwaccess="RW"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #52" range="" rwaccess="RW"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #51" range="" rwaccess="RW"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #50" range="" rwaccess="RW"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #49" range="" rwaccess="RW"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #48" range="" rwaccess="RW"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #47" range="" rwaccess="RW"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #46" range="" rwaccess="RW"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #45" range="" rwaccess="RW"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #44" range="" rwaccess="RW"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #43" range="" rwaccess="RW"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #42" range="" rwaccess="RW"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #41" range="" rwaccess="RW"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #40" range="" rwaccess="RW"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #39" range="" rwaccess="RW"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #38" range="" rwaccess="RW"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #37" range="" rwaccess="RW"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #36" range="" rwaccess="RW"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #35" range="" rwaccess="RW"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #34" range="" rwaccess="RW"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #33" range="" rwaccess="RW"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #32" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DRAEHj_7" acronym="TPCC_DRAEHj_7" offset="0x37C" width="32" description="DMA Region Access enable for bit N in Region M: En = 0: Accesses through Region i address space to Bit N in any DMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any DMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA Region Access enable for Region i, bit #63" range="" rwaccess="RW"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA Region Access enable for Region i, bit #62" range="" rwaccess="RW"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA Region Access enable for Region i, bit #61" range="" rwaccess="RW"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA Region Access enable for Region i, bit #60" range="" rwaccess="RW"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA Region Access enable for Region i, bit #59" range="" rwaccess="RW"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA Region Access enable for Region i, bit #58" range="" rwaccess="RW"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA Region Access enable for Region i, bit #57" range="" rwaccess="RW"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA Region Access enable for Region i, bit #56" range="" rwaccess="RW"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA Region Access enable for Region i, bit #55" range="" rwaccess="RW"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA Region Access enable for Region i, bit #54" range="" rwaccess="RW"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA Region Access enable for Region i, bit #53" range="" rwaccess="RW"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA Region Access enable for Region i, bit #52" range="" rwaccess="RW"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA Region Access enable for Region i, bit #51" range="" rwaccess="RW"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA Region Access enable for Region i, bit #50" range="" rwaccess="RW"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA Region Access enable for Region i, bit #49" range="" rwaccess="RW"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA Region Access enable for Region i, bit #48" range="" rwaccess="RW"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA Region Access enable for Region i, bit #47" range="" rwaccess="RW"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA Region Access enable for Region i, bit #46" range="" rwaccess="RW"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA Region Access enable for Region i, bit #45" range="" rwaccess="RW"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA Region Access enable for Region i, bit #44" range="" rwaccess="RW"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA Region Access enable for Region i, bit #43" range="" rwaccess="RW"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA Region Access enable for Region i, bit #42" range="" rwaccess="RW"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA Region Access enable for Region i, bit #41" range="" rwaccess="RW"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA Region Access enable for Region i, bit #40" range="" rwaccess="RW"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA Region Access enable for Region i, bit #39" range="" rwaccess="RW"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA Region Access enable for Region i, bit #38" range="" rwaccess="RW"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA Region Access enable for Region i, bit #37" range="" rwaccess="RW"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA Region Access enable for Region i, bit #36" range="" rwaccess="RW"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA Region Access enable for Region i, bit #35" range="" rwaccess="RW"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA Region Access enable for Region i, bit #34" range="" rwaccess="RW"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA Region Access enable for Region i, bit #33" range="" rwaccess="RW"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA Region Access enable for Region i, bit #32" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QRAEj_0" acronym="TPCC_QRAEj_0" offset="0x380" width="32" description="QDMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any QDMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QRAEj_1" acronym="TPCC_QRAEj_1" offset="0x384" width="32" description="QDMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any QDMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QRAEj_2" acronym="TPCC_QRAEj_2" offset="0x388" width="32" description="QDMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any QDMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QRAEj_3" acronym="TPCC_QRAEj_3" offset="0x38C" width="32" description="QDMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any QDMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QRAEj_4" acronym="TPCC_QRAEj_4" offset="0x390" width="32" description="QDMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any QDMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QRAEj_5" acronym="TPCC_QRAEj_5" offset="0x394" width="32" description="QDMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any QDMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QRAEj_6" acronym="TPCC_QRAEj_6" offset="0x398" width="32" description="QDMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any QDMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QRAEj_7" acronym="TPCC_QRAEj_7" offset="0x39C" width="32" description="QDMA Region Access enable for bit N in Region i: En = 0: Accesses through Region i address space to Bit N in any QDMA Channel Register are not allowed. Reads will return b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region i interrupt.En = 1: Accesses through Region i address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region i interrupt.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA Region Access enable for Region i, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA Region Access enable for Region i, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA Region Access enable for Region i, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA Region Access enable for Region i, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA Region Access enable for Region i, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA Region Access enable for Region i, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA Region Access enable for Region i, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA Region Access enable for Region i, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_Q0Ek_0" acronym="TPCC_Q0Ek_0" offset="0x400" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_1" acronym="TPCC_Q0Ek_1" offset="0x404" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_2" acronym="TPCC_Q0Ek_2" offset="0x408" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_3" acronym="TPCC_Q0Ek_3" offset="0x40C" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_4" acronym="TPCC_Q0Ek_4" offset="0x410" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_5" acronym="TPCC_Q0Ek_5" offset="0x414" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_6" acronym="TPCC_Q0Ek_6" offset="0x418" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_7" acronym="TPCC_Q0Ek_7" offset="0x41C" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_8" acronym="TPCC_Q0Ek_8" offset="0x420" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_9" acronym="TPCC_Q0Ek_9" offset="0x424" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_10" acronym="TPCC_Q0Ek_10" offset="0x428" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_11" acronym="TPCC_Q0Ek_11" offset="0x42C" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_12" acronym="TPCC_Q0Ek_12" offset="0x430" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_13" acronym="TPCC_Q0Ek_13" offset="0x434" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_14" acronym="TPCC_Q0Ek_14" offset="0x438" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q0Ek_15" acronym="TPCC_Q0Ek_15" offset="0x43C" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_0" acronym="TPCC_Q1Ek_0" offset="0x440" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_1" acronym="TPCC_Q1Ek_1" offset="0x444" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_2" acronym="TPCC_Q1Ek_2" offset="0x448" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_3" acronym="TPCC_Q1Ek_3" offset="0x44C" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_4" acronym="TPCC_Q1Ek_4" offset="0x450" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_5" acronym="TPCC_Q1Ek_5" offset="0x454" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_6" acronym="TPCC_Q1Ek_6" offset="0x458" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_7" acronym="TPCC_Q1Ek_7" offset="0x45C" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_8" acronym="TPCC_Q1Ek_8" offset="0x460" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_9" acronym="TPCC_Q1Ek_9" offset="0x464" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_10" acronym="TPCC_Q1Ek_10" offset="0x468" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_11" acronym="TPCC_Q1Ek_11" offset="0x46C" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_12" acronym="TPCC_Q1Ek_12" offset="0x470" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_13" acronym="TPCC_Q1Ek_13" offset="0x474" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_14" acronym="TPCC_Q1Ek_14" offset="0x478" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_Q1Ek_15" acronym="TPCC_Q1Ek_15" offset="0x47C" width="32" description="Event Queue Entry Diagram for Queue j - Entry i (j =0 to1 and i=0 to 15)">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0x-" description="Event Type:Specifies the specific Event Type for the given entry in the Event Queue." range="" rwaccess="R">
      <bitenum value="0" token="ETYPE_0_r" description="Event Triggered through ER"/>
      <bitenum value="1" token="ETYPE_1_r" description="Manual Triggered through ESR"/>
      <bitenum value="2" token="ETYPE_2_r" description="Chain Triggered through CER"/>
      <bitenum value="3" token="ETYPE_3_r" description="Auto-Triggered through QER"/>
    </bitfield>
    <bitfield id="ENUM" width="6" begin="5" end="0" resetval="0x--" description="Event Number:Specifies the specific Event Number for the given entry in the Event Queue. For DMA Channel events (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 63). For QDMA Channel events (QER), ENUM will range between 0 and NUM_QDMACH (up to 7)." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QSTATl_0" acronym="TPCC_QSTATl_0" offset="0x600" width="32" description="QSTATi Register Set">
    <bitfield id="Reserved" width="7" begin="31" end="25" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="THRXCD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded: THRXCD = 0: Threshold specified by QWMTHR(A|B).Qn has not been exceeded.THRXCD = 1: Threshold specified by QWMTHR(A|B).Qn has been exceeded. QSTATn.THRXCD is cleared by CCERRCLR.QTHRXCDn" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="3" begin="23" end="21" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="WM" width="5" begin="20" end="16" resetval="0x00" description="Watermark for Maximum Queue Usage: Watermark tracks the most entries that have been in QueueN since reset or since the last time that the watermark (WM) was cleared. QSTATn.WM is cleared through CCERR.WMCLRn bit. Legal values = 0x0 (empty) to 0x10 (full)" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="3" begin="15" end="13" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0x00" description="Number of Valid Entries in Queuei: Represents the total number of entries residing in the Queue Manager FIFO at a given instant. Always enabled.Legal values = 0x0 (empty) to 0x10 (full)" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0x0" description="Start Pointer: Represents the offset to the head entry of Queuei, in units of *entries*. Always enabled.Legal values = 0x0 (0th entry) to 0xF (15th entry)" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QSTATl_1" acronym="TPCC_QSTATl_1" offset="0x604" width="32" description="QSTATi Register Set">
    <bitfield id="Reserved" width="7" begin="31" end="25" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="THRXCD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded: THRXCD = 0: Threshold specified by QWMTHR(A|B).Qn has not been exceeded.THRXCD = 1: Threshold specified by QWMTHR(A|B).Qn has been exceeded. QSTATn.THRXCD is cleared by CCERRCLR.QTHRXCDn" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="3" begin="23" end="21" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="WM" width="5" begin="20" end="16" resetval="0x00" description="Watermark for Maximum Queue Usage: Watermark tracks the most entries that have been in QueueN since reset or since the last time that the watermark (WM) was cleared. QSTATn.WM is cleared through CCERR.WMCLRn bit. Legal values = 0x0 (empty) to 0x10 (full)" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="3" begin="15" end="13" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0x00" description="Number of Valid Entries in Queuei: Represents the total number of entries residing in the Queue Manager FIFO at a given instant. Always enabled.Legal values = 0x0 (empty) to 0x10 (full)" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0x0" description="Start Pointer: Represents the offset to the head entry of Queuei, in units of *entries*. Always enabled.Legal values = 0x0 (0th entry) to 0xF (15th entry)" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QWMTHRA" acronym="TPCC_QWMTHRA" offset="0x620" width="32" description="Queue Threshold A, for Q[3:0]: CCERR.QTHRXCDn and QSTATn.THRXCD error bit is set when the number of Events in QueueN at an instant in time (visible through QSTATn.NUMVAL) equals or exceeds the value specified by QWMTHRA.Qn.Legal values = 0x0 (ever used?) to 0x10 (ever full?)A value of 0x11 disables threshold errors.">
    <bitfield id="Reserved" width="19" begin="31" end="13" resetval="0x0010001000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Q1" width="5" begin="12" end="8" resetval="0x10" description="Queue Threshold for Q1 value" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="Q0" width="5" begin="4" end="0" resetval="0x10" description="Queue Threshold for Q0 value" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_QWMTHRB" acronym="TPCC_QWMTHRB" offset="0x624" width="32" description="Queue Threshold B, for Q[7:4]: CCERR.QTHRXCDn and QSTATn.THRXCD error bit is set when the number of Events in QueueN at an instant in time (visible through QSTATn.NUMVAL) equals or exceeds the value specified by QWMTHRB.Qn.Legal values = 0x0 (ever used?) to 0x10 (ever full?)A value of 0x11 disables threshold errors.">
    <bitfield id="Reserved" width="32" begin="31" end="0" resetval="0x0010001000100010" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCSTAT" acronym="TPCC_CCSTAT" offset="0x640" width="32" description="CC Status Register">
    <bitfield id="Reserved" width="8" begin="31" end="24" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="QUEACTV7" width="1" begin="23" end="23" resetval="0" description="Queue 7 ActiveQUEACTV7 = 0: No Evts are queued in Q7.QUEACTV7 = 1: At least one TR is queued in Q7." range="" rwaccess="R"/>
    <bitfield id="QUEACTV6" width="1" begin="22" end="22" resetval="0" description="Queue 6 ActiveQUEACTV6 = 0: No Evts are queued in Q6.QUEACTV6 = 1: At least one TR is queued in Q6." range="" rwaccess="R"/>
    <bitfield id="QUEACTV5" width="1" begin="21" end="21" resetval="0" description="Queue 5 ActiveQUEACTV5 = 0: No Evts are queued in Q5.QUEACTV5 = 1: At least one TR is queued in Q5." range="" rwaccess="R"/>
    <bitfield id="QUEACTV4" width="1" begin="20" end="20" resetval="0" description="Queue 4 ActiveQUEACTV4 = 0: No Evts are queued in Q4.QUEACTV4 = 1: At least one TR is queued in Q4." range="" rwaccess="R"/>
    <bitfield id="QUEACTV3" width="1" begin="19" end="19" resetval="0" description="Queue 3 ActiveQUEACTV3 = 0: No Evts are queued in Q3.QUEACTV3 = 1: At least one TR is queued in Q3." range="" rwaccess="R"/>
    <bitfield id="QUEACTV2" width="1" begin="18" end="18" resetval="0" description="Queue 2 ActiveQUEACTV2 = 0: No Evts are queued in Q2.QUEACTV2 = 1: At least one TR is queued in Q2." range="" rwaccess="R"/>
    <bitfield id="QUEACTV1" width="1" begin="17" end="17" resetval="0" description="Queue 1 ActiveQUEACTV1 = 0: No Evts are queued in Q1.QUEACTV1 = 1: At least one TR is queued in Q1." range="" rwaccess="R"/>
    <bitfield id="QUEACTV0" width="1" begin="16" end="16" resetval="0" description="Queue 0 ActiveQUEACTV0 = 0: No Evts are queued in Q0.QUEACTV0 = 1: At least one TR is queued in Q0." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="2" begin="15" end="14" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="COMPACTV" width="6" begin="13" end="8" resetval="0x00" description="Completion Request Active: Counter that tracks the total number of completion requests submitted to the TC. The counter increments when a TR is submitted with TCINTEN or TCCHEN set to 1. The counter decrements for every valid completion code received from any of the external TCs. The CC will not service newTRs if COMPACTV count is already at the limit. COMPACTV = 0: No completion requests outstanding.COMPACTV = 1: Total of 1 completion request outstanding....COMPACTV = 63 : Total of 63 completion requests are outstanding. No additional TRs will be submitted until count is less than 63." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="3" begin="7" end="5" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ACTV" width="1" begin="4" end="4" resetval="0" description="Channel Controller Active: Channel Controller Active is a logical-OR of each of the *ACTV signals. The ACTV bit must remain high through the life of a TR.ACTV = 0: Channel is idle.ACTV = 1: Channel is busy." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="TRACTV" width="1" begin="2" end="2" resetval="0" description="Transfer Request Active:TRACTV = 0: Transfer Request processing/submission logic is inactive.TRACTV = 1: Transfer Request processing/submission logic is active." range="" rwaccess="R"/>
    <bitfield id="QEVTACTV" width="1" begin="1" end="1" resetval="0" description="QDMA Event Active:QEVTACTV = 0: No enabled QDMA Events are active within the CC.QEVTACTV = 1: At least one enabled DMA Event(ER &amp;amp;amp; EER, ESR, CER) is active within the CC." range="" rwaccess="R"/>
    <bitfield id="EVTACTV" width="1" begin="0" end="0" resetval="0" description="DMA Event Active:EVTACTV = 0: No enabled DMA Events are active within the CC.EVTACTV = 1: At least one enabled DMA Event(ER &amp;amp;amp; EER, ESR, CER) is active within the CC." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_MPFAR" acronym="TPCC_MPFAR" offset="0x800" width="32" description="Memory Protection Fault Address">
    <bitfield id="FADDR" width="32" begin="31" end="0" resetval="0x00000000" description="Fault Address:32-bit read-only status register containing the faulting address when a memory protection violation is detected. This register can only be cleared through the MPFCR." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_MPFSR" acronym="TPCC_MPFSR" offset="0x804" width="32" description="Memory Protection Fault Status Register">
    <bitfield id="Reserved" width="19" begin="31" end="13" resetval="0x00000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="FID" width="4" begin="12" end="9" resetval="0x0" description="Faulted ID:FID register contains valid info if any of the MP error bits (UXE, UWE, URE, SXE, SWE, SRE) are non-zero (i.e., if an error has been detected.) The FID field contains the VBus PrivID for the specific request/requestor that resulted in a MP Error." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="3" begin="8" end="6" resetval="x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SRE" width="1" begin="5" end="5" resetval="0" description="Supervisor Read Error:SRE = 0: No error detected.SRE = 1: Supervisor level task attempted to Read from a MP Page without SR permissions." range="" rwaccess="R"/>
    <bitfield id="SWE" width="1" begin="4" end="4" resetval="0" description="Supervisor Write Error:SWE = 0: No error detected.SWE = 1: Supervisor level task attempted to Write to a MP Page without SW permissions." range="" rwaccess="R"/>
    <bitfield id="SXE" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute Error:SXE = 0: No error detected.SXE = 1: Supervisor level task attempted to Execute from a MP Page without SX permissions." range="" rwaccess="R"/>
    <bitfield id="URE" width="1" begin="2" end="2" resetval="0" description="User Read Error:URE = 0: No error detected.URE = 1: User level task attempted to Read from a MP Page without UR permissions." range="" rwaccess="R"/>
    <bitfield id="UWE" width="1" begin="1" end="1" resetval="0" description="User Write Error:UWE = 0: No error detected.UWE = 1: User level task attempted to Write to a MP Page without UW permissions." range="" rwaccess="R"/>
    <bitfield id="UXE" width="1" begin="0" end="0" resetval="0" description="User Execute Error:UXE = 0: No error detected.UXE = 1: User level task attempted to Execute from a MP Page without UX permissions." range="" rwaccess="R"/>
  </register>
  <register id="TPCC_MPFCR" acronym="TPCC_MPFCR" offset="0x808" width="32" description="Memory Protection Fault Command Register">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="MPFCLR" width="1" begin="0" end="0" resetval="0" description="Fault Clear register:CPU write of 1 to the MPFCLR bit causes any error conditions stored in MPFAR and MPFSR registers to be cleared.CPU write of 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_MPPAG" acronym="TPCC_MPPAG" offset="0x80C" width="32" description="Memory Protection Page Attribute for Global registers">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5:AID5 = 0: VBus requests with PrivID == 5 are notallowed regardless of permission settings (UW, UR, SW, SR).AID5 = 1: VBus requests with PrivID == 5 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4:AID4 = 0: VBus requests with PrivID == 4 are notallowed regardless of permission settings (UW, UR, SW, SR).AID4 = 1: VBus requests with PrivID == 4 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3:AID3 = 0: VBus requests with PrivID == 3 are notallowed regardless of permission settings (UW, UR, SW, SR).AID3 = 1: VBus requests with PrivID == 3 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2:AID2 = 0: VBus requests with PrivID == 2 are notallowed regardless of permission settings (UW, UR, SW, SR).AID2 = 1: VBus requests with PrivID == 2 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1:AID1 = 0: VBus requests with PrivID == 1 are notallowed regardless of permission settings (UW, UR, SW, SR).AID1 = 1: VBus requests with PrivID == 1 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0:AID0 = 0: VBus requests with PrivID == 0 are notallowed regardless of permission settings (UW, UR, SW, SR).AID0 = 1: VBus requests with PrivID == 0 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External Allowed ID:AIDm = 0: VBus requests with PrivID &amp;amp;gt;= 6 are notallowed regardless of permission settings (UW, UR, SW, SR).AIDm = 1: VBus requests with PrivID &amp;amp;gt;= 6 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="8" end="6" resetval="0x7" description="Write reset value for future compatibility. Read returns reset value." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permission:SR = 0: Supervisor read accesses are not allowedSR = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permission:SW = 0: Supervisor write accesses are not allowedSW = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permission:SX = 0: Supervisor execute accesses are not allowedSX = 1: Supervisor execute accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permission:UR = 0: User read accesses are not allowedUR = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permission:UW = 0: User write accesses are not allowedUW = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permission:UX = 0: User execute accesses are not allowedUX = 1: User execute accesses are allowed" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_MPPAj_0" acronym="TPCC_MPPAj_0" offset="0x810" width="32" description="MP Permission Attribute for DMA Region n">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5:AID5 = 0: VBus requests with PrivID == 5 are notallowed regardless of permission settings (UW, UR, SW, SR).AID5 = 1: VBus requests with PrivID == 5 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4:AID4 = 0: VBus requests with PrivID == 4 are notallowed regardless of permission settings (UW, UR, SW, SR).AID4 = 1: VBus requests with PrivID == 4 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3:AID3 = 0: VBus requests with PrivID == 3 are notallowed regardless of permission settings (UW, UR, SW, SR).AID3 = 1: VBus requests with PrivID == 3 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2:AID2 = 0: VBus requests with PrivID == 2 are notallowed regardless of permission settings (UW, UR, SW, SR).AID2 = 1: VBus requests with PrivID == 2 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1:AID1 = 0: VBus requests with PrivID == 1 are notallowed regardless of permission settings (UW, UR, SW, SR).AID1 = 1: VBus requests with PrivID == 1 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0:AID0 = 0: VBus requests with PrivID == 0 are notallowed regardless of permission settings (UW, UR, SW, SR).AID0 = 1: VBus requests with PrivID == 0 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External Allowed ID:AIDm = 0: VBus requests with PrivID &amp;amp;gt;= 6 are notallowed regardless of permission settings (UW, UR, SW, SR).AIDm = 1: VBus requests with PrivID &amp;amp;gt;= 6 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="8" end="6" resetval="0x3" description="Write reset value for future compatibility. Read returns reset value." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permission:SR = 0: Supervisor read accesses are not allowedSR = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permission:SW = 0: Supervisor write accesses are not allowedSW = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permission:SX = 0: Supervisor execute accesses are not allowedSX = 1: Supervisor execute accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permission:UR = 0: User read accesses are not allowedUR = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permission:UW = 0: User write accesses are not allowedUW = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permission:UX = 0: User execute accesses are not allowedUX = 1: User execute accesses are allowed" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_MPPAj_1" acronym="TPCC_MPPAj_1" offset="0x814" width="32" description="MP Permission Attribute for DMA Region n">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5:AID5 = 0: VBus requests with PrivID == 5 are notallowed regardless of permission settings (UW, UR, SW, SR).AID5 = 1: VBus requests with PrivID == 5 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4:AID4 = 0: VBus requests with PrivID == 4 are notallowed regardless of permission settings (UW, UR, SW, SR).AID4 = 1: VBus requests with PrivID == 4 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3:AID3 = 0: VBus requests with PrivID == 3 are notallowed regardless of permission settings (UW, UR, SW, SR).AID3 = 1: VBus requests with PrivID == 3 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2:AID2 = 0: VBus requests with PrivID == 2 are notallowed regardless of permission settings (UW, UR, SW, SR).AID2 = 1: VBus requests with PrivID == 2 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1:AID1 = 0: VBus requests with PrivID == 1 are notallowed regardless of permission settings (UW, UR, SW, SR).AID1 = 1: VBus requests with PrivID == 1 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0:AID0 = 0: VBus requests with PrivID == 0 are notallowed regardless of permission settings (UW, UR, SW, SR).AID0 = 1: VBus requests with PrivID == 0 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External Allowed ID:AIDm = 0: VBus requests with PrivID &amp;amp;gt;= 6 are notallowed regardless of permission settings (UW, UR, SW, SR).AIDm = 1: VBus requests with PrivID &amp;amp;gt;= 6 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="8" end="6" resetval="0x3" description="Write reset value for future compatibility. Read returns reset value." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permission:SR = 0: Supervisor read accesses are not allowedSR = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permission:SW = 0: Supervisor write accesses are not allowedSW = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permission:SX = 0: Supervisor execute accesses are not allowedSX = 1: Supervisor execute accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permission:UR = 0: User read accesses are not allowedUR = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permission:UW = 0: User write accesses are not allowedUW = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permission:UX = 0: User execute accesses are not allowedUX = 1: User execute accesses are allowed" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_MPPAj_2" acronym="TPCC_MPPAj_2" offset="0x818" width="32" description="MP Permission Attribute for DMA Region n">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5:AID5 = 0: VBus requests with PrivID == 5 are notallowed regardless of permission settings (UW, UR, SW, SR).AID5 = 1: VBus requests with PrivID == 5 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4:AID4 = 0: VBus requests with PrivID == 4 are notallowed regardless of permission settings (UW, UR, SW, SR).AID4 = 1: VBus requests with PrivID == 4 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3:AID3 = 0: VBus requests with PrivID == 3 are notallowed regardless of permission settings (UW, UR, SW, SR).AID3 = 1: VBus requests with PrivID == 3 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2:AID2 = 0: VBus requests with PrivID == 2 are notallowed regardless of permission settings (UW, UR, SW, SR).AID2 = 1: VBus requests with PrivID == 2 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1:AID1 = 0: VBus requests with PrivID == 1 are notallowed regardless of permission settings (UW, UR, SW, SR).AID1 = 1: VBus requests with PrivID == 1 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0:AID0 = 0: VBus requests with PrivID == 0 are notallowed regardless of permission settings (UW, UR, SW, SR).AID0 = 1: VBus requests with PrivID == 0 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External Allowed ID:AIDm = 0: VBus requests with PrivID &amp;amp;gt;= 6 are notallowed regardless of permission settings (UW, UR, SW, SR).AIDm = 1: VBus requests with PrivID &amp;amp;gt;= 6 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="8" end="6" resetval="0x3" description="Write reset value for future compatibility. Read returns reset value." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permission:SR = 0: Supervisor read accesses are not allowedSR = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permission:SW = 0: Supervisor write accesses are not allowedSW = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permission:SX = 0: Supervisor execute accesses are not allowedSX = 1: Supervisor execute accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permission:UR = 0: User read accesses are not allowedUR = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permission:UW = 0: User write accesses are not allowedUW = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permission:UX = 0: User execute accesses are not allowedUX = 1: User execute accesses are allowed" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_MPPAj_3" acronym="TPCC_MPPAj_3" offset="0x81C" width="32" description="MP Permission Attribute for DMA Region n">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5:AID5 = 0: VBus requests with PrivID == 5 are notallowed regardless of permission settings (UW, UR, SW, SR).AID5 = 1: VBus requests with PrivID == 5 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4:AID4 = 0: VBus requests with PrivID == 4 are notallowed regardless of permission settings (UW, UR, SW, SR).AID4 = 1: VBus requests with PrivID == 4 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3:AID3 = 0: VBus requests with PrivID == 3 are notallowed regardless of permission settings (UW, UR, SW, SR).AID3 = 1: VBus requests with PrivID == 3 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2:AID2 = 0: VBus requests with PrivID == 2 are notallowed regardless of permission settings (UW, UR, SW, SR).AID2 = 1: VBus requests with PrivID == 2 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1:AID1 = 0: VBus requests with PrivID == 1 are notallowed regardless of permission settings (UW, UR, SW, SR).AID1 = 1: VBus requests with PrivID == 1 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0:AID0 = 0: VBus requests with PrivID == 0 are notallowed regardless of permission settings (UW, UR, SW, SR).AID0 = 1: VBus requests with PrivID == 0 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External Allowed ID:AIDm = 0: VBus requests with PrivID &amp;amp;gt;= 6 are notallowed regardless of permission settings (UW, UR, SW, SR).AIDm = 1: VBus requests with PrivID &amp;amp;gt;= 6 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="8" end="6" resetval="0x3" description="Write reset value for future compatibility. Read returns reset value." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permission:SR = 0: Supervisor read accesses are not allowedSR = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permission:SW = 0: Supervisor write accesses are not allowedSW = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permission:SX = 0: Supervisor execute accesses are not allowedSX = 1: Supervisor execute accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permission:UR = 0: User read accesses are not allowedUR = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permission:UW = 0: User write accesses are not allowedUW = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permission:UX = 0: User execute accesses are not allowedUX = 1: User execute accesses are allowed" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_MPPAj_4" acronym="TPCC_MPPAj_4" offset="0x820" width="32" description="MP Permission Attribute for DMA Region n">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5:AID5 = 0: VBus requests with PrivID == 5 are notallowed regardless of permission settings (UW, UR, SW, SR).AID5 = 1: VBus requests with PrivID == 5 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4:AID4 = 0: VBus requests with PrivID == 4 are notallowed regardless of permission settings (UW, UR, SW, SR).AID4 = 1: VBus requests with PrivID == 4 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3:AID3 = 0: VBus requests with PrivID == 3 are notallowed regardless of permission settings (UW, UR, SW, SR).AID3 = 1: VBus requests with PrivID == 3 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2:AID2 = 0: VBus requests with PrivID == 2 are notallowed regardless of permission settings (UW, UR, SW, SR).AID2 = 1: VBus requests with PrivID == 2 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1:AID1 = 0: VBus requests with PrivID == 1 are notallowed regardless of permission settings (UW, UR, SW, SR).AID1 = 1: VBus requests with PrivID == 1 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0:AID0 = 0: VBus requests with PrivID == 0 are notallowed regardless of permission settings (UW, UR, SW, SR).AID0 = 1: VBus requests with PrivID == 0 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External Allowed ID:AIDm = 0: VBus requests with PrivID &amp;amp;gt;= 6 are notallowed regardless of permission settings (UW, UR, SW, SR).AIDm = 1: VBus requests with PrivID &amp;amp;gt;= 6 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="8" end="6" resetval="0x3" description="Write reset value for future compatibility. Read returns reset value." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permission:SR = 0: Supervisor read accesses are not allowedSR = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permission:SW = 0: Supervisor write accesses are not allowedSW = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permission:SX = 0: Supervisor execute accesses are not allowedSX = 1: Supervisor execute accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permission:UR = 0: User read accesses are not allowedUR = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permission:UW = 0: User write accesses are not allowedUW = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permission:UX = 0: User execute accesses are not allowedUX = 1: User execute accesses are allowed" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_MPPAj_5" acronym="TPCC_MPPAj_5" offset="0x824" width="32" description="MP Permission Attribute for DMA Region n">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5:AID5 = 0: VBus requests with PrivID == 5 are notallowed regardless of permission settings (UW, UR, SW, SR).AID5 = 1: VBus requests with PrivID == 5 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4:AID4 = 0: VBus requests with PrivID == 4 are notallowed regardless of permission settings (UW, UR, SW, SR).AID4 = 1: VBus requests with PrivID == 4 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3:AID3 = 0: VBus requests with PrivID == 3 are notallowed regardless of permission settings (UW, UR, SW, SR).AID3 = 1: VBus requests with PrivID == 3 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2:AID2 = 0: VBus requests with PrivID == 2 are notallowed regardless of permission settings (UW, UR, SW, SR).AID2 = 1: VBus requests with PrivID == 2 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1:AID1 = 0: VBus requests with PrivID == 1 are notallowed regardless of permission settings (UW, UR, SW, SR).AID1 = 1: VBus requests with PrivID == 1 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0:AID0 = 0: VBus requests with PrivID == 0 are notallowed regardless of permission settings (UW, UR, SW, SR).AID0 = 1: VBus requests with PrivID == 0 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External Allowed ID:AIDm = 0: VBus requests with PrivID &amp;amp;gt;= 6 are notallowed regardless of permission settings (UW, UR, SW, SR).AIDm = 1: VBus requests with PrivID &amp;amp;gt;= 6 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="8" end="6" resetval="0x3" description="Write reset value for future compatibility. Read returns reset value." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permission:SR = 0: Supervisor read accesses are not allowedSR = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permission:SW = 0: Supervisor write accesses are not allowedSW = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permission:SX = 0: Supervisor execute accesses are not allowedSX = 1: Supervisor execute accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permission:UR = 0: User read accesses are not allowedUR = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permission:UW = 0: User write accesses are not allowedUW = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permission:UX = 0: User execute accesses are not allowedUX = 1: User execute accesses are allowed" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_MPPAj_6" acronym="TPCC_MPPAj_6" offset="0x828" width="32" description="MP Permission Attribute for DMA Region n">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5:AID5 = 0: VBus requests with PrivID == 5 are notallowed regardless of permission settings (UW, UR, SW, SR).AID5 = 1: VBus requests with PrivID == 5 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4:AID4 = 0: VBus requests with PrivID == 4 are notallowed regardless of permission settings (UW, UR, SW, SR).AID4 = 1: VBus requests with PrivID == 4 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3:AID3 = 0: VBus requests with PrivID == 3 are notallowed regardless of permission settings (UW, UR, SW, SR).AID3 = 1: VBus requests with PrivID == 3 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2:AID2 = 0: VBus requests with PrivID == 2 are notallowed regardless of permission settings (UW, UR, SW, SR).AID2 = 1: VBus requests with PrivID == 2 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1:AID1 = 0: VBus requests with PrivID == 1 are notallowed regardless of permission settings (UW, UR, SW, SR).AID1 = 1: VBus requests with PrivID == 1 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0:AID0 = 0: VBus requests with PrivID == 0 are notallowed regardless of permission settings (UW, UR, SW, SR).AID0 = 1: VBus requests with PrivID == 0 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External Allowed ID:AIDm = 0: VBus requests with PrivID &amp;amp;gt;= 6 are notallowed regardless of permission settings (UW, UR, SW, SR).AIDm = 1: VBus requests with PrivID &amp;amp;gt;= 6 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="8" end="6" resetval="0x3" description="Write reset value for future compatibility. Read returns reset value." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permission:SR = 0: Supervisor read accesses are not allowedSR = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permission:SW = 0: Supervisor write accesses are not allowedSW = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permission:SX = 0: Supervisor execute accesses are not allowedSX = 1: Supervisor execute accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permission:UR = 0: User read accesses are not allowedUR = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permission:UW = 0: User write accesses are not allowedUW = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permission:UX = 0: User execute accesses are not allowedUX = 1: User execute accesses are allowed" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_MPPAj_7" acronym="TPCC_MPPAj_7" offset="0x82C" width="32" description="MP Permission Attribute for DMA Region n">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="Allowed ID 5:AID5 = 0: VBus requests with PrivID == 5 are notallowed regardless of permission settings (UW, UR, SW, SR).AID5 = 1: VBus requests with PrivID == 5 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="Allowed ID 4:AID4 = 0: VBus requests with PrivID == 4 are notallowed regardless of permission settings (UW, UR, SW, SR).AID4 = 1: VBus requests with PrivID == 4 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="Allowed ID 3:AID3 = 0: VBus requests with PrivID == 3 are notallowed regardless of permission settings (UW, UR, SW, SR).AID3 = 1: VBus requests with PrivID == 3 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="Allowed ID 2:AID2 = 0: VBus requests with PrivID == 2 are notallowed regardless of permission settings (UW, UR, SW, SR).AID2 = 1: VBus requests with PrivID == 2 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="Allowed ID 1:AID1 = 0: VBus requests with PrivID == 1 are notallowed regardless of permission settings (UW, UR, SW, SR).AID1 = 1: VBus requests with PrivID == 1 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="Allowed ID 0:AID0 = 0: VBus requests with PrivID == 0 are notallowed regardless of permission settings (UW, UR, SW, SR).AID0 = 1: VBus requests with PrivID == 0 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="1" description="External Allowed ID:AIDm = 0: VBus requests with PrivID &amp;amp;gt;= 6 are notallowed regardless of permission settings (UW, UR, SW, SR).AIDm = 1: VBus requests with PrivID &amp;amp;gt;= 6 are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="3" begin="8" end="6" resetval="0x3" description="Write reset value for future compatibility. Read returns reset value." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="Supervisor Read permission:SR = 0: Supervisor read accesses are not allowedSR = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="Supervisor Write permission:SW = 0: Supervisor write accesses are not allowedSW = 1: Supervisor write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute permission:SX = 0: Supervisor execute accesses are not allowedSX = 1: Supervisor execute accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="User Read permission:UR = 0: User read accesses are not allowedUR = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="User Write permission:UW = 0: User write accesses are not allowedUW = 1: User write accesses are allowed" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute permission:UX = 0: User execute accesses are not allowedUX = 1: User execute accesses are allowed" range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ER" acronym="TPCC_ER" offset="0x1000" width="32" description="Event Register: If ER.En bit is set and the EER.En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ER.En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EER.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ER.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EER register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared through sw by writing 1 to the ECR pseudo-register.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_ECR" acronym="TPCC_ECR" offset="0x1008" width="32" description="Event Clear Register: CPU write of 1 to the ECR.En bit causes the ER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECRH" acronym="TPCC_ECRH" offset="0x100C" width="32" description="Event Clear Register (High Part): CPU write of 1 to the ECRH.En bit causes the ERH.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESR" acronym="TPCC_ESR" offset="0x1010" width="32" description="Event Set Register: CPU write of 1 to the ESR.En bit causes the ER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESRH" acronym="TPCC_ESRH" offset="0x1014" width="32" description="Event Set Register (High Part) CPU write of 1 to the ESRH.En bit causes the ERH.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_CER" acronym="TPCC_CER" offset="0x1018" width="32" description="Chained Event Register: If CER.En bit is set (regardless of state of EER.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CER.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CER.En bit is cleared when the corresponding event is prioritized and serviced. If the CER.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CER.En cannot be set or cleared through software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CERH" acronym="TPCC_CERH" offset="0x101C" width="32" description="Chained Event Register (High Part): If CERH.En bit is set (regardless of state of EERH.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CERH.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CERH.En bit is cleared when the corresponding event is prioritized and serviced. If the CERH.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CERH.En cannot be set or cleared through software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EER" acronym="TPCC_EER" offset="0x1020" width="32" description="Event Enable Register: Enables DMA transfers for ER.En pending events. ER.En is set based on externally asserted events (through tpcc_eventN_pi). This register has no effect on Chained Event Register (CER) or Event Set Register (ESR). Note that if a bit is set in ER.En while EER.En is disabled, no action is taken. If EER.En is enabled at a later point (and ER.En has not been cleared through SW) then the event will be recognized as a valid TR Sync EER.En is not directly writeable. Events can be enabled through writes to EESR and can be disabled through writes to EECR register. EER.En = 0: ER.En is not enabled to trigger DMA transfers. EER.En = 1: ER.En is enabled to trigger DMA transfers.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EECR" acronym="TPCC_EECR" offset="0x1028" width="32" description="Event Enable Clear Register: CPU write of 1 to the EECR.En bit causes the EER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EESR" acronym="TPCC_EESR" offset="0x1030" width="32" description="Event Enable Set Register: CPU write of 1 to the EESR.En bit causes the EER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SER" acronym="TPCC_SER" offset="0x1038" width="32" description="Secondary Event Register: The secondary event register is used along with the Event Register (ER) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SERH" acronym="TPCC_SERH" offset="0x103C" width="32" description="Secondary Event Register (High Part): The secondary event register is used along with the Event Register (ERH) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SECR" acronym="TPCC_SECR" offset="0x1040" width="32" description="Secondary Event Clear Register: The secondary event clear register is used to clear the status of the SER registers. CPU write of 1 to the SECR.En bit clears the SER register.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECRH" acronym="TPCC_SECRH" offset="0x1044" width="32" description="Secondary Event Clear Register (High Part): The secondary event clear register is used to clear the status of the SERH registers. CPU write of 1 to the SECRH.En bit clears the SERH register.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IER" acronym="TPCC_IER" offset="0x1050" width="32" description="Int Enable Register: IER.In is not directly writeable. Interrupts can be enabled through writes to IESR and can be disabled through writes to IECR register. IER.In = 0: IPR.In is NOT enabled for interrupts.IER.In = 1: IPR.In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IERH" acronym="TPCC_IERH" offset="0x1054" width="32" description="Int Enable Register (High Part): IERH.In is not directly writeable. Interrupts canbe enabled through writes to IESRH and can be disabled through writes to IECRH register. IERH.In = 0: IPRH.In is NOT enabled for interrupts.IERH.In = 1: IPRH.In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IECR" acronym="TPCC_IECR" offset="0x1058" width="32" description="Int Enable Clear Register: CPU write of 1 to the IECR.In bit causes the IER.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECRH" acronym="TPCC_IECRH" offset="0x105C" width="32" description="Int Enable Clear Register (High Part): CPU write of 1 to the IECRH.In bit causes the IERH.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESR" acronym="TPCC_IESR" offset="0x1060" width="32" description="Int Enable Set Register: CPU write of 1 to the IESR.In bit causes the IESR.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESRH" acronym="TPCC_IESRH" offset="0x1064" width="32" description="Int Enable Set Register (High Part): CPU write of 1 to the IESRH.In bit causes the IESRH.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IPR" acronym="TPCC_IPR" offset="0x1068" width="32" description="Interrupt Pending Register: IPR.In bit is set when a interrupt completion code with TCC of N is detected.IPR.In bit is cleared through software by writing 1 to ICR.In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPRH" acronym="TPCC_IPRH" offset="0x106C" width="32" description="Interrupt Pending Register (High Part): IPRH.In bit is set when a interrupt completion code with TCC of N is detected.IPRH.In bit is cleared through software by writing 1 to ICRH.In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_ICR" acronym="TPCC_ICR" offset="0x1070" width="32" description="Interrupt Clear Register: CPU write of 1 to the ICR.In bit causes the IPR.In bit to be cleared.CPU write of 0 has no effect. All IPR.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICRH" acronym="TPCC_ICRH" offset="0x1074" width="32" description="Interrupt Clear Register (High Part): CPU write of 1 to the ICRH.In bit causes the IPRH.In bit to be cleared.CPU write of 0 has no effect. All IPRH.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IEVAL" acronym="TPCC_IEVAL" offset="0x1078" width="32" description="Interrupt Eval Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0" description="Interrupt Set: CPU write of 1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate: CPU write of 1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QER" acronym="TPCC_QER" offset="0x1080" width="32" description="QDMA Event Register: If QER.En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. QER.En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. QER.En bit is cleared when the corresponding event is prioritized and serviced. QER.En is also cleared when user writes a 1 to the QSECR.Enbit. If the QER.En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and QEER register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEER" acronym="TPCC_QEER" offset="0x1084" width="32" description="QDMA Event Enable Register: Enabled/disabled QDMA address comparator for QDMA Channel N. QEER.En is not directly writeable. QDMA channels can be enabled through writes to QEESR and can be disabled through writes to QEECR register. QEER.En = 1, The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in QER.En.QEER.En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in QER.En.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEECR" acronym="TPCC_QEECR" offset="0x1088" width="32" description="QDMA Event Enable Clear Register: CPU write of 1 to the QEECR.En bit causes the QEER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEESR" acronym="TPCC_QEESR" offset="0x108C" width="32" description="QDMA Event Enable Set Register: CPU write of 1 to the QEESR.En bit causes the QEESR.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QSER" acronym="TPCC_QSER" offset="0x1090" width="32" description="QDMA Secondary Event Register: The QDMA secondary event register is used along with the QDMA Event Register (QER) to provide information on the state of a QDMA Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QSECR" acronym="TPCC_QSECR" offset="0x1094" width="32" description="QDMA Secondary Event Clear Register: The secondary event clear register is used to clear the status of the QSER and QER register (note that this is slightly different than the SER operation, which does not clear the ER.En register). CPU write of 1 to the QSECR.En bit clears the QSER.En and QER.En register fields.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ER_Rn_0" acronym="TPCC_ER_Rn_0" offset="0x2000" width="32" description="Event Register: If ER.En bit is set and the EER.En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ER.En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EER.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ER.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EER register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared through sw by writing 1 to the ECR pseudo-register.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_ER_Rn_1" acronym="TPCC_ER_Rn_1" offset="0x2200" width="32" description="Event Register: If ER.En bit is set and the EER.En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ER.En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EER.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ER.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EER register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared through sw by writing 1 to the ECR pseudo-register.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_ER_Rn_2" acronym="TPCC_ER_Rn_2" offset="0x2400" width="32" description="Event Register: If ER.En bit is set and the EER.En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ER.En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EER.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ER.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EER register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared through sw by writing 1 to the ECR pseudo-register.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_ER_Rn_3" acronym="TPCC_ER_Rn_3" offset="0x2600" width="32" description="Event Register: If ER.En bit is set and the EER.En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ER.En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EER.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ER.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EER register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared through sw by writing 1 to the ECR pseudo-register.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_ER_Rn_4" acronym="TPCC_ER_Rn_4" offset="0x2800" width="32" description="Event Register: If ER.En bit is set and the EER.En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ER.En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EER.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ER.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EER register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared through sw by writing 1 to the ECR pseudo-register.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_ER_Rn_5" acronym="TPCC_ER_Rn_5" offset="0x2A00" width="32" description="Event Register: If ER.En bit is set and the EER.En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ER.En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EER.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ER.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EER register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared through sw by writing 1 to the ECR pseudo-register.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_ER_Rn_6" acronym="TPCC_ER_Rn_6" offset="0x2C00" width="32" description="Event Register: If ER.En bit is set and the EER.En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ER.En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EER.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ER.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EER register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared through sw by writing 1 to the ECR pseudo-register.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_ER_Rn_7" acronym="TPCC_ER_Rn_7" offset="0x2E00" width="32" description="Event Register: If ER.En bit is set and the EER.En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. ER.En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EER.En bit. ER.En bit is cleared when the corresponding event is prioritized and serviced. If the ER.En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the EER register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared through sw by writing 1 to the ECR pseudo-register.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_ECR_Rn_0" acronym="TPCC_ECR_Rn_0" offset="0x2008" width="32" description="Event Clear Register: CPU write of 1 to the ECR.En bit causes the ER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECR_Rn_1" acronym="TPCC_ECR_Rn_1" offset="0x2208" width="32" description="Event Clear Register: CPU write of 1 to the ECR.En bit causes the ER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECR_Rn_2" acronym="TPCC_ECR_Rn_2" offset="0x2408" width="32" description="Event Clear Register: CPU write of 1 to the ECR.En bit causes the ER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECR_Rn_3" acronym="TPCC_ECR_Rn_3" offset="0x2608" width="32" description="Event Clear Register: CPU write of 1 to the ECR.En bit causes the ER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECR_Rn_4" acronym="TPCC_ECR_Rn_4" offset="0x2808" width="32" description="Event Clear Register: CPU write of 1 to the ECR.En bit causes the ER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECR_Rn_5" acronym="TPCC_ECR_Rn_5" offset="0x2A08" width="32" description="Event Clear Register: CPU write of 1 to the ECR.En bit causes the ER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECR_Rn_6" acronym="TPCC_ECR_Rn_6" offset="0x2C08" width="32" description="Event Clear Register: CPU write of 1 to the ECR.En bit causes the ER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECR_Rn_7" acronym="TPCC_ECR_Rn_7" offset="0x2E08" width="32" description="Event Clear Register: CPU write of 1 to the ECR.En bit causes the ER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECRH_Rn_0" acronym="TPCC_ECRH_Rn_0" offset="0x200C" width="32" description="Event Clear Register (High Part): CPU write of 1 to the ECRH.En bit causes the ERH.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECRH_Rn_1" acronym="TPCC_ECRH_Rn_1" offset="0x220C" width="32" description="Event Clear Register (High Part): CPU write of 1 to the ECRH.En bit causes the ERH.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECRH_Rn_2" acronym="TPCC_ECRH_Rn_2" offset="0x240C" width="32" description="Event Clear Register (High Part): CPU write of 1 to the ECRH.En bit causes the ERH.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECRH_Rn_3" acronym="TPCC_ECRH_Rn_3" offset="0x260C" width="32" description="Event Clear Register (High Part): CPU write of 1 to the ECRH.En bit causes the ERH.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECRH_Rn_4" acronym="TPCC_ECRH_Rn_4" offset="0x280C" width="32" description="Event Clear Register (High Part): CPU write of 1 to the ECRH.En bit causes the ERH.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECRH_Rn_5" acronym="TPCC_ECRH_Rn_5" offset="0x2A0C" width="32" description="Event Clear Register (High Part): CPU write of 1 to the ECRH.En bit causes the ERH.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECRH_Rn_6" acronym="TPCC_ECRH_Rn_6" offset="0x2C0C" width="32" description="Event Clear Register (High Part): CPU write of 1 to the ECRH.En bit causes the ERH.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ECRH_Rn_7" acronym="TPCC_ECRH_Rn_7" offset="0x2E0C" width="32" description="Event Clear Register (High Part): CPU write of 1 to the ECRH.En bit causes the ERH.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESR_Rn_0" acronym="TPCC_ESR_Rn_0" offset="0x2010" width="32" description="Event Set Register: CPU write of 1 to the ESR.En bit causes the ER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESR_Rn_1" acronym="TPCC_ESR_Rn_1" offset="0x2210" width="32" description="Event Set Register: CPU write of 1 to the ESR.En bit causes the ER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESR_Rn_2" acronym="TPCC_ESR_Rn_2" offset="0x2410" width="32" description="Event Set Register: CPU write of 1 to the ESR.En bit causes the ER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESR_Rn_3" acronym="TPCC_ESR_Rn_3" offset="0x2610" width="32" description="Event Set Register: CPU write of 1 to the ESR.En bit causes the ER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESR_Rn_4" acronym="TPCC_ESR_Rn_4" offset="0x2810" width="32" description="Event Set Register: CPU write of 1 to the ESR.En bit causes the ER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESR_Rn_5" acronym="TPCC_ESR_Rn_5" offset="0x2A10" width="32" description="Event Set Register: CPU write of 1 to the ESR.En bit causes the ER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESR_Rn_6" acronym="TPCC_ESR_Rn_6" offset="0x2C10" width="32" description="Event Set Register: CPU write of 1 to the ESR.En bit causes the ER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESR_Rn_7" acronym="TPCC_ESR_Rn_7" offset="0x2E10" width="32" description="Event Set Register: CPU write of 1 to the ESR.En bit causes the ER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESRH_Rn_0" acronym="TPCC_ESRH_Rn_0" offset="0x2014" width="32" description="Event Set Register (High Part) CPU write of 1 to the ESRH.En bit causes the ERH.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESRH_Rn_1" acronym="TPCC_ESRH_Rn_1" offset="0x2214" width="32" description="Event Set Register (High Part) CPU write of 1 to the ESRH.En bit causes the ERH.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESRH_Rn_2" acronym="TPCC_ESRH_Rn_2" offset="0x2414" width="32" description="Event Set Register (High Part) CPU write of 1 to the ESRH.En bit causes the ERH.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESRH_Rn_3" acronym="TPCC_ESRH_Rn_3" offset="0x2614" width="32" description="Event Set Register (High Part) CPU write of 1 to the ESRH.En bit causes the ERH.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESRH_Rn_4" acronym="TPCC_ESRH_Rn_4" offset="0x2814" width="32" description="Event Set Register (High Part) CPU write of 1 to the ESRH.En bit causes the ERH.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESRH_Rn_5" acronym="TPCC_ESRH_Rn_5" offset="0x2A14" width="32" description="Event Set Register (High Part) CPU write of 1 to the ESRH.En bit causes the ERH.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESRH_Rn_6" acronym="TPCC_ESRH_Rn_6" offset="0x2C14" width="32" description="Event Set Register (High Part) CPU write of 1 to the ESRH.En bit causes the ERH.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ESRH_Rn_7" acronym="TPCC_ESRH_Rn_7" offset="0x2E14" width="32" description="Event Set Register (High Part) CPU write of 1 to the ESRH.En bit causes the ERH.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_CER_Rn_0" acronym="TPCC_CER_Rn_0" offset="0x2018" width="32" description="Chained Event Register: If CER.En bit is set (regardless of state of EER.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CER.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CER.En bit is cleared when the corresponding event is prioritized and serviced. If the CER.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CER.En cannot be set or cleared through software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CER_Rn_1" acronym="TPCC_CER_Rn_1" offset="0x2218" width="32" description="Chained Event Register: If CER.En bit is set (regardless of state of EER.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CER.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CER.En bit is cleared when the corresponding event is prioritized and serviced. If the CER.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CER.En cannot be set or cleared through software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CER_Rn_2" acronym="TPCC_CER_Rn_2" offset="0x2418" width="32" description="Chained Event Register: If CER.En bit is set (regardless of state of EER.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CER.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CER.En bit is cleared when the corresponding event is prioritized and serviced. If the CER.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CER.En cannot be set or cleared through software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CER_Rn_3" acronym="TPCC_CER_Rn_3" offset="0x2618" width="32" description="Chained Event Register: If CER.En bit is set (regardless of state of EER.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CER.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CER.En bit is cleared when the corresponding event is prioritized and serviced. If the CER.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CER.En cannot be set or cleared through software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CER_Rn_4" acronym="TPCC_CER_Rn_4" offset="0x2818" width="32" description="Chained Event Register: If CER.En bit is set (regardless of state of EER.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CER.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CER.En bit is cleared when the corresponding event is prioritized and serviced. If the CER.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CER.En cannot be set or cleared through software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CER_Rn_5" acronym="TPCC_CER_Rn_5" offset="0x2A18" width="32" description="Chained Event Register: If CER.En bit is set (regardless of state of EER.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CER.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CER.En bit is cleared when the corresponding event is prioritized and serviced. If the CER.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CER.En cannot be set or cleared through software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CER_Rn_6" acronym="TPCC_CER_Rn_6" offset="0x2C18" width="32" description="Chained Event Register: If CER.En bit is set (regardless of state of EER.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CER.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CER.En bit is cleared when the corresponding event is prioritized and serviced. If the CER.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CER.En cannot be set or cleared through software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CER_Rn_7" acronym="TPCC_CER_Rn_7" offset="0x2E18" width="32" description="Chained Event Register: If CER.En bit is set (regardless of state of EER.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CER.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CER.En bit is cleared when the corresponding event is prioritized and serviced. If the CER.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CER.En cannot be set or cleared through software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CERH_Rn_0" acronym="TPCC_CERH_Rn_0" offset="0x201C" width="32" description="Chained Event Register (High Part): If CERH.En bit is set (regardless of state of EERH.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CERH.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CERH.En bit is cleared when the corresponding event is prioritized and serviced. If the CERH.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CERH.En cannot be set or cleared through software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CERH_Rn_1" acronym="TPCC_CERH_Rn_1" offset="0x221C" width="32" description="Chained Event Register (High Part): If CERH.En bit is set (regardless of state of EERH.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CERH.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CERH.En bit is cleared when the corresponding event is prioritized and serviced. If the CERH.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CERH.En cannot be set or cleared through software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CERH_Rn_2" acronym="TPCC_CERH_Rn_2" offset="0x241C" width="32" description="Chained Event Register (High Part): If CERH.En bit is set (regardless of state of EERH.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CERH.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CERH.En bit is cleared when the corresponding event is prioritized and serviced. If the CERH.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CERH.En cannot be set or cleared through software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CERH_Rn_3" acronym="TPCC_CERH_Rn_3" offset="0x261C" width="32" description="Chained Event Register (High Part): If CERH.En bit is set (regardless of state of EERH.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CERH.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CERH.En bit is cleared when the corresponding event is prioritized and serviced. If the CERH.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CERH.En cannot be set or cleared through software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CERH_Rn_4" acronym="TPCC_CERH_Rn_4" offset="0x281C" width="32" description="Chained Event Register (High Part): If CERH.En bit is set (regardless of state of EERH.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CERH.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CERH.En bit is cleared when the corresponding event is prioritized and serviced. If the CERH.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CERH.En cannot be set or cleared through software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CERH_Rn_5" acronym="TPCC_CERH_Rn_5" offset="0x2A1C" width="32" description="Chained Event Register (High Part): If CERH.En bit is set (regardless of state of EERH.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CERH.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CERH.En bit is cleared when the corresponding event is prioritized and serviced. If the CERH.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CERH.En cannot be set or cleared through software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CERH_Rn_6" acronym="TPCC_CERH_Rn_6" offset="0x2C1C" width="32" description="Chained Event Register (High Part): If CERH.En bit is set (regardless of state of EERH.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CERH.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CERH.En bit is cleared when the corresponding event is prioritized and serviced. If the CERH.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CERH.En cannot be set or cleared through software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_CERH_Rn_7" acronym="TPCC_CERH_Rn_7" offset="0x2E1C" width="32" description="Chained Event Register (High Part): If CERH.En bit is set (regardless of state of EERH.En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. CERH.En bit is set when a chaining completion code is returned from one of the TPTCs through the completion interface, or is generated internally through Early Completion path. CERH.En bit is cleared when the corresponding event is prioritized and serviced. If the CERH.En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. CERH.En cannot be set or cleared through software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EER_Rn_0" acronym="TPCC_EER_Rn_0" offset="0x2020" width="32" description="Event Enable Register: Enables DMA transfers for ER.En pending events. ER.En is set based on externally asserted events (through tpcc_eventN_pi). This register has no effect on Chained Event Register (CER) or Event Set Register (ESR). Note that if a bit is set in ER.En while EER.En is disabled, no action is taken. If EER.En is enabled at a later point (and ER.En has not been cleared through SW) then the event will be recognized as a valid TR Sync EER.En is not directly writeable. Events can be enabled through writes to EESR and can be disabled through writes to EECR register. EER.En = 0: ER.En is not enabled to trigger DMA transfers.EER.En = 1: ER.En is enabled to trigger DMA transfers.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EER_Rn_1" acronym="TPCC_EER_Rn_1" offset="0x2220" width="32" description="Event Enable Register: Enables DMA transfers for ER.En pending events. ER.En is set based on externally asserted events (through tpcc_eventN_pi). This register has no effect on Chained Event Register (CER) or Event Set Register (ESR). Note that if a bit is set in ER.En while EER.En is disabled, no action is taken. If EER.En is enabled at a later point (and ER.En has not been cleared through SW) then the event will be recognized as a valid TR Sync EER.En is not directly writeable. Events can be enabled through writes to EESR and can be disabled through writes to EECR register. EER.En = 0: ER.En is not enabled to trigger DMA transfers.EER.En = 1: ER.En is enabled to trigger DMA transfers.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EER_Rn_2" acronym="TPCC_EER_Rn_2" offset="0x2420" width="32" description="Event Enable Register: Enables DMA transfers for ER.En pending events. ER.En is set based on externally asserted events (through tpcc_eventN_pi). This register has no effect on Chained Event Register (CER) or Event Set Register (ESR). Note that if a bit is set in ER.En while EER.En is disabled, no action is taken. If EER.En is enabled at a later point (and ER.En has not been cleared through SW) then the event will be recognized as a valid TR Sync EER.En is not directly writeable. Events can be enabled through writes to EESR and can be disabled through writes to EECR register. EER.En = 0: ER.En is not enabled to trigger DMA transfers.EER.En = 1: ER.En is enabled to trigger DMA transfers.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EER_Rn_3" acronym="TPCC_EER_Rn_3" offset="0x2620" width="32" description="Event Enable Register: Enables DMA transfers for ER.En pending events. ER.En is set based on externally asserted events (through tpcc_eventN_pi). This register has no effect on Chained Event Register (CER) or Event Set Register (ESR). Note that if a bit is set in ER.En while EER.En is disabled, no action is taken. If EER.En is enabled at a later point (and ER.En has not been cleared through SW) then the event will be recognized as a valid TR Sync EER.En is not directly writeable. Events can be enabled through writes to EESR and can be disabled through writes to EECR register. EER.En = 0: ER.En is not enabled to trigger DMA transfers.EER.En = 1: ER.En is enabled to trigger DMA transfers.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EER_Rn_4" acronym="TPCC_EER_Rn_4" offset="0x2820" width="32" description="Event Enable Register: Enables DMA transfers for ER.En pending events. ER.En is set based on externally asserted events (through tpcc_eventN_pi). This register has no effect on Chained Event Register (CER) or Event Set Register (ESR). Note that if a bit is set in ER.En while EER.En is disabled, no action is taken. If EER.En is enabled at a later point (and ER.En has not been cleared through SW) then the event will be recognized as a valid TR Sync EER.En is not directly writeable. Events can be enabled through writes to EESR and can be disabled through writes to EECR register. EER.En = 0: ER.En is not enabled to trigger DMA transfers.EER.En = 1: ER.En is enabled to trigger DMA transfers.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EER_Rn_5" acronym="TPCC_EER_Rn_5" offset="0x2A20" width="32" description="Event Enable Register: Enables DMA transfers for ER.En pending events. ER.En is set based on externally asserted events (through tpcc_eventN_pi). This register has no effect on Chained Event Register (CER) or Event Set Register (ESR). Note that if a bit is set in ER.En while EER.En is disabled, no action is taken. If EER.En is enabled at a later point (and ER.En has not been cleared through SW) then the event will be recognized as a valid TR Sync EER.En is not directly writeable. Events can be enabled through writes to EESR and can be disabled through writes to EECR register. EER.En = 0: ER.En is not enabled to trigger DMA transfers.EER.En = 1: ER.En is enabled to trigger DMA transfers.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EER_Rn_6" acronym="TPCC_EER_Rn_6" offset="0x2C20" width="32" description="Event Enable Register: Enables DMA transfers for ER.En pending events. ER.En is set based on externally asserted events (through tpcc_eventN_pi). This register has no effect on Chained Event Register (CER) or Event Set Register (ESR). Note that if a bit is set in ER.En while EER.En is disabled, no action is taken. If EER.En is enabled at a later point (and ER.En has not been cleared through SW) then the event will be recognized as a valid TR Sync EER.En is not directly writeable. Events can be enabled through writes to EESR and can be disabled through writes to EECR register. EER.En = 0: ER.En is not enabled to trigger DMA transfers.EER.En = 1: ER.En is enabled to trigger DMA transfers.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EER_Rn_7" acronym="TPCC_EER_Rn_7" offset="0x2E20" width="32" description="Event Enable Register: Enables DMA transfers for ER.En pending events. ER.En is set based on externally asserted events (through tpcc_eventN_pi). This register has no effect on Chained Event Register (CER) or Event Set Register (ESR). Note that if a bit is set in ER.En while EER.En is disabled, no action is taken. If EER.En is enabled at a later point (and ER.En has not been cleared through SW) then the event will be recognized as a valid TR Sync EER.En is not directly writeable. Events can be enabled through writes to EESR and can be disabled through writes to EECR register. EER.En = 0: ER.En is not enabled to trigger DMA transfers.EER.En = 1: ER.En is enabled to trigger DMA transfers.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_EECR_Rn_0" acronym="TPCC_EECR_Rn_0" offset="0x2028" width="32" description="Event Enable Clear Register: CPU write of 1 to the EECR.En bit causes the EER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EECR_Rn_1" acronym="TPCC_EECR_Rn_1" offset="0x2228" width="32" description="Event Enable Clear Register: CPU write of 1 to the EECR.En bit causes the EER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EECR_Rn_2" acronym="TPCC_EECR_Rn_2" offset="0x2428" width="32" description="Event Enable Clear Register: CPU write of 1 to the EECR.En bit causes the EER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EECR_Rn_3" acronym="TPCC_EECR_Rn_3" offset="0x2628" width="32" description="Event Enable Clear Register: CPU write of 1 to the EECR.En bit causes the EER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EECR_Rn_4" acronym="TPCC_EECR_Rn_4" offset="0x2828" width="32" description="Event Enable Clear Register: CPU write of 1 to the EECR.En bit causes the EER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EECR_Rn_5" acronym="TPCC_EECR_Rn_5" offset="0x2A28" width="32" description="Event Enable Clear Register: CPU write of 1 to the EECR.En bit causes the EER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EECR_Rn_6" acronym="TPCC_EECR_Rn_6" offset="0x2C28" width="32" description="Event Enable Clear Register: CPU write of 1 to the EECR.En bit causes the EER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EECR_Rn_7" acronym="TPCC_EECR_Rn_7" offset="0x2E28" width="32" description="Event Enable Clear Register: CPU write of 1 to the EECR.En bit causes the EER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EESR_Rn_0" acronym="TPCC_EESR_Rn_0" offset="0x2030" width="32" description="Event Enable Set Register: CPU write of 1 to the EESR.En bit causes the EER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EESR_Rn_1" acronym="TPCC_EESR_Rn_1" offset="0x2230" width="32" description="Event Enable Set Register: CPU write of 1 to the EESR.En bit causes the EER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EESR_Rn_2" acronym="TPCC_EESR_Rn_2" offset="0x2430" width="32" description="Event Enable Set Register: CPU write of 1 to the EESR.En bit causes the EER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EESR_Rn_3" acronym="TPCC_EESR_Rn_3" offset="0x2630" width="32" description="Event Enable Set Register: CPU write of 1 to the EESR.En bit causes the EER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EESR_Rn_4" acronym="TPCC_EESR_Rn_4" offset="0x2830" width="32" description="Event Enable Set Register: CPU write of 1 to the EESR.En bit causes the EER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EESR_Rn_5" acronym="TPCC_EESR_Rn_5" offset="0x2A30" width="32" description="Event Enable Set Register: CPU write of 1 to the EESR.En bit causes the EER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EESR_Rn_6" acronym="TPCC_EESR_Rn_6" offset="0x2C30" width="32" description="Event Enable Set Register: CPU write of 1 to the EESR.En bit causes the EER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_EESR_Rn_7" acronym="TPCC_EESR_Rn_7" offset="0x2E30" width="32" description="Event Enable Set Register: CPU write of 1 to the EESR.En bit causes the EER.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SER_Rn_0" acronym="TPCC_SER_Rn_0" offset="0x2038" width="32" description="Secondary Event Register: The secondary event register is used along with the Event Register (ER) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SER_Rn_1" acronym="TPCC_SER_Rn_1" offset="0x2238" width="32" description="Secondary Event Register: The secondary event register is used along with the Event Register (ER) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SER_Rn_2" acronym="TPCC_SER_Rn_2" offset="0x2438" width="32" description="Secondary Event Register: The secondary event register is used along with the Event Register (ER) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SER_Rn_3" acronym="TPCC_SER_Rn_3" offset="0x2638" width="32" description="Secondary Event Register: The secondary event register is used along with the Event Register (ER) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SER_Rn_4" acronym="TPCC_SER_Rn_4" offset="0x2838" width="32" description="Secondary Event Register: The secondary event register is used along with the Event Register (ER) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SER_Rn_5" acronym="TPCC_SER_Rn_5" offset="0x2A38" width="32" description="Secondary Event Register: The secondary event register is used along with the Event Register (ER) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SER_Rn_6" acronym="TPCC_SER_Rn_6" offset="0x2C38" width="32" description="Secondary Event Register: The secondary event register is used along with the Event Register (ER) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SER_Rn_7" acronym="TPCC_SER_Rn_7" offset="0x2E38" width="32" description="Secondary Event Register: The secondary event register is used along with the Event Register (ER) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SERH_Rn_0" acronym="TPCC_SERH_Rn_0" offset="0x203C" width="32" description="Secondary Event Register (High Part): The secondary event register is used along with the Event Register (ERH) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SERH_Rn_1" acronym="TPCC_SERH_Rn_1" offset="0x223C" width="32" description="Secondary Event Register (High Part): The secondary event register is used along with the Event Register (ERH) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SERH_Rn_2" acronym="TPCC_SERH_Rn_2" offset="0x243C" width="32" description="Secondary Event Register (High Part): The secondary event register is used along with the Event Register (ERH) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SERH_Rn_3" acronym="TPCC_SERH_Rn_3" offset="0x263C" width="32" description="Secondary Event Register (High Part): The secondary event register is used along with the Event Register (ERH) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SERH_Rn_4" acronym="TPCC_SERH_Rn_4" offset="0x283C" width="32" description="Secondary Event Register (High Part): The secondary event register is used along with the Event Register (ERH) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SERH_Rn_5" acronym="TPCC_SERH_Rn_5" offset="0x2A3C" width="32" description="Secondary Event Register (High Part): The secondary event register is used along with the Event Register (ERH) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SERH_Rn_6" acronym="TPCC_SERH_Rn_6" offset="0x2C3C" width="32" description="Secondary Event Register (High Part): The secondary event register is used along with the Event Register (ERH) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SERH_Rn_7" acronym="TPCC_SERH_Rn_7" offset="0x2E3C" width="32" description="Secondary Event Register (High Part): The secondary event register is used along with the Event Register (ERH) to provide information on the state of an Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_SECR_Rn_0" acronym="TPCC_SECR_Rn_0" offset="0x2040" width="32" description="Secondary Event Clear Register: The secondary event clear register is used to clear the status of the SER registers. CPU write of 1 to the SECR.En bit clears the SER register.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECR_Rn_1" acronym="TPCC_SECR_Rn_1" offset="0x2240" width="32" description="Secondary Event Clear Register: The secondary event clear register is used to clear the status of the SER registers. CPU write of 1 to the SECR.En bit clears the SER register.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECR_Rn_2" acronym="TPCC_SECR_Rn_2" offset="0x2440" width="32" description="Secondary Event Clear Register: The secondary event clear register is used to clear the status of the SER registers. CPU write of 1 to the SECR.En bit clears the SER register.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECR_Rn_3" acronym="TPCC_SECR_Rn_3" offset="0x2640" width="32" description="Secondary Event Clear Register: The secondary event clear register is used to clear the status of the SER registers. CPU write of 1 to the SECR.En bit clears the SER register.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECR_Rn_4" acronym="TPCC_SECR_Rn_4" offset="0x2840" width="32" description="Secondary Event Clear Register: The secondary event clear register is used to clear the status of the SER registers. CPU write of 1 to the SECR.En bit clears the SER register.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECR_Rn_5" acronym="TPCC_SECR_Rn_5" offset="0x2A40" width="32" description="Secondary Event Clear Register: The secondary event clear register is used to clear the status of the SER registers. CPU write of 1 to the SECR.En bit clears the SER register.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECR_Rn_6" acronym="TPCC_SECR_Rn_6" offset="0x2C40" width="32" description="Secondary Event Clear Register: The secondary event clear register is used to clear the status of the SER registers. CPU write of 1 to the SECR.En bit clears the SER register.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECR_Rn_7" acronym="TPCC_SECR_Rn_7" offset="0x2E40" width="32" description="Secondary Event Clear Register: The secondary event clear register is used to clear the status of the SER registers. CPU write of 1 to the SECR.En bit clears the SER register.CPU write of 0 has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECRH_Rn_0" acronym="TPCC_SECRH_Rn_0" offset="0x2044" width="32" description="Secondary Event Clear Register (High Part): The secondary event clear register is used to clear the status of the SERH registers. CPU write of 1 to the SECRH.En bit clears the SERH register.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECRH_Rn_1" acronym="TPCC_SECRH_Rn_1" offset="0x2244" width="32" description="Secondary Event Clear Register (High Part): The secondary event clear register is used to clear the status of the SERH registers. CPU write of 1 to the SECRH.En bit clears the SERH register.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECRH_Rn_2" acronym="TPCC_SECRH_Rn_2" offset="0x2444" width="32" description="Secondary Event Clear Register (High Part): The secondary event clear register is used to clear the status of the SERH registers. CPU write of 1 to the SECRH.En bit clears the SERH register.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECRH_Rn_3" acronym="TPCC_SECRH_Rn_3" offset="0x2644" width="32" description="Secondary Event Clear Register (High Part): The secondary event clear register is used to clear the status of the SERH registers. CPU write of 1 to the SECRH.En bit clears the SERH register.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECRH_Rn_4" acronym="TPCC_SECRH_Rn_4" offset="0x2844" width="32" description="Secondary Event Clear Register (High Part): The secondary event clear register is used to clear the status of the SERH registers. CPU write of 1 to the SECRH.En bit clears the SERH register.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECRH_Rn_5" acronym="TPCC_SECRH_Rn_5" offset="0x2A44" width="32" description="Secondary Event Clear Register (High Part): The secondary event clear register is used to clear the status of the SERH registers. CPU write of 1 to the SECRH.En bit clears the SERH register.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECRH_Rn_6" acronym="TPCC_SECRH_Rn_6" offset="0x2C44" width="32" description="Secondary Event Clear Register (High Part): The secondary event clear register is used to clear the status of the SERH registers. CPU write of 1 to the SECRH.En bit clears the SERH register.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_SECRH_Rn_7" acronym="TPCC_SECRH_Rn_7" offset="0x2E44" width="32" description="Secondary Event Clear Register (High Part): The secondary event clear register is used to clear the status of the SERH registers. CPU write of 1 to the SECRH.En bit clears the SERH register.CPU write of 0 has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IER_Rn_0" acronym="TPCC_IER_Rn_0" offset="0x2050" width="32" description="Int Enable Register: IER.In is not directly writeable. Interrupts can be enabled through writes to IESR and can be disabled through writes to IECR register. IER.In = 0: IPR.In is NOT enabled for interrupts.IER.In = 1: IPR.In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IER_Rn_1" acronym="TPCC_IER_Rn_1" offset="0x2250" width="32" description="Int Enable Register: IER.In is not directly writeable. Interrupts can be enabled through writes to IESR and can be disabled through writes to IECR register. IER.In = 0: IPR.In is NOT enabled for interrupts.IER.In = 1: IPR.In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IER_Rn_2" acronym="TPCC_IER_Rn_2" offset="0x2450" width="32" description="Int Enable Register: IER.In is not directly writeable. Interrupts can be enabled through writes to IESR and can be disabled through writes to IECR register. IER.In = 0: IPR.In is NOT enabled for interrupts.IER.In = 1: IPR.In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IER_Rn_3" acronym="TPCC_IER_Rn_3" offset="0x2650" width="32" description="Int Enable Register: IER.In is not directly writeable. Interrupts can be enabled through writes to IESR and can be disabled through writes to IECR register. IER.In = 0: IPR.In is NOT enabled for interrupts.IER.In = 1: IPR.In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IER_Rn_4" acronym="TPCC_IER_Rn_4" offset="0x2850" width="32" description="Int Enable Register: IER.In is not directly writeable. Interrupts can be enabled through writes to IESR and can be disabled through writes to IECR register. IER.In = 0: IPR.In is NOT enabled for interrupts.IER.In = 1: IPR.In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IER_Rn_5" acronym="TPCC_IER_Rn_5" offset="0x2A50" width="32" description="Int Enable Register: IER.In is not directly writeable. Interrupts can be enabled through writes to IESR and can be disabled through writes to IECR register. IER.In = 0: IPR.In is NOT enabled for interrupts.IER.In = 1: IPR.In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IER_Rn_6" acronym="TPCC_IER_Rn_6" offset="0x2C50" width="32" description="Int Enable Register: IER.In is not directly writeable. Interrupts can be enabled through writes to IESR and can be disabled through writes to IECR register. IER.In = 0: IPR.In is NOT enabled for interrupts.IER.In = 1: IPR.In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IER_Rn_7" acronym="TPCC_IER_Rn_7" offset="0x2E50" width="32" description="Int Enable Register: IER.In is not directly writeable. Interrupts can be enabled through writes to IESR and can be disabled through writes to IECR register. IER.In = 0: IPR.In is NOT enabled for interrupts.IER.In = 1: IPR.In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IERH_Rn_0" acronym="TPCC_IERH_Rn_0" offset="0x2054" width="32" description="Int Enable Register (High Part): IERH.In is not directly writeable. Interrupts can be enabled through writes to IESRH and can be disabled through writes to IECRH register. IERH.In = 0: IPRH.In is NOT enabled for interrupts.IERH.In = 1: IPRH.In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IERH_Rn_1" acronym="TPCC_IERH_Rn_1" offset="0x2254" width="32" description="Int Enable Register (High Part): IERH.In is not directly writeable. Interrupts can be enabled through writes to IESRH and can be disabled through writes to IECRH register. IERH.In = 0: IPRH.In is NOT enabled for interrupts.IERH.In = 1: IPRH.In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IERH_Rn_2" acronym="TPCC_IERH_Rn_2" offset="0x2454" width="32" description="Int Enable Register (High Part): IERH.In is not directly writeable. Interrupts can be enabled through writes to IESRH and can be disabled through writes to IECRH register. IERH.In = 0: IPRH.In is NOT enabled for interrupts.IERH.In = 1: IPRH.In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IERH_Rn_3" acronym="TPCC_IERH_Rn_3" offset="0x2654" width="32" description="Int Enable Register (High Part): IERH.In is not directly writeable. Interrupts can be enabled through writes to IESRH and can be disabled through writes to IECRH register. IERH.In = 0: IPRH.In is NOT enabled for interrupts.IERH.In = 1: IPRH.In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IERH_Rn_4" acronym="TPCC_IERH_Rn_4" offset="0x2854" width="32" description="Int Enable Register (High Part): IERH.In is not directly writeable. Interrupts can be enabled through writes to IESRH and can be disabled through writes to IECRH register. IERH.In = 0: IPRH.In is NOT enabled for interrupts.IERH.In = 1: IPRH.In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IERH_Rn_5" acronym="TPCC_IERH_Rn_5" offset="0x2A54" width="32" description="Int Enable Register (High Part): IERH.In is not directly writeable. Interrupts can be enabled through writes to IESRH and can be disabled through writes to IECRH register. IERH.In = 0: IPRH.In is NOT enabled for interrupts.IERH.In = 1: IPRH.In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IERH_Rn_6" acronym="TPCC_IERH_Rn_6" offset="0x2C54" width="32" description="Int Enable Register (High Part): IERH.In is not directly writeable. Interrupts can be enabled through writes to IESRH and can be disabled through writes to IECRH register. IERH.In = 0: IPRH.In is NOT enabled for interrupts.IERH.In = 1: IPRH.In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IERH_Rn_7" acronym="TPCC_IERH_Rn_7" offset="0x2E54" width="32" description="Int Enable Register (High Part): IERH.In is not directly writeable. Interrupts can be enabled through writes to IESRH and can be disabled through writes to IECRH register. IERH.In = 0: IPRH.In is NOT enabled for interrupts.IERH.In = 1: IPRH.In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IECR_Rn_0" acronym="TPCC_IECR_Rn_0" offset="0x2058" width="32" description="Int Enable Clear Register: CPU write of 1 to the IECR.In bit causes the IER.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECR_Rn_1" acronym="TPCC_IECR_Rn_1" offset="0x2258" width="32" description="Int Enable Clear Register: CPU write of 1 to the IECR.In bit causes the IER.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECR_Rn_2" acronym="TPCC_IECR_Rn_2" offset="0x2458" width="32" description="Int Enable Clear Register: CPU write of 1 to the IECR.In bit causes the IER.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECR_Rn_3" acronym="TPCC_IECR_Rn_3" offset="0x2658" width="32" description="Int Enable Clear Register: CPU write of 1 to the IECR.In bit causes the IER.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECR_Rn_4" acronym="TPCC_IECR_Rn_4" offset="0x2858" width="32" description="Int Enable Clear Register: CPU write of 1 to the IECR.In bit causes the IER.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECR_Rn_5" acronym="TPCC_IECR_Rn_5" offset="0x2A58" width="32" description="Int Enable Clear Register: CPU write of 1 to the IECR.In bit causes the IER.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECR_Rn_6" acronym="TPCC_IECR_Rn_6" offset="0x2C58" width="32" description="Int Enable Clear Register: CPU write of 1 to the IECR.In bit causes the IER.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECR_Rn_7" acronym="TPCC_IECR_Rn_7" offset="0x2E58" width="32" description="Int Enable Clear Register: CPU write of 1 to the IECR.In bit causes the IER.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECRH_Rn_0" acronym="TPCC_IECRH_Rn_0" offset="0x205C" width="32" description="Int Enable Clear Register (High Part): CPU write of 1 to the IECRH.In bit causes the IERH.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECRH_Rn_1" acronym="TPCC_IECRH_Rn_1" offset="0x225C" width="32" description="Int Enable Clear Register (High Part): CPU write of 1 to the IECRH.In bit causes the IERH.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECRH_Rn_2" acronym="TPCC_IECRH_Rn_2" offset="0x245C" width="32" description="Int Enable Clear Register (High Part): CPU write of 1 to the IECRH.In bit causes the IERH.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECRH_Rn_3" acronym="TPCC_IECRH_Rn_3" offset="0x265C" width="32" description="Int Enable Clear Register (High Part): CPU write of 1 to the IECRH.In bit causes the IERH.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECRH_Rn_4" acronym="TPCC_IECRH_Rn_4" offset="0x285C" width="32" description="Int Enable Clear Register (High Part): CPU write of 1 to the IECRH.In bit causes the IERH.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECRH_Rn_5" acronym="TPCC_IECRH_Rn_5" offset="0x2A5C" width="32" description="Int Enable Clear Register (High Part): CPU write of 1 to the IECRH.In bit causes the IERH.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECRH_Rn_6" acronym="TPCC_IECRH_Rn_6" offset="0x2C5C" width="32" description="Int Enable Clear Register (High Part): CPU write of 1 to the IECRH.In bit causes the IERH.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IECRH_Rn_7" acronym="TPCC_IECRH_Rn_7" offset="0x2E5C" width="32" description="Int Enable Clear Register (High Part): CPU write of 1 to the IECRH.In bit causes the IERH.In bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESR_Rn_0" acronym="TPCC_IESR_Rn_0" offset="0x2060" width="32" description="Int Enable Set Register: CPU write of 1 to the IESR.In bit causes the IESR.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESR_Rn_1" acronym="TPCC_IESR_Rn_1" offset="0x2260" width="32" description="Int Enable Set Register: CPU write of 1 to the IESR.In bit causes the IESR.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESR_Rn_2" acronym="TPCC_IESR_Rn_2" offset="0x2460" width="32" description="Int Enable Set Register: CPU write of 1 to the IESR.In bit causes the IESR.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESR_Rn_3" acronym="TPCC_IESR_Rn_3" offset="0x2660" width="32" description="Int Enable Set Register: CPU write of 1 to the IESR.In bit causes the IESR.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESR_Rn_4" acronym="TPCC_IESR_Rn_4" offset="0x2860" width="32" description="Int Enable Set Register: CPU write of 1 to the IESR.In bit causes the IESR.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESR_Rn_5" acronym="TPCC_IESR_Rn_5" offset="0x2A60" width="32" description="Int Enable Set Register: CPU write of 1 to the IESR.In bit causes the IESR.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESR_Rn_6" acronym="TPCC_IESR_Rn_6" offset="0x2C60" width="32" description="Int Enable Set Register: CPU write of 1 to the IESR.In bit causes the IESR.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESR_Rn_7" acronym="TPCC_IESR_Rn_7" offset="0x2E60" width="32" description="Int Enable Set Register: CPU write of 1 to the IESR.In bit causes the IESR.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESRH_Rn_0" acronym="TPCC_IESRH_Rn_0" offset="0x2064" width="32" description="Int Enable Set Register (High Part): CPU write of 1 to the IESRH.In bit causes the IESRH.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESRH_Rn_1" acronym="TPCC_IESRH_Rn_1" offset="0x2264" width="32" description="Int Enable Set Register (High Part): CPU write of 1 to the IESRH.In bit causes the IESRH.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESRH_Rn_2" acronym="TPCC_IESRH_Rn_2" offset="0x2464" width="32" description="Int Enable Set Register (High Part): CPU write of 1 to the IESRH.In bit causes the IESRH.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESRH_Rn_3" acronym="TPCC_IESRH_Rn_3" offset="0x2664" width="32" description="Int Enable Set Register (High Part): CPU write of 1 to the IESRH.In bit causes the IESRH.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESRH_Rn_4" acronym="TPCC_IESRH_Rn_4" offset="0x2864" width="32" description="Int Enable Set Register (High Part): CPU write of 1 to the IESRH.In bit causes the IESRH.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESRH_Rn_5" acronym="TPCC_IESRH_Rn_5" offset="0x2A64" width="32" description="Int Enable Set Register (High Part): CPU write of 1 to the IESRH.In bit causes the IESRH.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESRH_Rn_6" acronym="TPCC_IESRH_Rn_6" offset="0x2C64" width="32" description="Int Enable Set Register (High Part): CPU write of 1 to the IESRH.In bit causes the IESRH.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IESRH_Rn_7" acronym="TPCC_IESRH_Rn_7" offset="0x2E64" width="32" description="Int Enable Set Register (High Part): CPU write of 1 to the IESRH.In bit causes the IESRH.In bit to be set.CPU write of 0 has no effect.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IPR_Rn_0" acronym="TPCC_IPR_Rn_0" offset="0x2068" width="32" description="Interrupt Pending Register: IPR.In bit is set when a interrupt completion code with TCC of N is detected.IPR.In bit is cleared through software by writing 1 to ICR.In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPR_Rn_1" acronym="TPCC_IPR_Rn_1" offset="0x2268" width="32" description="Interrupt Pending Register: IPR.In bit is set when a interrupt completion code with TCC of N is detected.IPR.In bit is cleared through software by writing 1 to ICR.In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPR_Rn_2" acronym="TPCC_IPR_Rn_2" offset="0x2468" width="32" description="Interrupt Pending Register: IPR.In bit is set when a interrupt completion code with TCC of N is detected.IPR.In bit is cleared through software by writing 1 to ICR.In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPR_Rn_3" acronym="TPCC_IPR_Rn_3" offset="0x2668" width="32" description="Interrupt Pending Register: IPR.In bit is set when a interrupt completion code with TCC of N is detected.IPR.In bit is cleared through software by writing 1 to ICR.In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPR_Rn_4" acronym="TPCC_IPR_Rn_4" offset="0x2868" width="32" description="Interrupt Pending Register: IPR.In bit is set when a interrupt completion code with TCC of N is detected.IPR.In bit is cleared through software by writing 1 to ICR.In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPR_Rn_5" acronym="TPCC_IPR_Rn_5" offset="0x2A68" width="32" description="Interrupt Pending Register: IPR.In bit is set when a interrupt completion code with TCC of N is detected.IPR.In bit is cleared through software by writing 1 to ICR.In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPR_Rn_6" acronym="TPCC_IPR_Rn_6" offset="0x2C68" width="32" description="Interrupt Pending Register: IPR.In bit is set when a interrupt completion code with TCC of N is detected.IPR.In bit is cleared through software by writing 1 to ICR.In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPR_Rn_7" acronym="TPCC_IPR_Rn_7" offset="0x2E68" width="32" description="Interrupt Pending Register: IPR.In bit is set when a interrupt completion code with TCC of N is detected.IPR.In bit is cleared through software by writing 1 to ICR.In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPRH_Rn_0" acronym="TPCC_IPRH_Rn_0" offset="0x206C" width="32" description="Interrupt Pending Register (High Part): IPRH.In bit is set when a interrupt completion code with TCC of N is detected.IPRH.In bit is cleared through software by writing 1 to ICRH.In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPRH_Rn_1" acronym="TPCC_IPRH_Rn_1" offset="0x226C" width="32" description="Interrupt Pending Register (High Part): IPRH.In bit is set when a interrupt completion code with TCC of N is detected.IPRH.In bit is cleared through software by writing 1 to ICRH.In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPRH_Rn_2" acronym="TPCC_IPRH_Rn_2" offset="0x246C" width="32" description="Interrupt Pending Register (High Part): IPRH.In bit is set when a interrupt completion code with TCC of N is detected.IPRH.In bit is cleared through software by writing 1 to ICRH.In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPRH_Rn_3" acronym="TPCC_IPRH_Rn_3" offset="0x266C" width="32" description="Interrupt Pending Register (High Part): IPRH.In bit is set when a interrupt completion code with TCC of N is detected.IPRH.In bit is cleared through software by writing 1 to ICRH.In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPRH_Rn_4" acronym="TPCC_IPRH_Rn_4" offset="0x286C" width="32" description="Interrupt Pending Register (High Part): IPRH.In bit is set when a interrupt completion code with TCC of N is detected.IPRH.In bit is cleared through software by writing 1 to ICRH.In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPRH_Rn_5" acronym="TPCC_IPRH_Rn_5" offset="0x2A6C" width="32" description="Interrupt Pending Register (High Part): IPRH.In bit is set when a interrupt completion code with TCC of N is detected.IPRH.In bit is cleared through software by writing 1 to ICRH.In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPRH_Rn_6" acronym="TPCC_IPRH_Rn_6" offset="0x2C6C" width="32" description="Interrupt Pending Register (High Part): IPRH.In bit is set when a interrupt completion code with TCC of N is detected.IPRH.In bit is cleared through software by writing 1 to ICRH.In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_IPRH_Rn_7" acronym="TPCC_IPRH_Rn_7" offset="0x2E6C" width="32" description="Interrupt Pending Register (High Part): IPRH.In bit is set when a interrupt completion code with TCC of N is detected.IPRH.In bit is cleared through software by writing 1 to ICRH.In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_ICR_Rn_0" acronym="TPCC_ICR_Rn_0" offset="0x2070" width="32" description="Interrupt Clear Register: CPU write of 1 to the ICR.In bit causes the IPR.In bit to be cleared.CPU write of 0 has no effect. All IPR.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICR_Rn_1" acronym="TPCC_ICR_Rn_1" offset="0x2270" width="32" description="Interrupt Clear Register: CPU write of 1 to the ICR.In bit causes the IPR.In bit to be cleared.CPU write of 0 has no effect. All IPR.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICR_Rn_2" acronym="TPCC_ICR_Rn_2" offset="0x2470" width="32" description="Interrupt Clear Register: CPU write of 1 to the ICR.In bit causes the IPR.In bit to be cleared.CPU write of 0 has no effect. All IPR.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICR_Rn_3" acronym="TPCC_ICR_Rn_3" offset="0x2670" width="32" description="Interrupt Clear Register: CPU write of 1 to the ICR.In bit causes the IPR.In bit to be cleared.CPU write of 0 has no effect. All IPR.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICR_Rn_4" acronym="TPCC_ICR_Rn_4" offset="0x2870" width="32" description="Interrupt Clear Register: CPU write of 1 to the ICR.In bit causes the IPR.In bit to be cleared.CPU write of 0 has no effect. All IPR.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICR_Rn_5" acronym="TPCC_ICR_Rn_5" offset="0x2A70" width="32" description="Interrupt Clear Register: CPU write of 1 to the ICR.In bit causes the IPR.In bit to be cleared.CPU write of 0 has no effect. All IPR.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICR_Rn_6" acronym="TPCC_ICR_Rn_6" offset="0x2C70" width="32" description="Interrupt Clear Register: CPU write of 1 to the ICR.In bit causes the IPR.In bit to be cleared.CPU write of 0 has no effect. All IPR.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICR_Rn_7" acronym="TPCC_ICR_Rn_7" offset="0x2E70" width="32" description="Interrupt Clear Register: CPU write of 1 to the ICR.In bit causes the IPR.In bit to be cleared.CPU write of 0 has no effect. All IPR.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICRH_Rn_0" acronym="TPCC_ICRH_Rn_0" offset="0x2074" width="32" description="Interrupt Clear Register (High Part): CPU write of 1 to the ICRH.In bit causes the IPRH.In bit to be cleared.CPU write of 0 has no effect. All IPRH.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICRH_Rn_1" acronym="TPCC_ICRH_Rn_1" offset="0x2274" width="32" description="Interrupt Clear Register (High Part): CPU write of 1 to the ICRH.In bit causes the IPRH.In bit to be cleared.CPU write of 0 has no effect. All IPRH.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICRH_Rn_2" acronym="TPCC_ICRH_Rn_2" offset="0x2474" width="32" description="Interrupt Clear Register (High Part): CPU write of 1 to the ICRH.In bit causes the IPRH.In bit to be cleared.CPU write of 0 has no effect. All IPRH.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICRH_Rn_3" acronym="TPCC_ICRH_Rn_3" offset="0x2674" width="32" description="Interrupt Clear Register (High Part): CPU write of 1 to the ICRH.In bit causes the IPRH.In bit to be cleared.CPU write of 0 has no effect. All IPRH.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICRH_Rn_4" acronym="TPCC_ICRH_Rn_4" offset="0x2874" width="32" description="Interrupt Clear Register (High Part): CPU write of 1 to the ICRH.In bit causes the IPRH.In bit to be cleared.CPU write of 0 has no effect. All IPRH.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICRH_Rn_5" acronym="TPCC_ICRH_Rn_5" offset="0x2A74" width="32" description="Interrupt Clear Register (High Part): CPU write of 1 to the ICRH.In bit causes the IPRH.In bit to be cleared.CPU write of 0 has no effect. All IPRH.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICRH_Rn_6" acronym="TPCC_ICRH_Rn_6" offset="0x2C74" width="32" description="Interrupt Clear Register (High Part): CPU write of 1 to the ICRH.In bit causes the IPRH.In bit to be cleared.CPU write of 0 has no effect. All IPRH.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_ICRH_Rn_7" acronym="TPCC_ICRH_Rn_7" offset="0x2E74" width="32" description="Interrupt Clear Register (High Part): CPU write of 1 to the ICRH.In bit causes the IPRH.In bit to be cleared.CPU write of 0 has no effect. All IPRH.In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IEVAL_Rn_0" acronym="TPCC_IEVAL_Rn_0" offset="0x2078" width="32" description="Interrupt Eval Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0" description="Interrupt Set: CPU write of 1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate: CPU write of 1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IEVAL_Rn_1" acronym="TPCC_IEVAL_Rn_1" offset="0x2278" width="32" description="Interrupt Eval Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0" description="Interrupt Set: CPU write of 1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate: CPU write of 1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IEVAL_Rn_2" acronym="TPCC_IEVAL_Rn_2" offset="0x2478" width="32" description="Interrupt Eval Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0" description="Interrupt Set: CPU write of 1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate: CPU write of 1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IEVAL_Rn_3" acronym="TPCC_IEVAL_Rn_3" offset="0x2678" width="32" description="Interrupt Eval Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0" description="Interrupt Set: CPU write of 1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate: CPU write of 1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IEVAL_Rn_4" acronym="TPCC_IEVAL_Rn_4" offset="0x2878" width="32" description="Interrupt Eval Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0" description="Interrupt Set: CPU write of 1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate: CPU write of 1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IEVAL_Rn_5" acronym="TPCC_IEVAL_Rn_5" offset="0x2A78" width="32" description="Interrupt Eval Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0" description="Interrupt Set: CPU write of 1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate: CPU write of 1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IEVAL_Rn_6" acronym="TPCC_IEVAL_Rn_6" offset="0x2C78" width="32" description="Interrupt Eval Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0" description="Interrupt Set: CPU write of 1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate: CPU write of 1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_IEVAL_Rn_7" acronym="TPCC_IEVAL_Rn_7" offset="0x2E78" width="32" description="Interrupt Eval Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0" description="Interrupt Set: CPU write of 1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate: CPU write of 1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (IPRn).CPU write of 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QER_Rn_0" acronym="TPCC_QER_Rn_0" offset="0x2080" width="32" description="QDMA Event Register: If QER.En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. QER.En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. QER.En bit is cleared when the corresponding event is prioritized and serviced. QER.En is also cleared when user writes a 1 to the QSECR.Enbit. If the QER.En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and QEER register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QER_Rn_1" acronym="TPCC_QER_Rn_1" offset="0x2280" width="32" description="QDMA Event Register: If QER.En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. QER.En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. QER.En bit is cleared when the corresponding event is prioritized and serviced. QER.En is also cleared when user writes a 1 to the QSECR.Enbit. If the QER.En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and QEER register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QER_Rn_2" acronym="TPCC_QER_Rn_2" offset="0x2480" width="32" description="QDMA Event Register: If QER.En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. QER.En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. QER.En bit is cleared when the corresponding event is prioritized and serviced. QER.En is also cleared when user writes a 1 to the QSECR.Enbit. If the QER.En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and QEER register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QER_Rn_3" acronym="TPCC_QER_Rn_3" offset="0x2680" width="32" description="QDMA Event Register: If QER.En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. QER.En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. QER.En bit is cleared when the corresponding event is prioritized and serviced. QER.En is also cleared when user writes a 1 to the QSECR.Enbit. If the QER.En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and QEER register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QER_Rn_4" acronym="TPCC_QER_Rn_4" offset="0x2880" width="32" description="QDMA Event Register: If QER.En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. QER.En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. QER.En bit is cleared when the corresponding event is prioritized and serviced. QER.En is also cleared when user writes a 1 to the QSECR.Enbit. If the QER.En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and QEER register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QER_Rn_5" acronym="TPCC_QER_Rn_5" offset="0x2A80" width="32" description="QDMA Event Register: If QER.En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. QER.En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. QER.En bit is cleared when the corresponding event is prioritized and serviced. QER.En is also cleared when user writes a 1 to the QSECR.Enbit. If the QER.En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and QEER register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QER_Rn_6" acronym="TPCC_QER_Rn_6" offset="0x2C80" width="32" description="QDMA Event Register: If QER.En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. QER.En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. QER.En bit is cleared when the corresponding event is prioritized and serviced. QER.En is also cleared when user writes a 1 to the QSECR.Enbit. If the QER.En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and QEER register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QER_Rn_7" acronym="TPCC_QER_Rn_7" offset="0x2E80" width="32" description="QDMA Event Register: If QER.En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. QER.En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. QER.En bit is cleared when the corresponding event is prioritized and serviced. QER.En is also cleared when user writes a 1 to the QSECR.Enbit. If the QER.En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and QEER register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEER_Rn_0" acronym="TPCC_QEER_Rn_0" offset="0x2084" width="32" description="QDMA Event Enable Register: Enabled/disabled QDMA address comparator for QDMA Channel N. QEER.En is not directly writeable. QDMA channels can be enabled through writes to QEESR and can be disabled through writes to QEECR register. QEER.En = 1, The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in QER.En.QEER.En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in QER.En.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEER_Rn_1" acronym="TPCC_QEER_Rn_1" offset="0x2284" width="32" description="QDMA Event Enable Register: Enabled/disabled QDMA address comparator for QDMA Channel N. QEER.En is not directly writeable. QDMA channels can be enabled through writes to QEESR and can be disabled through writes to QEECR register. QEER.En = 1, The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in QER.En.QEER.En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in QER.En.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEER_Rn_2" acronym="TPCC_QEER_Rn_2" offset="0x2484" width="32" description="QDMA Event Enable Register: Enabled/disabled QDMA address comparator for QDMA Channel N. QEER.En is not directly writeable. QDMA channels can be enabled through writes to QEESR and can be disabled through writes to QEECR register. QEER.En = 1, The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in QER.En.QEER.En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in QER.En.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEER_Rn_3" acronym="TPCC_QEER_Rn_3" offset="0x2684" width="32" description="QDMA Event Enable Register: Enabled/disabled QDMA address comparator for QDMA Channel N. QEER.En is not directly writeable. QDMA channels can be enabled through writes to QEESR and can be disabled through writes to QEECR register. QEER.En = 1, The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in QER.En.QEER.En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in QER.En.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEER_Rn_4" acronym="TPCC_QEER_Rn_4" offset="0x2884" width="32" description="QDMA Event Enable Register: Enabled/disabled QDMA address comparator for QDMA Channel N. QEER.En is not directly writeable. QDMA channels can be enabled through writes to QEESR and can be disabled through writes to QEECR register. QEER.En = 1, The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in QER.En.QEER.En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in QER.En.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEER_Rn_5" acronym="TPCC_QEER_Rn_5" offset="0x2A84" width="32" description="QDMA Event Enable Register: Enabled/disabled QDMA address comparator for QDMA Channel N. QEER.En is not directly writeable. QDMA channels can be enabled through writes to QEESR and can be disabled through writes to QEECR register. QEER.En = 1, The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in QER.En.QEER.En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in QER.En.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEER_Rn_6" acronym="TPCC_QEER_Rn_6" offset="0x2C84" width="32" description="QDMA Event Enable Register: Enabled/disabled QDMA address comparator for QDMA Channel N. QEER.En is not directly writeable. QDMA channels can be enabled through writes to QEESR and can be disabled through writes to QEECR register. QEER.En = 1, The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in QER.En.QEER.En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in QER.En.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEER_Rn_7" acronym="TPCC_QEER_Rn_7" offset="0x2E84" width="32" description="QDMA Event Enable Register: Enabled/disabled QDMA address comparator for QDMA Channel N. QEER.En is not directly writeable. QDMA channels can be enabled through writes to QEESR and can be disabled through writes to QEECR register. QEER.En = 1, The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in QER.En.QEER.En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in QER.En.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QEECR_Rn_0" acronym="TPCC_QEECR_Rn_0" offset="0x2088" width="32" description="QDMA Event Enable Clear Register: CPU write of 1 to the QEECR.En bit causes the QEER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEECR_Rn_1" acronym="TPCC_QEECR_Rn_1" offset="0x2288" width="32" description="QDMA Event Enable Clear Register: CPU write of 1 to the QEECR.En bit causes the QEER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEECR_Rn_2" acronym="TPCC_QEECR_Rn_2" offset="0x2488" width="32" description="QDMA Event Enable Clear Register: CPU write of 1 to the QEECR.En bit causes the QEER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEECR_Rn_3" acronym="TPCC_QEECR_Rn_3" offset="0x2688" width="32" description="QDMA Event Enable Clear Register: CPU write of 1 to the QEECR.En bit causes the QEER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEECR_Rn_4" acronym="TPCC_QEECR_Rn_4" offset="0x2888" width="32" description="QDMA Event Enable Clear Register: CPU write of 1 to the QEECR.En bit causes the QEER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEECR_Rn_5" acronym="TPCC_QEECR_Rn_5" offset="0x2A88" width="32" description="QDMA Event Enable Clear Register: CPU write of 1 to the QEECR.En bit causes the QEER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEECR_Rn_6" acronym="TPCC_QEECR_Rn_6" offset="0x2C88" width="32" description="QDMA Event Enable Clear Register: CPU write of 1 to the QEECR.En bit causes the QEER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEECR_Rn_7" acronym="TPCC_QEECR_Rn_7" offset="0x2E88" width="32" description="QDMA Event Enable Clear Register: CPU write of 1 to the QEECR.En bit causes the QEER.En bit to be cleared.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEESR_Rn_0" acronym="TPCC_QEESR_Rn_0" offset="0x208C" width="32" description="QDMA Event Enable Set Register: CPU write of 1 to the QEESR.En bit causes the QEESR.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEESR_Rn_1" acronym="TPCC_QEESR_Rn_1" offset="0x228C" width="32" description="QDMA Event Enable Set Register: CPU write of 1 to the QEESR.En bit causes the QEESR.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEESR_Rn_2" acronym="TPCC_QEESR_Rn_2" offset="0x248C" width="32" description="QDMA Event Enable Set Register: CPU write of 1 to the QEESR.En bit causes the QEESR.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEESR_Rn_3" acronym="TPCC_QEESR_Rn_3" offset="0x268C" width="32" description="QDMA Event Enable Set Register: CPU write of 1 to the QEESR.En bit causes the QEESR.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEESR_Rn_4" acronym="TPCC_QEESR_Rn_4" offset="0x288C" width="32" description="QDMA Event Enable Set Register: CPU write of 1 to the QEESR.En bit causes the QEESR.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEESR_Rn_5" acronym="TPCC_QEESR_Rn_5" offset="0x2A8C" width="32" description="QDMA Event Enable Set Register: CPU write of 1 to the QEESR.En bit causes the QEESR.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEESR_Rn_6" acronym="TPCC_QEESR_Rn_6" offset="0x2C8C" width="32" description="QDMA Event Enable Set Register: CPU write of 1 to the QEESR.En bit causes the QEESR.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QEESR_Rn_7" acronym="TPCC_QEESR_Rn_7" offset="0x2E8C" width="32" description="QDMA Event Enable Set Register: CPU write of 1 to the QEESR.En bit causes the QEESR.En bit to be set.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QSER_Rn_0" acronym="TPCC_QSER_Rn_0" offset="0x2090" width="32" description="QDMA Secondary Event Register: The QDMA secondary event register is used along with the QDMA Event Register (QER) to provide information on the state of a QDMA Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QSER_Rn_1" acronym="TPCC_QSER_Rn_1" offset="0x2290" width="32" description="QDMA Secondary Event Register: The QDMA secondary event register is used along with the QDMA Event Register (QER) to provide information on the state of a QDMA Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QSER_Rn_2" acronym="TPCC_QSER_Rn_2" offset="0x2490" width="32" description="QDMA Secondary Event Register: The QDMA secondary event register is used along with the QDMA Event Register (QER) to provide information on the state of a QDMA Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QSER_Rn_3" acronym="TPCC_QSER_Rn_3" offset="0x2690" width="32" description="QDMA Secondary Event Register: The QDMA secondary event register is used along with the QDMA Event Register (QER) to provide information on the state of a QDMA Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QSER_Rn_4" acronym="TPCC_QSER_Rn_4" offset="0x2890" width="32" description="QDMA Secondary Event Register: The QDMA secondary event register is used along with the QDMA Event Register (QER) to provide information on the state of a QDMA Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QSER_Rn_5" acronym="TPCC_QSER_Rn_5" offset="0x2A90" width="32" description="QDMA Secondary Event Register: The QDMA secondary event register is used along with the QDMA Event Register (QER) to provide information on the state of a QDMA Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QSER_Rn_6" acronym="TPCC_QSER_Rn_6" offset="0x2C90" width="32" description="QDMA Secondary Event Register: The QDMA secondary event register is used along with the QDMA Event Register (QER) to provide information on the state of a QDMA Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QSER_Rn_7" acronym="TPCC_QSER_Rn_7" offset="0x2E90" width="32" description="QDMA Secondary Event Register: The QDMA secondary event register is used along with the QDMA Event Register (QER) to provide information on the state of a QDMA Event. En = 0: Event is not currently in the Event Queue.En = 1: Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="TPCC_QSECR_Rn_0" acronym="TPCC_QSECR_Rn_0" offset="0x2094" width="32" description="QDMA Secondary Event Clear Register: The secondary event clear register is used to clear the status of the QSER and QER register (note that this is slightly different than the SER operation, which does not clear the ER.En register). CPU write of 1 to the QSECR.En bit clears the QSER.En and QER.En register fields.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QSECR_Rn_1" acronym="TPCC_QSECR_Rn_1" offset="0x2294" width="32" description="QDMA Secondary Event Clear Register: The secondary event clear register is used to clear the status of the QSER and QER register (note that this is slightly different than the SER operation, which does not clear the ER.En register). CPU write of 1 to the QSECR.En bit clears the QSER.En and QER.En register fields.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QSECR_Rn_2" acronym="TPCC_QSECR_Rn_2" offset="0x2494" width="32" description="QDMA Secondary Event Clear Register: The secondary event clear register is used to clear the status of the QSER and QER register (note that this is slightly different than the SER operation, which does not clear the ER.En register). CPU write of 1 to the QSECR.En bit clears the QSER.En and QER.En register fields.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QSECR_Rn_3" acronym="TPCC_QSECR_Rn_3" offset="0x2694" width="32" description="QDMA Secondary Event Clear Register: The secondary event clear register is used to clear the status of the QSER and QER register (note that this is slightly different than the SER operation, which does not clear the ER.En register). CPU write of 1 to the QSECR.En bit clears the QSER.En and QER.En register fields.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QSECR_Rn_4" acronym="TPCC_QSECR_Rn_4" offset="0x2894" width="32" description="QDMA Secondary Event Clear Register: The secondary event clear register is used to clear the status of the QSER and QER register (note that this is slightly different than the SER operation, which does not clear the ER.En register). CPU write of 1 to the QSECR.En bit clears the QSER.En and QER.En register fields.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QSECR_Rn_5" acronym="TPCC_QSECR_Rn_5" offset="0x2A94" width="32" description="QDMA Secondary Event Clear Register: The secondary event clear register is used to clear the status of the QSER and QER register (note that this is slightly different than the SER operation, which does not clear the ER.En register). CPU write of 1 to the QSECR.En bit clears the QSER.En and QER.En register fields.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QSECR_Rn_6" acronym="TPCC_QSECR_Rn_6" offset="0x2C94" width="32" description="QDMA Secondary Event Clear Register: The secondary event clear register is used to clear the status of the QSER and QER register (note that this is slightly different than the SER operation, which does not clear the ER.En register). CPU write of 1 to the QSECR.En bit clears the QSER.En and QER.En register fields.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_QSECR_Rn_7" acronym="TPCC_QSECR_Rn_7" offset="0x2E94" width="32" description="QDMA Secondary Event Clear Register: The secondary event clear register is used to clear the status of the QSER and QER register (note that this is slightly different than the SER operation, which does not clear the ER.En register). CPU write of 1 to the QSECR.En bit clears the QSER.En and QER.En register fields.CPU write of 0 has no effect.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="TPCC_OPTm_0" acronym="TPCC_OPTm_0" offset="0x4000" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_1" acronym="TPCC_OPTm_1" offset="0x4020" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_2" acronym="TPCC_OPTm_2" offset="0x4040" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_3" acronym="TPCC_OPTm_3" offset="0x4060" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_4" acronym="TPCC_OPTm_4" offset="0x4080" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_5" acronym="TPCC_OPTm_5" offset="0x40A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_6" acronym="TPCC_OPTm_6" offset="0x40C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_7" acronym="TPCC_OPTm_7" offset="0x40E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_8" acronym="TPCC_OPTm_8" offset="0x4100" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_9" acronym="TPCC_OPTm_9" offset="0x4120" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_10" acronym="TPCC_OPTm_10" offset="0x4140" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_11" acronym="TPCC_OPTm_11" offset="0x4160" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_12" acronym="TPCC_OPTm_12" offset="0x4180" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_13" acronym="TPCC_OPTm_13" offset="0x41A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_14" acronym="TPCC_OPTm_14" offset="0x41C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_15" acronym="TPCC_OPTm_15" offset="0x41E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_16" acronym="TPCC_OPTm_16" offset="0x4200" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_17" acronym="TPCC_OPTm_17" offset="0x4220" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_18" acronym="TPCC_OPTm_18" offset="0x4240" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_19" acronym="TPCC_OPTm_19" offset="0x4260" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_20" acronym="TPCC_OPTm_20" offset="0x4280" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_21" acronym="TPCC_OPTm_21" offset="0x42A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_22" acronym="TPCC_OPTm_22" offset="0x42C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_23" acronym="TPCC_OPTm_23" offset="0x42E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_24" acronym="TPCC_OPTm_24" offset="0x4300" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_25" acronym="TPCC_OPTm_25" offset="0x4320" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_26" acronym="TPCC_OPTm_26" offset="0x4340" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_27" acronym="TPCC_OPTm_27" offset="0x4360" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_28" acronym="TPCC_OPTm_28" offset="0x4380" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_29" acronym="TPCC_OPTm_29" offset="0x43A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_30" acronym="TPCC_OPTm_30" offset="0x43C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_31" acronym="TPCC_OPTm_31" offset="0x43E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_32" acronym="TPCC_OPTm_32" offset="0x4400" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_33" acronym="TPCC_OPTm_33" offset="0x4420" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_34" acronym="TPCC_OPTm_34" offset="0x4440" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_35" acronym="TPCC_OPTm_35" offset="0x4460" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_36" acronym="TPCC_OPTm_36" offset="0x4480" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_37" acronym="TPCC_OPTm_37" offset="0x44A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_38" acronym="TPCC_OPTm_38" offset="0x44C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_39" acronym="TPCC_OPTm_39" offset="0x44E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_40" acronym="TPCC_OPTm_40" offset="0x4500" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_41" acronym="TPCC_OPTm_41" offset="0x4520" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_42" acronym="TPCC_OPTm_42" offset="0x4540" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_43" acronym="TPCC_OPTm_43" offset="0x4560" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_44" acronym="TPCC_OPTm_44" offset="0x4580" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_45" acronym="TPCC_OPTm_45" offset="0x45A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_46" acronym="TPCC_OPTm_46" offset="0x45C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_47" acronym="TPCC_OPTm_47" offset="0x45E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_48" acronym="TPCC_OPTm_48" offset="0x4600" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_49" acronym="TPCC_OPTm_49" offset="0x4620" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_50" acronym="TPCC_OPTm_50" offset="0x4640" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_51" acronym="TPCC_OPTm_51" offset="0x4660" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_52" acronym="TPCC_OPTm_52" offset="0x4680" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_53" acronym="TPCC_OPTm_53" offset="0x46A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_54" acronym="TPCC_OPTm_54" offset="0x46C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_55" acronym="TPCC_OPTm_55" offset="0x46E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_56" acronym="TPCC_OPTm_56" offset="0x4700" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_57" acronym="TPCC_OPTm_57" offset="0x4720" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_58" acronym="TPCC_OPTm_58" offset="0x4740" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_59" acronym="TPCC_OPTm_59" offset="0x4760" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_60" acronym="TPCC_OPTm_60" offset="0x4780" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_61" acronym="TPCC_OPTm_61" offset="0x47A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_62" acronym="TPCC_OPTm_62" offset="0x47C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_63" acronym="TPCC_OPTm_63" offset="0x47E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_64" acronym="TPCC_OPTm_64" offset="0x4800" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_65" acronym="TPCC_OPTm_65" offset="0x4820" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_66" acronym="TPCC_OPTm_66" offset="0x4840" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_67" acronym="TPCC_OPTm_67" offset="0x4860" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_68" acronym="TPCC_OPTm_68" offset="0x4880" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_69" acronym="TPCC_OPTm_69" offset="0x48A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_70" acronym="TPCC_OPTm_70" offset="0x48C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_71" acronym="TPCC_OPTm_71" offset="0x48E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_72" acronym="TPCC_OPTm_72" offset="0x4900" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_73" acronym="TPCC_OPTm_73" offset="0x4920" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_74" acronym="TPCC_OPTm_74" offset="0x4940" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_75" acronym="TPCC_OPTm_75" offset="0x4960" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_76" acronym="TPCC_OPTm_76" offset="0x4980" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_77" acronym="TPCC_OPTm_77" offset="0x49A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_78" acronym="TPCC_OPTm_78" offset="0x49C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_79" acronym="TPCC_OPTm_79" offset="0x49E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_80" acronym="TPCC_OPTm_80" offset="0x4A00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_81" acronym="TPCC_OPTm_81" offset="0x4A20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_82" acronym="TPCC_OPTm_82" offset="0x4A40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_83" acronym="TPCC_OPTm_83" offset="0x4A60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_84" acronym="TPCC_OPTm_84" offset="0x4A80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_85" acronym="TPCC_OPTm_85" offset="0x4AA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_86" acronym="TPCC_OPTm_86" offset="0x4AC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_87" acronym="TPCC_OPTm_87" offset="0x4AE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_88" acronym="TPCC_OPTm_88" offset="0x4B00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_89" acronym="TPCC_OPTm_89" offset="0x4B20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_90" acronym="TPCC_OPTm_90" offset="0x4B40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_91" acronym="TPCC_OPTm_91" offset="0x4B60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_92" acronym="TPCC_OPTm_92" offset="0x4B80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_93" acronym="TPCC_OPTm_93" offset="0x4BA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_94" acronym="TPCC_OPTm_94" offset="0x4BC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_95" acronym="TPCC_OPTm_95" offset="0x4BE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_96" acronym="TPCC_OPTm_96" offset="0x4C00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_97" acronym="TPCC_OPTm_97" offset="0x4C20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_98" acronym="TPCC_OPTm_98" offset="0x4C40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_99" acronym="TPCC_OPTm_99" offset="0x4C60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_100" acronym="TPCC_OPTm_100" offset="0x4C80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_101" acronym="TPCC_OPTm_101" offset="0x4CA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_102" acronym="TPCC_OPTm_102" offset="0x4CC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_103" acronym="TPCC_OPTm_103" offset="0x4CE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_104" acronym="TPCC_OPTm_104" offset="0x4D00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_105" acronym="TPCC_OPTm_105" offset="0x4D20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_106" acronym="TPCC_OPTm_106" offset="0x4D40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_107" acronym="TPCC_OPTm_107" offset="0x4D60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_108" acronym="TPCC_OPTm_108" offset="0x4D80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_109" acronym="TPCC_OPTm_109" offset="0x4DA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_110" acronym="TPCC_OPTm_110" offset="0x4DC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_111" acronym="TPCC_OPTm_111" offset="0x4DE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_112" acronym="TPCC_OPTm_112" offset="0x4E00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_113" acronym="TPCC_OPTm_113" offset="0x4E20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_114" acronym="TPCC_OPTm_114" offset="0x4E40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_115" acronym="TPCC_OPTm_115" offset="0x4E60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_116" acronym="TPCC_OPTm_116" offset="0x4E80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_117" acronym="TPCC_OPTm_117" offset="0x4EA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_118" acronym="TPCC_OPTm_118" offset="0x4EC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_119" acronym="TPCC_OPTm_119" offset="0x4EE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_120" acronym="TPCC_OPTm_120" offset="0x4F00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_121" acronym="TPCC_OPTm_121" offset="0x4F20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_122" acronym="TPCC_OPTm_122" offset="0x4F40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_123" acronym="TPCC_OPTm_123" offset="0x4F60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_124" acronym="TPCC_OPTm_124" offset="0x4F80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_125" acronym="TPCC_OPTm_125" offset="0x4FA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_126" acronym="TPCC_OPTm_126" offset="0x4FC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_OPTm_127" acronym="TPCC_OPTm_127" offset="0x4FE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="-" description="Privilege level: Privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus. PRIV = 0: User level privilegePRIV = 1: Supervisor level privilege" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="30" end="27" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRIVID" width="3" begin="26" end="24" resetval="0x-" description="Privilege ID: Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable through vbus wdata bus. Is readable through VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="-" description="Intermediate transfer completion chaining enable: 0: Intermediate transfer complete chaining is disabled.1: Intermediate transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="-" description="Transfer complete chaining enable: 0: Transfer complete chaining is disabled.1: Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="-" description="Intermediate transfer completion interrupt enable: 0: Intermediate transfer complete interrupt is disabled.1: Intermediate transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="-" description="Transfer complete interrupt enable: 0: Transfer complete interrupt is disabled.1: Transfer complete interrupt is enabled (corresponding IER[TCC] bit must be set to 1 to generate interrupt)" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="19" end="18" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x--" description="Transfer Complete Code: The 6-bit code is used to set the relevant bit in CER (bit CER[TCC]) for chaining or in IER (bit IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="-" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt. 0: Normal Completion, A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral).1: Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally ." range="" rwaccess="RW"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x-" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" token="FWID_0" description="FIFO width is 8-bit"/>
      <bitenum value="1" token="FWID_1" description="FIFO width is 16-bit"/>
      <bitenum value="2" token="FWID_2" description="FIFO width is 32-bit"/>
      <bitenum value="3" token="FWID_3" description="FIFO width is 64-bit"/>
      <bitenum value="4" token="FWID_4" description="FIFO width is 128-bit"/>
      <bitenum value="5" token="FWID_5" description="FIFO width is 256-bit"/>
    </bitfield>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0x-" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="-" description="Static Entry: 0: Entry is updated as normal1: Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed." range="" rwaccess="RW"/>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="-" description="Transfer Synchronization Dimension: 0: A-Sync, Each event triggers the transfer of ACNT elements.1: AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements" range="" rwaccess="RW"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="-" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC. 0: INCR, Dst addressing within an array increments. Dst is not a FIFO.1: FIFO, Dst addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="-" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC. 0: INCR, Src addressing within an array increments. Source is not a FIFO.1: FIFO, Src addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_0" acronym="TPCC_SRCm_0" offset="0x4004" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_1" acronym="TPCC_SRCm_1" offset="0x4024" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_2" acronym="TPCC_SRCm_2" offset="0x4044" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_3" acronym="TPCC_SRCm_3" offset="0x4064" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_4" acronym="TPCC_SRCm_4" offset="0x4084" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_5" acronym="TPCC_SRCm_5" offset="0x40A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_6" acronym="TPCC_SRCm_6" offset="0x40C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_7" acronym="TPCC_SRCm_7" offset="0x40E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_8" acronym="TPCC_SRCm_8" offset="0x4104" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_9" acronym="TPCC_SRCm_9" offset="0x4124" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_10" acronym="TPCC_SRCm_10" offset="0x4144" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_11" acronym="TPCC_SRCm_11" offset="0x4164" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_12" acronym="TPCC_SRCm_12" offset="0x4184" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_13" acronym="TPCC_SRCm_13" offset="0x41A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_14" acronym="TPCC_SRCm_14" offset="0x41C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_15" acronym="TPCC_SRCm_15" offset="0x41E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_16" acronym="TPCC_SRCm_16" offset="0x4204" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_17" acronym="TPCC_SRCm_17" offset="0x4224" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_18" acronym="TPCC_SRCm_18" offset="0x4244" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_19" acronym="TPCC_SRCm_19" offset="0x4264" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_20" acronym="TPCC_SRCm_20" offset="0x4284" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_21" acronym="TPCC_SRCm_21" offset="0x42A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_22" acronym="TPCC_SRCm_22" offset="0x42C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_23" acronym="TPCC_SRCm_23" offset="0x42E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_24" acronym="TPCC_SRCm_24" offset="0x4304" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_25" acronym="TPCC_SRCm_25" offset="0x4324" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_26" acronym="TPCC_SRCm_26" offset="0x4344" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_27" acronym="TPCC_SRCm_27" offset="0x4364" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_28" acronym="TPCC_SRCm_28" offset="0x4384" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_29" acronym="TPCC_SRCm_29" offset="0x43A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_30" acronym="TPCC_SRCm_30" offset="0x43C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_31" acronym="TPCC_SRCm_31" offset="0x43E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_32" acronym="TPCC_SRCm_32" offset="0x4404" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_33" acronym="TPCC_SRCm_33" offset="0x4424" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_34" acronym="TPCC_SRCm_34" offset="0x4444" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_35" acronym="TPCC_SRCm_35" offset="0x4464" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_36" acronym="TPCC_SRCm_36" offset="0x4484" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_37" acronym="TPCC_SRCm_37" offset="0x44A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_38" acronym="TPCC_SRCm_38" offset="0x44C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_39" acronym="TPCC_SRCm_39" offset="0x44E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_40" acronym="TPCC_SRCm_40" offset="0x4504" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_41" acronym="TPCC_SRCm_41" offset="0x4524" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_42" acronym="TPCC_SRCm_42" offset="0x4544" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_43" acronym="TPCC_SRCm_43" offset="0x4564" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_44" acronym="TPCC_SRCm_44" offset="0x4584" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_45" acronym="TPCC_SRCm_45" offset="0x45A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_46" acronym="TPCC_SRCm_46" offset="0x45C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_47" acronym="TPCC_SRCm_47" offset="0x45E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_48" acronym="TPCC_SRCm_48" offset="0x4604" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_49" acronym="TPCC_SRCm_49" offset="0x4624" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_50" acronym="TPCC_SRCm_50" offset="0x4644" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_51" acronym="TPCC_SRCm_51" offset="0x4664" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_52" acronym="TPCC_SRCm_52" offset="0x4684" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_53" acronym="TPCC_SRCm_53" offset="0x46A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_54" acronym="TPCC_SRCm_54" offset="0x46C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_55" acronym="TPCC_SRCm_55" offset="0x46E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_56" acronym="TPCC_SRCm_56" offset="0x4704" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_57" acronym="TPCC_SRCm_57" offset="0x4724" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_58" acronym="TPCC_SRCm_58" offset="0x4744" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_59" acronym="TPCC_SRCm_59" offset="0x4764" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_60" acronym="TPCC_SRCm_60" offset="0x4784" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_61" acronym="TPCC_SRCm_61" offset="0x47A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_62" acronym="TPCC_SRCm_62" offset="0x47C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_63" acronym="TPCC_SRCm_63" offset="0x47E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_64" acronym="TPCC_SRCm_64" offset="0x4804" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_65" acronym="TPCC_SRCm_65" offset="0x4824" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_66" acronym="TPCC_SRCm_66" offset="0x4844" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_67" acronym="TPCC_SRCm_67" offset="0x4864" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_68" acronym="TPCC_SRCm_68" offset="0x4884" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_69" acronym="TPCC_SRCm_69" offset="0x48A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_70" acronym="TPCC_SRCm_70" offset="0x48C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_71" acronym="TPCC_SRCm_71" offset="0x48E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_72" acronym="TPCC_SRCm_72" offset="0x4904" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_73" acronym="TPCC_SRCm_73" offset="0x4924" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_74" acronym="TPCC_SRCm_74" offset="0x4944" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_75" acronym="TPCC_SRCm_75" offset="0x4964" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_76" acronym="TPCC_SRCm_76" offset="0x4984" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_77" acronym="TPCC_SRCm_77" offset="0x49A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_78" acronym="TPCC_SRCm_78" offset="0x49C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_79" acronym="TPCC_SRCm_79" offset="0x49E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_80" acronym="TPCC_SRCm_80" offset="0x4A04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_81" acronym="TPCC_SRCm_81" offset="0x4A24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_82" acronym="TPCC_SRCm_82" offset="0x4A44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_83" acronym="TPCC_SRCm_83" offset="0x4A64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_84" acronym="TPCC_SRCm_84" offset="0x4A84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_85" acronym="TPCC_SRCm_85" offset="0x4AA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_86" acronym="TPCC_SRCm_86" offset="0x4AC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_87" acronym="TPCC_SRCm_87" offset="0x4AE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_88" acronym="TPCC_SRCm_88" offset="0x4B04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_89" acronym="TPCC_SRCm_89" offset="0x4B24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_90" acronym="TPCC_SRCm_90" offset="0x4B44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_91" acronym="TPCC_SRCm_91" offset="0x4B64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_92" acronym="TPCC_SRCm_92" offset="0x4B84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_93" acronym="TPCC_SRCm_93" offset="0x4BA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_94" acronym="TPCC_SRCm_94" offset="0x4BC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_95" acronym="TPCC_SRCm_95" offset="0x4BE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_96" acronym="TPCC_SRCm_96" offset="0x4C04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_97" acronym="TPCC_SRCm_97" offset="0x4C24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_98" acronym="TPCC_SRCm_98" offset="0x4C44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_99" acronym="TPCC_SRCm_99" offset="0x4C64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_100" acronym="TPCC_SRCm_100" offset="0x4C84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_101" acronym="TPCC_SRCm_101" offset="0x4CA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_102" acronym="TPCC_SRCm_102" offset="0x4CC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_103" acronym="TPCC_SRCm_103" offset="0x4CE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_104" acronym="TPCC_SRCm_104" offset="0x4D04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_105" acronym="TPCC_SRCm_105" offset="0x4D24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_106" acronym="TPCC_SRCm_106" offset="0x4D44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_107" acronym="TPCC_SRCm_107" offset="0x4D64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_108" acronym="TPCC_SRCm_108" offset="0x4D84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_109" acronym="TPCC_SRCm_109" offset="0x4DA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_110" acronym="TPCC_SRCm_110" offset="0x4DC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_111" acronym="TPCC_SRCm_111" offset="0x4DE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_112" acronym="TPCC_SRCm_112" offset="0x4E04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_113" acronym="TPCC_SRCm_113" offset="0x4E24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_114" acronym="TPCC_SRCm_114" offset="0x4E44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_115" acronym="TPCC_SRCm_115" offset="0x4E64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_116" acronym="TPCC_SRCm_116" offset="0x4E84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_117" acronym="TPCC_SRCm_117" offset="0x4EA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_118" acronym="TPCC_SRCm_118" offset="0x4EC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_119" acronym="TPCC_SRCm_119" offset="0x4EE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_120" acronym="TPCC_SRCm_120" offset="0x4F04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_121" acronym="TPCC_SRCm_121" offset="0x4F24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_122" acronym="TPCC_SRCm_122" offset="0x4F44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_123" acronym="TPCC_SRCm_123" offset="0x4F64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_124" acronym="TPCC_SRCm_124" offset="0x4F84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_125" acronym="TPCC_SRCm_125" offset="0x4FA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_126" acronym="TPCC_SRCm_126" offset="0x4FC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_SRCm_127" acronym="TPCC_SRCm_127" offset="0x4FE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x--------" description="Source Address: The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the OPT.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_0" acronym="TPCC_ABCNTm_0" offset="0x4008" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_1" acronym="TPCC_ABCNTm_1" offset="0x4028" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_2" acronym="TPCC_ABCNTm_2" offset="0x4048" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_3" acronym="TPCC_ABCNTm_3" offset="0x4068" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_4" acronym="TPCC_ABCNTm_4" offset="0x4088" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_5" acronym="TPCC_ABCNTm_5" offset="0x40A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_6" acronym="TPCC_ABCNTm_6" offset="0x40C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_7" acronym="TPCC_ABCNTm_7" offset="0x40E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_8" acronym="TPCC_ABCNTm_8" offset="0x4108" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_9" acronym="TPCC_ABCNTm_9" offset="0x4128" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_10" acronym="TPCC_ABCNTm_10" offset="0x4148" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_11" acronym="TPCC_ABCNTm_11" offset="0x4168" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_12" acronym="TPCC_ABCNTm_12" offset="0x4188" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_13" acronym="TPCC_ABCNTm_13" offset="0x41A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_14" acronym="TPCC_ABCNTm_14" offset="0x41C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_15" acronym="TPCC_ABCNTm_15" offset="0x41E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_16" acronym="TPCC_ABCNTm_16" offset="0x4208" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_17" acronym="TPCC_ABCNTm_17" offset="0x4228" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_18" acronym="TPCC_ABCNTm_18" offset="0x4248" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_19" acronym="TPCC_ABCNTm_19" offset="0x4268" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_20" acronym="TPCC_ABCNTm_20" offset="0x4288" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_21" acronym="TPCC_ABCNTm_21" offset="0x42A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_22" acronym="TPCC_ABCNTm_22" offset="0x42C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_23" acronym="TPCC_ABCNTm_23" offset="0x42E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_24" acronym="TPCC_ABCNTm_24" offset="0x4308" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_25" acronym="TPCC_ABCNTm_25" offset="0x4328" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_26" acronym="TPCC_ABCNTm_26" offset="0x4348" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_27" acronym="TPCC_ABCNTm_27" offset="0x4368" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_28" acronym="TPCC_ABCNTm_28" offset="0x4388" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_29" acronym="TPCC_ABCNTm_29" offset="0x43A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_30" acronym="TPCC_ABCNTm_30" offset="0x43C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_31" acronym="TPCC_ABCNTm_31" offset="0x43E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_32" acronym="TPCC_ABCNTm_32" offset="0x4408" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_33" acronym="TPCC_ABCNTm_33" offset="0x4428" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_34" acronym="TPCC_ABCNTm_34" offset="0x4448" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_35" acronym="TPCC_ABCNTm_35" offset="0x4468" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_36" acronym="TPCC_ABCNTm_36" offset="0x4488" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_37" acronym="TPCC_ABCNTm_37" offset="0x44A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_38" acronym="TPCC_ABCNTm_38" offset="0x44C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_39" acronym="TPCC_ABCNTm_39" offset="0x44E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_40" acronym="TPCC_ABCNTm_40" offset="0x4508" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_41" acronym="TPCC_ABCNTm_41" offset="0x4528" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_42" acronym="TPCC_ABCNTm_42" offset="0x4548" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_43" acronym="TPCC_ABCNTm_43" offset="0x4568" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_44" acronym="TPCC_ABCNTm_44" offset="0x4588" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_45" acronym="TPCC_ABCNTm_45" offset="0x45A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_46" acronym="TPCC_ABCNTm_46" offset="0x45C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_47" acronym="TPCC_ABCNTm_47" offset="0x45E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_48" acronym="TPCC_ABCNTm_48" offset="0x4608" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_49" acronym="TPCC_ABCNTm_49" offset="0x4628" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_50" acronym="TPCC_ABCNTm_50" offset="0x4648" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_51" acronym="TPCC_ABCNTm_51" offset="0x4668" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_52" acronym="TPCC_ABCNTm_52" offset="0x4688" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_53" acronym="TPCC_ABCNTm_53" offset="0x46A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_54" acronym="TPCC_ABCNTm_54" offset="0x46C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_55" acronym="TPCC_ABCNTm_55" offset="0x46E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_56" acronym="TPCC_ABCNTm_56" offset="0x4708" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_57" acronym="TPCC_ABCNTm_57" offset="0x4728" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_58" acronym="TPCC_ABCNTm_58" offset="0x4748" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_59" acronym="TPCC_ABCNTm_59" offset="0x4768" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_60" acronym="TPCC_ABCNTm_60" offset="0x4788" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_61" acronym="TPCC_ABCNTm_61" offset="0x47A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_62" acronym="TPCC_ABCNTm_62" offset="0x47C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_63" acronym="TPCC_ABCNTm_63" offset="0x47E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_64" acronym="TPCC_ABCNTm_64" offset="0x4808" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_65" acronym="TPCC_ABCNTm_65" offset="0x4828" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_66" acronym="TPCC_ABCNTm_66" offset="0x4848" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_67" acronym="TPCC_ABCNTm_67" offset="0x4868" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_68" acronym="TPCC_ABCNTm_68" offset="0x4888" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_69" acronym="TPCC_ABCNTm_69" offset="0x48A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_70" acronym="TPCC_ABCNTm_70" offset="0x48C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_71" acronym="TPCC_ABCNTm_71" offset="0x48E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_72" acronym="TPCC_ABCNTm_72" offset="0x4908" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_73" acronym="TPCC_ABCNTm_73" offset="0x4928" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_74" acronym="TPCC_ABCNTm_74" offset="0x4948" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_75" acronym="TPCC_ABCNTm_75" offset="0x4968" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_76" acronym="TPCC_ABCNTm_76" offset="0x4988" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_77" acronym="TPCC_ABCNTm_77" offset="0x49A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_78" acronym="TPCC_ABCNTm_78" offset="0x49C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_79" acronym="TPCC_ABCNTm_79" offset="0x49E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_80" acronym="TPCC_ABCNTm_80" offset="0x4A08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_81" acronym="TPCC_ABCNTm_81" offset="0x4A28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_82" acronym="TPCC_ABCNTm_82" offset="0x4A48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_83" acronym="TPCC_ABCNTm_83" offset="0x4A68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_84" acronym="TPCC_ABCNTm_84" offset="0x4A88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_85" acronym="TPCC_ABCNTm_85" offset="0x4AA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_86" acronym="TPCC_ABCNTm_86" offset="0x4AC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_87" acronym="TPCC_ABCNTm_87" offset="0x4AE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_88" acronym="TPCC_ABCNTm_88" offset="0x4B08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_89" acronym="TPCC_ABCNTm_89" offset="0x4B28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_90" acronym="TPCC_ABCNTm_90" offset="0x4B48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_91" acronym="TPCC_ABCNTm_91" offset="0x4B68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_92" acronym="TPCC_ABCNTm_92" offset="0x4B88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_93" acronym="TPCC_ABCNTm_93" offset="0x4BA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_94" acronym="TPCC_ABCNTm_94" offset="0x4BC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_95" acronym="TPCC_ABCNTm_95" offset="0x4BE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_96" acronym="TPCC_ABCNTm_96" offset="0x4C08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_97" acronym="TPCC_ABCNTm_97" offset="0x4C28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_98" acronym="TPCC_ABCNTm_98" offset="0x4C48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_99" acronym="TPCC_ABCNTm_99" offset="0x4C68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_100" acronym="TPCC_ABCNTm_100" offset="0x4C88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_101" acronym="TPCC_ABCNTm_101" offset="0x4CA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_102" acronym="TPCC_ABCNTm_102" offset="0x4CC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_103" acronym="TPCC_ABCNTm_103" offset="0x4CE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_104" acronym="TPCC_ABCNTm_104" offset="0x4D08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_105" acronym="TPCC_ABCNTm_105" offset="0x4D28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_106" acronym="TPCC_ABCNTm_106" offset="0x4D48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_107" acronym="TPCC_ABCNTm_107" offset="0x4D68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_108" acronym="TPCC_ABCNTm_108" offset="0x4D88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_109" acronym="TPCC_ABCNTm_109" offset="0x4DA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_110" acronym="TPCC_ABCNTm_110" offset="0x4DC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_111" acronym="TPCC_ABCNTm_111" offset="0x4DE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_112" acronym="TPCC_ABCNTm_112" offset="0x4E08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_113" acronym="TPCC_ABCNTm_113" offset="0x4E28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_114" acronym="TPCC_ABCNTm_114" offset="0x4E48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_115" acronym="TPCC_ABCNTm_115" offset="0x4E68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_116" acronym="TPCC_ABCNTm_116" offset="0x4E88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_117" acronym="TPCC_ABCNTm_117" offset="0x4EA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_118" acronym="TPCC_ABCNTm_118" offset="0x4EC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_119" acronym="TPCC_ABCNTm_119" offset="0x4EE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_120" acronym="TPCC_ABCNTm_120" offset="0x4F08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_121" acronym="TPCC_ABCNTm_121" offset="0x4F28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_122" acronym="TPCC_ABCNTm_122" offset="0x4F48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_123" acronym="TPCC_ABCNTm_123" offset="0x4F68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_124" acronym="TPCC_ABCNTm_124" offset="0x4F88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_125" acronym="TPCC_ABCNTm_125" offset="0x4FA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_126" acronym="TPCC_ABCNTm_126" offset="0x4FC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_ABCNTm_127" acronym="TPCC_ABCNTm_127" offset="0x4FE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x----" description="BCNT : Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximumNumber of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of 0 is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set, then the programmed BCNT value will be incremented by 1 before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x----" description="ACNT : number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to TC. An ACNT of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the OPTi.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are Reserved and should always be written as b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_0" acronym="TPCC_DSTm_0" offset="0x400C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_1" acronym="TPCC_DSTm_1" offset="0x402C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_2" acronym="TPCC_DSTm_2" offset="0x404C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_3" acronym="TPCC_DSTm_3" offset="0x406C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_4" acronym="TPCC_DSTm_4" offset="0x408C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_5" acronym="TPCC_DSTm_5" offset="0x40AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_6" acronym="TPCC_DSTm_6" offset="0x40CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_7" acronym="TPCC_DSTm_7" offset="0x40EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_8" acronym="TPCC_DSTm_8" offset="0x410C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_9" acronym="TPCC_DSTm_9" offset="0x412C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_10" acronym="TPCC_DSTm_10" offset="0x414C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_11" acronym="TPCC_DSTm_11" offset="0x416C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_12" acronym="TPCC_DSTm_12" offset="0x418C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_13" acronym="TPCC_DSTm_13" offset="0x41AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_14" acronym="TPCC_DSTm_14" offset="0x41CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_15" acronym="TPCC_DSTm_15" offset="0x41EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_16" acronym="TPCC_DSTm_16" offset="0x420C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_17" acronym="TPCC_DSTm_17" offset="0x422C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_18" acronym="TPCC_DSTm_18" offset="0x424C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_19" acronym="TPCC_DSTm_19" offset="0x426C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_20" acronym="TPCC_DSTm_20" offset="0x428C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_21" acronym="TPCC_DSTm_21" offset="0x42AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_22" acronym="TPCC_DSTm_22" offset="0x42CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_23" acronym="TPCC_DSTm_23" offset="0x42EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_24" acronym="TPCC_DSTm_24" offset="0x430C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_25" acronym="TPCC_DSTm_25" offset="0x432C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_26" acronym="TPCC_DSTm_26" offset="0x434C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_27" acronym="TPCC_DSTm_27" offset="0x436C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_28" acronym="TPCC_DSTm_28" offset="0x438C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_29" acronym="TPCC_DSTm_29" offset="0x43AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_30" acronym="TPCC_DSTm_30" offset="0x43CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_31" acronym="TPCC_DSTm_31" offset="0x43EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_32" acronym="TPCC_DSTm_32" offset="0x440C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_33" acronym="TPCC_DSTm_33" offset="0x442C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_34" acronym="TPCC_DSTm_34" offset="0x444C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_35" acronym="TPCC_DSTm_35" offset="0x446C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_36" acronym="TPCC_DSTm_36" offset="0x448C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_37" acronym="TPCC_DSTm_37" offset="0x44AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_38" acronym="TPCC_DSTm_38" offset="0x44CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_39" acronym="TPCC_DSTm_39" offset="0x44EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_40" acronym="TPCC_DSTm_40" offset="0x450C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_41" acronym="TPCC_DSTm_41" offset="0x452C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_42" acronym="TPCC_DSTm_42" offset="0x454C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_43" acronym="TPCC_DSTm_43" offset="0x456C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_44" acronym="TPCC_DSTm_44" offset="0x458C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_45" acronym="TPCC_DSTm_45" offset="0x45AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_46" acronym="TPCC_DSTm_46" offset="0x45CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_47" acronym="TPCC_DSTm_47" offset="0x45EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_48" acronym="TPCC_DSTm_48" offset="0x460C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_49" acronym="TPCC_DSTm_49" offset="0x462C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_50" acronym="TPCC_DSTm_50" offset="0x464C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_51" acronym="TPCC_DSTm_51" offset="0x466C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_52" acronym="TPCC_DSTm_52" offset="0x468C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_53" acronym="TPCC_DSTm_53" offset="0x46AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_54" acronym="TPCC_DSTm_54" offset="0x46CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_55" acronym="TPCC_DSTm_55" offset="0x46EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_56" acronym="TPCC_DSTm_56" offset="0x470C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_57" acronym="TPCC_DSTm_57" offset="0x472C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_58" acronym="TPCC_DSTm_58" offset="0x474C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_59" acronym="TPCC_DSTm_59" offset="0x476C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_60" acronym="TPCC_DSTm_60" offset="0x478C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_61" acronym="TPCC_DSTm_61" offset="0x47AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_62" acronym="TPCC_DSTm_62" offset="0x47CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_63" acronym="TPCC_DSTm_63" offset="0x47EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_64" acronym="TPCC_DSTm_64" offset="0x480C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_65" acronym="TPCC_DSTm_65" offset="0x482C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_66" acronym="TPCC_DSTm_66" offset="0x484C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_67" acronym="TPCC_DSTm_67" offset="0x486C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_68" acronym="TPCC_DSTm_68" offset="0x488C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_69" acronym="TPCC_DSTm_69" offset="0x48AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_70" acronym="TPCC_DSTm_70" offset="0x48CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_71" acronym="TPCC_DSTm_71" offset="0x48EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_72" acronym="TPCC_DSTm_72" offset="0x490C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_73" acronym="TPCC_DSTm_73" offset="0x492C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_74" acronym="TPCC_DSTm_74" offset="0x494C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_75" acronym="TPCC_DSTm_75" offset="0x496C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_76" acronym="TPCC_DSTm_76" offset="0x498C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_77" acronym="TPCC_DSTm_77" offset="0x49AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_78" acronym="TPCC_DSTm_78" offset="0x49CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_79" acronym="TPCC_DSTm_79" offset="0x49EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_80" acronym="TPCC_DSTm_80" offset="0x4A0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_81" acronym="TPCC_DSTm_81" offset="0x4A2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_82" acronym="TPCC_DSTm_82" offset="0x4A4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_83" acronym="TPCC_DSTm_83" offset="0x4A6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_84" acronym="TPCC_DSTm_84" offset="0x4A8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_85" acronym="TPCC_DSTm_85" offset="0x4AAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_86" acronym="TPCC_DSTm_86" offset="0x4ACC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_87" acronym="TPCC_DSTm_87" offset="0x4AEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_88" acronym="TPCC_DSTm_88" offset="0x4B0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_89" acronym="TPCC_DSTm_89" offset="0x4B2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_90" acronym="TPCC_DSTm_90" offset="0x4B4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_91" acronym="TPCC_DSTm_91" offset="0x4B6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_92" acronym="TPCC_DSTm_92" offset="0x4B8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_93" acronym="TPCC_DSTm_93" offset="0x4BAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_94" acronym="TPCC_DSTm_94" offset="0x4BCC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_95" acronym="TPCC_DSTm_95" offset="0x4BEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_96" acronym="TPCC_DSTm_96" offset="0x4C0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_97" acronym="TPCC_DSTm_97" offset="0x4C2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_98" acronym="TPCC_DSTm_98" offset="0x4C4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_99" acronym="TPCC_DSTm_99" offset="0x4C6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_100" acronym="TPCC_DSTm_100" offset="0x4C8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_101" acronym="TPCC_DSTm_101" offset="0x4CAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_102" acronym="TPCC_DSTm_102" offset="0x4CCC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_103" acronym="TPCC_DSTm_103" offset="0x4CEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_104" acronym="TPCC_DSTm_104" offset="0x4D0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_105" acronym="TPCC_DSTm_105" offset="0x4D2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_106" acronym="TPCC_DSTm_106" offset="0x4D4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_107" acronym="TPCC_DSTm_107" offset="0x4D6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_108" acronym="TPCC_DSTm_108" offset="0x4D8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_109" acronym="TPCC_DSTm_109" offset="0x4DAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_110" acronym="TPCC_DSTm_110" offset="0x4DCC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_111" acronym="TPCC_DSTm_111" offset="0x4DEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_112" acronym="TPCC_DSTm_112" offset="0x4E0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_113" acronym="TPCC_DSTm_113" offset="0x4E2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_114" acronym="TPCC_DSTm_114" offset="0x4E4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_115" acronym="TPCC_DSTm_115" offset="0x4E6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_116" acronym="TPCC_DSTm_116" offset="0x4E8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_117" acronym="TPCC_DSTm_117" offset="0x4EAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_118" acronym="TPCC_DSTm_118" offset="0x4ECC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_119" acronym="TPCC_DSTm_119" offset="0x4EEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_120" acronym="TPCC_DSTm_120" offset="0x4F0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_121" acronym="TPCC_DSTm_121" offset="0x4F2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_122" acronym="TPCC_DSTm_122" offset="0x4F4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_123" acronym="TPCC_DSTm_123" offset="0x4F6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_124" acronym="TPCC_DSTm_124" offset="0x4F8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_125" acronym="TPCC_DSTm_125" offset="0x4FAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_126" acronym="TPCC_DSTm_126" offset="0x4FCC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_DSTm_127" acronym="TPCC_DSTm_127" offset="0x4FEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x--------" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by the OPTi.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_0" acronym="TPCC_BIDXm_0" offset="0x4010" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_1" acronym="TPCC_BIDXm_1" offset="0x4030" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_2" acronym="TPCC_BIDXm_2" offset="0x4050" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_3" acronym="TPCC_BIDXm_3" offset="0x4070" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_4" acronym="TPCC_BIDXm_4" offset="0x4090" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_5" acronym="TPCC_BIDXm_5" offset="0x40B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_6" acronym="TPCC_BIDXm_6" offset="0x40D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_7" acronym="TPCC_BIDXm_7" offset="0x40F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_8" acronym="TPCC_BIDXm_8" offset="0x4110" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_9" acronym="TPCC_BIDXm_9" offset="0x4130" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_10" acronym="TPCC_BIDXm_10" offset="0x4150" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_11" acronym="TPCC_BIDXm_11" offset="0x4170" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_12" acronym="TPCC_BIDXm_12" offset="0x4190" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_13" acronym="TPCC_BIDXm_13" offset="0x41B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_14" acronym="TPCC_BIDXm_14" offset="0x41D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_15" acronym="TPCC_BIDXm_15" offset="0x41F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_16" acronym="TPCC_BIDXm_16" offset="0x4210" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_17" acronym="TPCC_BIDXm_17" offset="0x4230" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_18" acronym="TPCC_BIDXm_18" offset="0x4250" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_19" acronym="TPCC_BIDXm_19" offset="0x4270" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_20" acronym="TPCC_BIDXm_20" offset="0x4290" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_21" acronym="TPCC_BIDXm_21" offset="0x42B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_22" acronym="TPCC_BIDXm_22" offset="0x42D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_23" acronym="TPCC_BIDXm_23" offset="0x42F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_24" acronym="TPCC_BIDXm_24" offset="0x4310" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_25" acronym="TPCC_BIDXm_25" offset="0x4330" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_26" acronym="TPCC_BIDXm_26" offset="0x4350" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_27" acronym="TPCC_BIDXm_27" offset="0x4370" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_28" acronym="TPCC_BIDXm_28" offset="0x4390" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_29" acronym="TPCC_BIDXm_29" offset="0x43B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_30" acronym="TPCC_BIDXm_30" offset="0x43D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_31" acronym="TPCC_BIDXm_31" offset="0x43F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_32" acronym="TPCC_BIDXm_32" offset="0x4410" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_33" acronym="TPCC_BIDXm_33" offset="0x4430" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_34" acronym="TPCC_BIDXm_34" offset="0x4450" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_35" acronym="TPCC_BIDXm_35" offset="0x4470" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_36" acronym="TPCC_BIDXm_36" offset="0x4490" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_37" acronym="TPCC_BIDXm_37" offset="0x44B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_38" acronym="TPCC_BIDXm_38" offset="0x44D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_39" acronym="TPCC_BIDXm_39" offset="0x44F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_40" acronym="TPCC_BIDXm_40" offset="0x4510" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_41" acronym="TPCC_BIDXm_41" offset="0x4530" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_42" acronym="TPCC_BIDXm_42" offset="0x4550" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_43" acronym="TPCC_BIDXm_43" offset="0x4570" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_44" acronym="TPCC_BIDXm_44" offset="0x4590" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_45" acronym="TPCC_BIDXm_45" offset="0x45B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_46" acronym="TPCC_BIDXm_46" offset="0x45D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_47" acronym="TPCC_BIDXm_47" offset="0x45F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_48" acronym="TPCC_BIDXm_48" offset="0x4610" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_49" acronym="TPCC_BIDXm_49" offset="0x4630" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_50" acronym="TPCC_BIDXm_50" offset="0x4650" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_51" acronym="TPCC_BIDXm_51" offset="0x4670" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_52" acronym="TPCC_BIDXm_52" offset="0x4690" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_53" acronym="TPCC_BIDXm_53" offset="0x46B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_54" acronym="TPCC_BIDXm_54" offset="0x46D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_55" acronym="TPCC_BIDXm_55" offset="0x46F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_56" acronym="TPCC_BIDXm_56" offset="0x4710" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_57" acronym="TPCC_BIDXm_57" offset="0x4730" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_58" acronym="TPCC_BIDXm_58" offset="0x4750" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_59" acronym="TPCC_BIDXm_59" offset="0x4770" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_60" acronym="TPCC_BIDXm_60" offset="0x4790" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_61" acronym="TPCC_BIDXm_61" offset="0x47B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_62" acronym="TPCC_BIDXm_62" offset="0x47D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_63" acronym="TPCC_BIDXm_63" offset="0x47F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_64" acronym="TPCC_BIDXm_64" offset="0x4810" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_65" acronym="TPCC_BIDXm_65" offset="0x4830" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_66" acronym="TPCC_BIDXm_66" offset="0x4850" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_67" acronym="TPCC_BIDXm_67" offset="0x4870" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_68" acronym="TPCC_BIDXm_68" offset="0x4890" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_69" acronym="TPCC_BIDXm_69" offset="0x48B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_70" acronym="TPCC_BIDXm_70" offset="0x48D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_71" acronym="TPCC_BIDXm_71" offset="0x48F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_72" acronym="TPCC_BIDXm_72" offset="0x4910" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_73" acronym="TPCC_BIDXm_73" offset="0x4930" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_74" acronym="TPCC_BIDXm_74" offset="0x4950" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_75" acronym="TPCC_BIDXm_75" offset="0x4970" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_76" acronym="TPCC_BIDXm_76" offset="0x4990" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_77" acronym="TPCC_BIDXm_77" offset="0x49B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_78" acronym="TPCC_BIDXm_78" offset="0x49D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_79" acronym="TPCC_BIDXm_79" offset="0x49F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_80" acronym="TPCC_BIDXm_80" offset="0x4A10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_81" acronym="TPCC_BIDXm_81" offset="0x4A30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_82" acronym="TPCC_BIDXm_82" offset="0x4A50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_83" acronym="TPCC_BIDXm_83" offset="0x4A70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_84" acronym="TPCC_BIDXm_84" offset="0x4A90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_85" acronym="TPCC_BIDXm_85" offset="0x4AB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_86" acronym="TPCC_BIDXm_86" offset="0x4AD0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_87" acronym="TPCC_BIDXm_87" offset="0x4AF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_88" acronym="TPCC_BIDXm_88" offset="0x4B10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_89" acronym="TPCC_BIDXm_89" offset="0x4B30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_90" acronym="TPCC_BIDXm_90" offset="0x4B50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_91" acronym="TPCC_BIDXm_91" offset="0x4B70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_92" acronym="TPCC_BIDXm_92" offset="0x4B90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_93" acronym="TPCC_BIDXm_93" offset="0x4BB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_94" acronym="TPCC_BIDXm_94" offset="0x4BD0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_95" acronym="TPCC_BIDXm_95" offset="0x4BF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_96" acronym="TPCC_BIDXm_96" offset="0x4C10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_97" acronym="TPCC_BIDXm_97" offset="0x4C30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_98" acronym="TPCC_BIDXm_98" offset="0x4C50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_99" acronym="TPCC_BIDXm_99" offset="0x4C70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_100" acronym="TPCC_BIDXm_100" offset="0x4C90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_101" acronym="TPCC_BIDXm_101" offset="0x4CB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_102" acronym="TPCC_BIDXm_102" offset="0x4CD0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_103" acronym="TPCC_BIDXm_103" offset="0x4CF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_104" acronym="TPCC_BIDXm_104" offset="0x4D10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_105" acronym="TPCC_BIDXm_105" offset="0x4D30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_106" acronym="TPCC_BIDXm_106" offset="0x4D50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_107" acronym="TPCC_BIDXm_107" offset="0x4D70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_108" acronym="TPCC_BIDXm_108" offset="0x4D90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_109" acronym="TPCC_BIDXm_109" offset="0x4DB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_110" acronym="TPCC_BIDXm_110" offset="0x4DD0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_111" acronym="TPCC_BIDXm_111" offset="0x4DF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_112" acronym="TPCC_BIDXm_112" offset="0x4E10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_113" acronym="TPCC_BIDXm_113" offset="0x4E30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_114" acronym="TPCC_BIDXm_114" offset="0x4E50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_115" acronym="TPCC_BIDXm_115" offset="0x4E70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_116" acronym="TPCC_BIDXm_116" offset="0x4E90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_117" acronym="TPCC_BIDXm_117" offset="0x4EB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_118" acronym="TPCC_BIDXm_118" offset="0x4ED0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_119" acronym="TPCC_BIDXm_119" offset="0x4EF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_120" acronym="TPCC_BIDXm_120" offset="0x4F10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_121" acronym="TPCC_BIDXm_121" offset="0x4F30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_122" acronym="TPCC_BIDXm_122" offset="0x4F50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_123" acronym="TPCC_BIDXm_123" offset="0x4F70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_124" acronym="TPCC_BIDXm_124" offset="0x4F90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_125" acronym="TPCC_BIDXm_125" offset="0x4FB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_126" acronym="TPCC_BIDXm_126" offset="0x4FD0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_BIDXm_127" acronym="TPCC_BIDXm_127" offset="0x4FF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2s complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x----" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2s complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between - 32768 and 32767. It provides a byteaddress offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_0" acronym="TPCC_LNKm_0" offset="0x4014" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_1" acronym="TPCC_LNKm_1" offset="0x4034" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_2" acronym="TPCC_LNKm_2" offset="0x4054" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_3" acronym="TPCC_LNKm_3" offset="0x4074" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_4" acronym="TPCC_LNKm_4" offset="0x4094" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_5" acronym="TPCC_LNKm_5" offset="0x40B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_6" acronym="TPCC_LNKm_6" offset="0x40D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_7" acronym="TPCC_LNKm_7" offset="0x40F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_8" acronym="TPCC_LNKm_8" offset="0x4114" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_9" acronym="TPCC_LNKm_9" offset="0x4134" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_10" acronym="TPCC_LNKm_10" offset="0x4154" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_11" acronym="TPCC_LNKm_11" offset="0x4174" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_12" acronym="TPCC_LNKm_12" offset="0x4194" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_13" acronym="TPCC_LNKm_13" offset="0x41B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_14" acronym="TPCC_LNKm_14" offset="0x41D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_15" acronym="TPCC_LNKm_15" offset="0x41F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_16" acronym="TPCC_LNKm_16" offset="0x4214" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_17" acronym="TPCC_LNKm_17" offset="0x4234" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_18" acronym="TPCC_LNKm_18" offset="0x4254" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_19" acronym="TPCC_LNKm_19" offset="0x4274" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_20" acronym="TPCC_LNKm_20" offset="0x4294" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_21" acronym="TPCC_LNKm_21" offset="0x42B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_22" acronym="TPCC_LNKm_22" offset="0x42D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_23" acronym="TPCC_LNKm_23" offset="0x42F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_24" acronym="TPCC_LNKm_24" offset="0x4314" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_25" acronym="TPCC_LNKm_25" offset="0x4334" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_26" acronym="TPCC_LNKm_26" offset="0x4354" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_27" acronym="TPCC_LNKm_27" offset="0x4374" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_28" acronym="TPCC_LNKm_28" offset="0x4394" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_29" acronym="TPCC_LNKm_29" offset="0x43B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_30" acronym="TPCC_LNKm_30" offset="0x43D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_31" acronym="TPCC_LNKm_31" offset="0x43F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_32" acronym="TPCC_LNKm_32" offset="0x4414" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_33" acronym="TPCC_LNKm_33" offset="0x4434" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_34" acronym="TPCC_LNKm_34" offset="0x4454" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_35" acronym="TPCC_LNKm_35" offset="0x4474" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_36" acronym="TPCC_LNKm_36" offset="0x4494" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_37" acronym="TPCC_LNKm_37" offset="0x44B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_38" acronym="TPCC_LNKm_38" offset="0x44D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_39" acronym="TPCC_LNKm_39" offset="0x44F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_40" acronym="TPCC_LNKm_40" offset="0x4514" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_41" acronym="TPCC_LNKm_41" offset="0x4534" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_42" acronym="TPCC_LNKm_42" offset="0x4554" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_43" acronym="TPCC_LNKm_43" offset="0x4574" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_44" acronym="TPCC_LNKm_44" offset="0x4594" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_45" acronym="TPCC_LNKm_45" offset="0x45B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_46" acronym="TPCC_LNKm_46" offset="0x45D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_47" acronym="TPCC_LNKm_47" offset="0x45F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_48" acronym="TPCC_LNKm_48" offset="0x4614" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_49" acronym="TPCC_LNKm_49" offset="0x4634" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_50" acronym="TPCC_LNKm_50" offset="0x4654" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_51" acronym="TPCC_LNKm_51" offset="0x4674" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_52" acronym="TPCC_LNKm_52" offset="0x4694" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_53" acronym="TPCC_LNKm_53" offset="0x46B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_54" acronym="TPCC_LNKm_54" offset="0x46D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_55" acronym="TPCC_LNKm_55" offset="0x46F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_56" acronym="TPCC_LNKm_56" offset="0x4714" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_57" acronym="TPCC_LNKm_57" offset="0x4734" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_58" acronym="TPCC_LNKm_58" offset="0x4754" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_59" acronym="TPCC_LNKm_59" offset="0x4774" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_60" acronym="TPCC_LNKm_60" offset="0x4794" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_61" acronym="TPCC_LNKm_61" offset="0x47B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_62" acronym="TPCC_LNKm_62" offset="0x47D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_63" acronym="TPCC_LNKm_63" offset="0x47F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_64" acronym="TPCC_LNKm_64" offset="0x4814" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_65" acronym="TPCC_LNKm_65" offset="0x4834" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_66" acronym="TPCC_LNKm_66" offset="0x4854" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_67" acronym="TPCC_LNKm_67" offset="0x4874" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_68" acronym="TPCC_LNKm_68" offset="0x4894" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_69" acronym="TPCC_LNKm_69" offset="0x48B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_70" acronym="TPCC_LNKm_70" offset="0x48D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_71" acronym="TPCC_LNKm_71" offset="0x48F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_72" acronym="TPCC_LNKm_72" offset="0x4914" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_73" acronym="TPCC_LNKm_73" offset="0x4934" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_74" acronym="TPCC_LNKm_74" offset="0x4954" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_75" acronym="TPCC_LNKm_75" offset="0x4974" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_76" acronym="TPCC_LNKm_76" offset="0x4994" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_77" acronym="TPCC_LNKm_77" offset="0x49B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_78" acronym="TPCC_LNKm_78" offset="0x49D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_79" acronym="TPCC_LNKm_79" offset="0x49F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_80" acronym="TPCC_LNKm_80" offset="0x4A14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_81" acronym="TPCC_LNKm_81" offset="0x4A34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_82" acronym="TPCC_LNKm_82" offset="0x4A54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_83" acronym="TPCC_LNKm_83" offset="0x4A74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_84" acronym="TPCC_LNKm_84" offset="0x4A94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_85" acronym="TPCC_LNKm_85" offset="0x4AB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_86" acronym="TPCC_LNKm_86" offset="0x4AD4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_87" acronym="TPCC_LNKm_87" offset="0x4AF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_88" acronym="TPCC_LNKm_88" offset="0x4B14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_89" acronym="TPCC_LNKm_89" offset="0x4B34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_90" acronym="TPCC_LNKm_90" offset="0x4B54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_91" acronym="TPCC_LNKm_91" offset="0x4B74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_92" acronym="TPCC_LNKm_92" offset="0x4B94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_93" acronym="TPCC_LNKm_93" offset="0x4BB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_94" acronym="TPCC_LNKm_94" offset="0x4BD4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_95" acronym="TPCC_LNKm_95" offset="0x4BF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_96" acronym="TPCC_LNKm_96" offset="0x4C14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_97" acronym="TPCC_LNKm_97" offset="0x4C34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_98" acronym="TPCC_LNKm_98" offset="0x4C54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_99" acronym="TPCC_LNKm_99" offset="0x4C74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_100" acronym="TPCC_LNKm_100" offset="0x4C94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_101" acronym="TPCC_LNKm_101" offset="0x4CB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_102" acronym="TPCC_LNKm_102" offset="0x4CD4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_103" acronym="TPCC_LNKm_103" offset="0x4CF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_104" acronym="TPCC_LNKm_104" offset="0x4D14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_105" acronym="TPCC_LNKm_105" offset="0x4D34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_106" acronym="TPCC_LNKm_106" offset="0x4D54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_107" acronym="TPCC_LNKm_107" offset="0x4D74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_108" acronym="TPCC_LNKm_108" offset="0x4D94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_109" acronym="TPCC_LNKm_109" offset="0x4DB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_110" acronym="TPCC_LNKm_110" offset="0x4DD4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_111" acronym="TPCC_LNKm_111" offset="0x4DF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_112" acronym="TPCC_LNKm_112" offset="0x4E14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_113" acronym="TPCC_LNKm_113" offset="0x4E34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_114" acronym="TPCC_LNKm_114" offset="0x4E54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_115" acronym="TPCC_LNKm_115" offset="0x4E74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_116" acronym="TPCC_LNKm_116" offset="0x4E94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_117" acronym="TPCC_LNKm_117" offset="0x4EB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_118" acronym="TPCC_LNKm_118" offset="0x4ED4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_119" acronym="TPCC_LNKm_119" offset="0x4EF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_120" acronym="TPCC_LNKm_120" offset="0x4F14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_121" acronym="TPCC_LNKm_121" offset="0x4F34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_122" acronym="TPCC_LNKm_122" offset="0x4F54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_123" acronym="TPCC_LNKm_123" offset="0x4F74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_124" acronym="TPCC_LNKm_124" offset="0x4F94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_125" acronym="TPCC_LNKm_125" offset="0x4FB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_126" acronym="TPCC_LNKm_126" offset="0x4FD4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_LNKm_127" acronym="TPCC_LNKm_127" offset="0x4FF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x----" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Synced transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not CC-thus BCNTRLD is a dont care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x----" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to 0) with a new PaRAM Entry. This is called linking. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the literal byte address of the LINK parameter or the PaRAM base-relative address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative valueof 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., dont have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_0" acronym="TPCC_CIDXm_0" offset="0x4018" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_1" acronym="TPCC_CIDXm_1" offset="0x4038" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_2" acronym="TPCC_CIDXm_2" offset="0x4058" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_3" acronym="TPCC_CIDXm_3" offset="0x4078" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_4" acronym="TPCC_CIDXm_4" offset="0x4098" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_5" acronym="TPCC_CIDXm_5" offset="0x40B8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_6" acronym="TPCC_CIDXm_6" offset="0x40D8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_7" acronym="TPCC_CIDXm_7" offset="0x40F8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_8" acronym="TPCC_CIDXm_8" offset="0x4118" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_9" acronym="TPCC_CIDXm_9" offset="0x4138" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_10" acronym="TPCC_CIDXm_10" offset="0x4158" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_11" acronym="TPCC_CIDXm_11" offset="0x4178" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_12" acronym="TPCC_CIDXm_12" offset="0x4198" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_13" acronym="TPCC_CIDXm_13" offset="0x41B8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_14" acronym="TPCC_CIDXm_14" offset="0x41D8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_15" acronym="TPCC_CIDXm_15" offset="0x41F8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_16" acronym="TPCC_CIDXm_16" offset="0x4218" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_17" acronym="TPCC_CIDXm_17" offset="0x4238" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_18" acronym="TPCC_CIDXm_18" offset="0x4258" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_19" acronym="TPCC_CIDXm_19" offset="0x4278" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_20" acronym="TPCC_CIDXm_20" offset="0x4298" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_21" acronym="TPCC_CIDXm_21" offset="0x42B8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_22" acronym="TPCC_CIDXm_22" offset="0x42D8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_23" acronym="TPCC_CIDXm_23" offset="0x42F8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_24" acronym="TPCC_CIDXm_24" offset="0x4318" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_25" acronym="TPCC_CIDXm_25" offset="0x4338" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_26" acronym="TPCC_CIDXm_26" offset="0x4358" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_27" acronym="TPCC_CIDXm_27" offset="0x4378" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_28" acronym="TPCC_CIDXm_28" offset="0x4398" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_29" acronym="TPCC_CIDXm_29" offset="0x43B8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_30" acronym="TPCC_CIDXm_30" offset="0x43D8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_31" acronym="TPCC_CIDXm_31" offset="0x43F8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_32" acronym="TPCC_CIDXm_32" offset="0x4418" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_33" acronym="TPCC_CIDXm_33" offset="0x4438" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_34" acronym="TPCC_CIDXm_34" offset="0x4458" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_35" acronym="TPCC_CIDXm_35" offset="0x4478" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_36" acronym="TPCC_CIDXm_36" offset="0x4498" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_37" acronym="TPCC_CIDXm_37" offset="0x44B8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_38" acronym="TPCC_CIDXm_38" offset="0x44D8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_39" acronym="TPCC_CIDXm_39" offset="0x44F8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_40" acronym="TPCC_CIDXm_40" offset="0x4518" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_41" acronym="TPCC_CIDXm_41" offset="0x4538" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_42" acronym="TPCC_CIDXm_42" offset="0x4558" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_43" acronym="TPCC_CIDXm_43" offset="0x4578" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_44" acronym="TPCC_CIDXm_44" offset="0x4598" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_45" acronym="TPCC_CIDXm_45" offset="0x45B8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_46" acronym="TPCC_CIDXm_46" offset="0x45D8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_47" acronym="TPCC_CIDXm_47" offset="0x45F8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_48" acronym="TPCC_CIDXm_48" offset="0x4618" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_49" acronym="TPCC_CIDXm_49" offset="0x4638" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_50" acronym="TPCC_CIDXm_50" offset="0x4658" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_51" acronym="TPCC_CIDXm_51" offset="0x4678" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_52" acronym="TPCC_CIDXm_52" offset="0x4698" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_53" acronym="TPCC_CIDXm_53" offset="0x46B8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_54" acronym="TPCC_CIDXm_54" offset="0x46D8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_55" acronym="TPCC_CIDXm_55" offset="0x46F8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_56" acronym="TPCC_CIDXm_56" offset="0x4718" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_57" acronym="TPCC_CIDXm_57" offset="0x4738" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_58" acronym="TPCC_CIDXm_58" offset="0x4758" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_59" acronym="TPCC_CIDXm_59" offset="0x4778" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_60" acronym="TPCC_CIDXm_60" offset="0x4798" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_61" acronym="TPCC_CIDXm_61" offset="0x47B8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_62" acronym="TPCC_CIDXm_62" offset="0x47D8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_63" acronym="TPCC_CIDXm_63" offset="0x47F8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_64" acronym="TPCC_CIDXm_64" offset="0x4818" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_65" acronym="TPCC_CIDXm_65" offset="0x4838" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_66" acronym="TPCC_CIDXm_66" offset="0x4858" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_67" acronym="TPCC_CIDXm_67" offset="0x4878" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_68" acronym="TPCC_CIDXm_68" offset="0x4898" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_69" acronym="TPCC_CIDXm_69" offset="0x48B8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_70" acronym="TPCC_CIDXm_70" offset="0x48D8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_71" acronym="TPCC_CIDXm_71" offset="0x48F8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_72" acronym="TPCC_CIDXm_72" offset="0x4918" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_73" acronym="TPCC_CIDXm_73" offset="0x4938" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_74" acronym="TPCC_CIDXm_74" offset="0x4958" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_75" acronym="TPCC_CIDXm_75" offset="0x4978" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_76" acronym="TPCC_CIDXm_76" offset="0x4998" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_77" acronym="TPCC_CIDXm_77" offset="0x49B8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_78" acronym="TPCC_CIDXm_78" offset="0x49D8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_79" acronym="TPCC_CIDXm_79" offset="0x49F8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_80" acronym="TPCC_CIDXm_80" offset="0x4A18" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_81" acronym="TPCC_CIDXm_81" offset="0x4A38" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_82" acronym="TPCC_CIDXm_82" offset="0x4A58" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_83" acronym="TPCC_CIDXm_83" offset="0x4A78" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_84" acronym="TPCC_CIDXm_84" offset="0x4A98" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_85" acronym="TPCC_CIDXm_85" offset="0x4AB8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_86" acronym="TPCC_CIDXm_86" offset="0x4AD8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_87" acronym="TPCC_CIDXm_87" offset="0x4AF8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_88" acronym="TPCC_CIDXm_88" offset="0x4B18" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_89" acronym="TPCC_CIDXm_89" offset="0x4B38" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_90" acronym="TPCC_CIDXm_90" offset="0x4B58" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_91" acronym="TPCC_CIDXm_91" offset="0x4B78" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_92" acronym="TPCC_CIDXm_92" offset="0x4B98" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_93" acronym="TPCC_CIDXm_93" offset="0x4BB8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_94" acronym="TPCC_CIDXm_94" offset="0x4BD8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_95" acronym="TPCC_CIDXm_95" offset="0x4BF8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_96" acronym="TPCC_CIDXm_96" offset="0x4C18" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_97" acronym="TPCC_CIDXm_97" offset="0x4C38" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_98" acronym="TPCC_CIDXm_98" offset="0x4C58" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_99" acronym="TPCC_CIDXm_99" offset="0x4C78" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_100" acronym="TPCC_CIDXm_100" offset="0x4C98" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_101" acronym="TPCC_CIDXm_101" offset="0x4CB8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_102" acronym="TPCC_CIDXm_102" offset="0x4CD8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_103" acronym="TPCC_CIDXm_103" offset="0x4CF8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_104" acronym="TPCC_CIDXm_104" offset="0x4D18" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_105" acronym="TPCC_CIDXm_105" offset="0x4D38" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_106" acronym="TPCC_CIDXm_106" offset="0x4D58" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_107" acronym="TPCC_CIDXm_107" offset="0x4D78" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_108" acronym="TPCC_CIDXm_108" offset="0x4D98" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_109" acronym="TPCC_CIDXm_109" offset="0x4DB8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_110" acronym="TPCC_CIDXm_110" offset="0x4DD8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_111" acronym="TPCC_CIDXm_111" offset="0x4DF8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_112" acronym="TPCC_CIDXm_112" offset="0x4E18" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_113" acronym="TPCC_CIDXm_113" offset="0x4E38" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_114" acronym="TPCC_CIDXm_114" offset="0x4E58" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_115" acronym="TPCC_CIDXm_115" offset="0x4E78" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_116" acronym="TPCC_CIDXm_116" offset="0x4E98" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_117" acronym="TPCC_CIDXm_117" offset="0x4EB8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_118" acronym="TPCC_CIDXm_118" offset="0x4ED8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_119" acronym="TPCC_CIDXm_119" offset="0x4EF8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_120" acronym="TPCC_CIDXm_120" offset="0x4F18" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_121" acronym="TPCC_CIDXm_121" offset="0x4F38" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_122" acronym="TPCC_CIDXm_122" offset="0x4F58" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_123" acronym="TPCC_CIDXm_123" offset="0x4F78" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_124" acronym="TPCC_CIDXm_124" offset="0x4F98" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_125" acronym="TPCC_CIDXm_125" offset="0x4FB8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_126" acronym="TPCC_CIDXm_126" offset="0x4FD8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CIDXm_127" acronym="TPCC_CIDXm_127" offset="0x4FF8" width="32" description="">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x----" description="Destination Frame Index: DCIDX is a 16-bit signed value (2s complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in anA-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x----" description="Source Frame Index: SCIDX is a 16-bit signed value (2s complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from thebeginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current arraya in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_0" acronym="TPCC_CCNTm_0" offset="0x401C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_1" acronym="TPCC_CCNTm_1" offset="0x403C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_2" acronym="TPCC_CCNTm_2" offset="0x405C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_3" acronym="TPCC_CCNTm_3" offset="0x407C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_4" acronym="TPCC_CCNTm_4" offset="0x409C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_5" acronym="TPCC_CCNTm_5" offset="0x40BC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_6" acronym="TPCC_CCNTm_6" offset="0x40DC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_7" acronym="TPCC_CCNTm_7" offset="0x40FC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_8" acronym="TPCC_CCNTm_8" offset="0x411C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_9" acronym="TPCC_CCNTm_9" offset="0x413C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_10" acronym="TPCC_CCNTm_10" offset="0x415C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_11" acronym="TPCC_CCNTm_11" offset="0x417C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_12" acronym="TPCC_CCNTm_12" offset="0x419C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_13" acronym="TPCC_CCNTm_13" offset="0x41BC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_14" acronym="TPCC_CCNTm_14" offset="0x41DC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_15" acronym="TPCC_CCNTm_15" offset="0x41FC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_16" acronym="TPCC_CCNTm_16" offset="0x421C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_17" acronym="TPCC_CCNTm_17" offset="0x423C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_18" acronym="TPCC_CCNTm_18" offset="0x425C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_19" acronym="TPCC_CCNTm_19" offset="0x427C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_20" acronym="TPCC_CCNTm_20" offset="0x429C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_21" acronym="TPCC_CCNTm_21" offset="0x42BC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_22" acronym="TPCC_CCNTm_22" offset="0x42DC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_23" acronym="TPCC_CCNTm_23" offset="0x42FC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_24" acronym="TPCC_CCNTm_24" offset="0x431C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_25" acronym="TPCC_CCNTm_25" offset="0x433C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_26" acronym="TPCC_CCNTm_26" offset="0x435C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_27" acronym="TPCC_CCNTm_27" offset="0x437C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_28" acronym="TPCC_CCNTm_28" offset="0x439C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_29" acronym="TPCC_CCNTm_29" offset="0x43BC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_30" acronym="TPCC_CCNTm_30" offset="0x43DC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_31" acronym="TPCC_CCNTm_31" offset="0x43FC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_32" acronym="TPCC_CCNTm_32" offset="0x441C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_33" acronym="TPCC_CCNTm_33" offset="0x443C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_34" acronym="TPCC_CCNTm_34" offset="0x445C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_35" acronym="TPCC_CCNTm_35" offset="0x447C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_36" acronym="TPCC_CCNTm_36" offset="0x449C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_37" acronym="TPCC_CCNTm_37" offset="0x44BC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_38" acronym="TPCC_CCNTm_38" offset="0x44DC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_39" acronym="TPCC_CCNTm_39" offset="0x44FC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_40" acronym="TPCC_CCNTm_40" offset="0x451C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_41" acronym="TPCC_CCNTm_41" offset="0x453C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_42" acronym="TPCC_CCNTm_42" offset="0x455C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_43" acronym="TPCC_CCNTm_43" offset="0x457C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_44" acronym="TPCC_CCNTm_44" offset="0x459C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_45" acronym="TPCC_CCNTm_45" offset="0x45BC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_46" acronym="TPCC_CCNTm_46" offset="0x45DC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_47" acronym="TPCC_CCNTm_47" offset="0x45FC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_48" acronym="TPCC_CCNTm_48" offset="0x461C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_49" acronym="TPCC_CCNTm_49" offset="0x463C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_50" acronym="TPCC_CCNTm_50" offset="0x465C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_51" acronym="TPCC_CCNTm_51" offset="0x467C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_52" acronym="TPCC_CCNTm_52" offset="0x469C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_53" acronym="TPCC_CCNTm_53" offset="0x46BC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_54" acronym="TPCC_CCNTm_54" offset="0x46DC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_55" acronym="TPCC_CCNTm_55" offset="0x46FC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_56" acronym="TPCC_CCNTm_56" offset="0x471C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_57" acronym="TPCC_CCNTm_57" offset="0x473C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_58" acronym="TPCC_CCNTm_58" offset="0x475C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_59" acronym="TPCC_CCNTm_59" offset="0x477C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_60" acronym="TPCC_CCNTm_60" offset="0x479C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_61" acronym="TPCC_CCNTm_61" offset="0x47BC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_62" acronym="TPCC_CCNTm_62" offset="0x47DC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_63" acronym="TPCC_CCNTm_63" offset="0x47FC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_64" acronym="TPCC_CCNTm_64" offset="0x481C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_65" acronym="TPCC_CCNTm_65" offset="0x483C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_66" acronym="TPCC_CCNTm_66" offset="0x485C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_67" acronym="TPCC_CCNTm_67" offset="0x487C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_68" acronym="TPCC_CCNTm_68" offset="0x489C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_69" acronym="TPCC_CCNTm_69" offset="0x48BC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_70" acronym="TPCC_CCNTm_70" offset="0x48DC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_71" acronym="TPCC_CCNTm_71" offset="0x48FC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_72" acronym="TPCC_CCNTm_72" offset="0x491C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_73" acronym="TPCC_CCNTm_73" offset="0x493C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_74" acronym="TPCC_CCNTm_74" offset="0x495C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_75" acronym="TPCC_CCNTm_75" offset="0x497C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_76" acronym="TPCC_CCNTm_76" offset="0x499C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_77" acronym="TPCC_CCNTm_77" offset="0x49BC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_78" acronym="TPCC_CCNTm_78" offset="0x49DC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_79" acronym="TPCC_CCNTm_79" offset="0x49FC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_80" acronym="TPCC_CCNTm_80" offset="0x4A1C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_81" acronym="TPCC_CCNTm_81" offset="0x4A3C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_82" acronym="TPCC_CCNTm_82" offset="0x4A5C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_83" acronym="TPCC_CCNTm_83" offset="0x4A7C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_84" acronym="TPCC_CCNTm_84" offset="0x4A9C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_85" acronym="TPCC_CCNTm_85" offset="0x4ABC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_86" acronym="TPCC_CCNTm_86" offset="0x4ADC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_87" acronym="TPCC_CCNTm_87" offset="0x4AFC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_88" acronym="TPCC_CCNTm_88" offset="0x4B1C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_89" acronym="TPCC_CCNTm_89" offset="0x4B3C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_90" acronym="TPCC_CCNTm_90" offset="0x4B5C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_91" acronym="TPCC_CCNTm_91" offset="0x4B7C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_92" acronym="TPCC_CCNTm_92" offset="0x4B9C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_93" acronym="TPCC_CCNTm_93" offset="0x4BBC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_94" acronym="TPCC_CCNTm_94" offset="0x4BDC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_95" acronym="TPCC_CCNTm_95" offset="0x4BFC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_96" acronym="TPCC_CCNTm_96" offset="0x4C1C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_97" acronym="TPCC_CCNTm_97" offset="0x4C3C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_98" acronym="TPCC_CCNTm_98" offset="0x4C5C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_99" acronym="TPCC_CCNTm_99" offset="0x4C7C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_100" acronym="TPCC_CCNTm_100" offset="0x4C9C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_101" acronym="TPCC_CCNTm_101" offset="0x4CBC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_102" acronym="TPCC_CCNTm_102" offset="0x4CDC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_103" acronym="TPCC_CCNTm_103" offset="0x4CFC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_104" acronym="TPCC_CCNTm_104" offset="0x4D1C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_105" acronym="TPCC_CCNTm_105" offset="0x4D3C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_106" acronym="TPCC_CCNTm_106" offset="0x4D5C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_107" acronym="TPCC_CCNTm_107" offset="0x4D7C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_108" acronym="TPCC_CCNTm_108" offset="0x4D9C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_109" acronym="TPCC_CCNTm_109" offset="0x4DBC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_110" acronym="TPCC_CCNTm_110" offset="0x4DDC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_111" acronym="TPCC_CCNTm_111" offset="0x4DFC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_112" acronym="TPCC_CCNTm_112" offset="0x4E1C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_113" acronym="TPCC_CCNTm_113" offset="0x4E3C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_114" acronym="TPCC_CCNTm_114" offset="0x4E5C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_115" acronym="TPCC_CCNTm_115" offset="0x4E7C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_116" acronym="TPCC_CCNTm_116" offset="0x4E9C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_117" acronym="TPCC_CCNTm_117" offset="0x4EBC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_118" acronym="TPCC_CCNTm_118" offset="0x4EDC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_119" acronym="TPCC_CCNTm_119" offset="0x4EFC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_120" acronym="TPCC_CCNTm_120" offset="0x4F1C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_121" acronym="TPCC_CCNTm_121" offset="0x4F3C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_122" acronym="TPCC_CCNTm_122" offset="0x4F5C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_123" acronym="TPCC_CCNTm_123" offset="0x4F7C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_124" acronym="TPCC_CCNTm_124" offset="0x4F9C" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_125" acronym="TPCC_CCNTm_125" offset="0x4FBC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_126" acronym="TPCC_CCNTm_126" offset="0x4FDC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="TPCC_CCNTm_127" acronym="TPCC_CCNTm_127" offset="0x4FFC" width="32" description="C byte count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x----" description="CCNT Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of 1 means 1 frame in the block, and CCNT of 0 means 0 frames in the block. A CCNT value of 0 is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPTi field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
</module>
