{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 21 14:39:47 2018 " "Info: Processing started: Fri Dec 21 14:39:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[6\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[6\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[5\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[5\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[4\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[4\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[7\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[7\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[3\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[3\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[1\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[1\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[2\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[2\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[0\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[0\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[6\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[6\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[5\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[5\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[4\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[4\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[7\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[7\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[3\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[3\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[1\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[1\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[2\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[2\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[0\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[0\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[6\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[6\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[5\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[5\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[4\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[4\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[7\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[7\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[3\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[3\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[1\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[1\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[2\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[2\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[0\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[0\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|18 " "Warning: Node \"74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|19 " "Warning: Node \"74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|17 " "Warning: Node \"74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|16 " "Warning: Node \"74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|15 " "Warning: Node \"74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|14 " "Warning: Node \"74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|12 " "Warning: Node \"74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|13 " "Warning: Node \"74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|dirtemp1 " "Warning: Node \"dda_module:inst1\|dda:inst2\|dirtemp1\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|dirtemp2 " "Warning: Node \"dda_module:inst1\|dda:inst2\|dirtemp2\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|dirtemp3 " "Warning: Node \"dda_module:inst1\|dda:inst2\|dirtemp3\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 50 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_20M " "Info: Assuming node \"CLK_20M\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 40 816 984 56 "CLK_20M" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_20M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NADV " "Info: Assuming node \"NADV\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -48 456 624 -32 "NADV" "" } { -56 624 680 -40 "NADV" "" } { 192 760 800 208 "NADV" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NE1 " "Info: Assuming node \"NE1\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -24 456 624 -8 "NE1" "" } { 400 808 872 416 "NE1" "" } { -32 624 680 -16 "NE1" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "NE1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NWE " "Info: Assuming node \"NWE\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 24 456 624 40 "NWE" "" } { 16 624 680 32 "NWE" "" } { 272 1112 1200 288 "NWE" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "P_WRITE " "Info: Assuming node \"P_WRITE\" is a latch enable. Will not compute fmax for this pin." {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -8 816 984 8 "P_WRITE" "" } { -16 984 1056 0 "P_WRITE" "" } { 304 1112 1200 320 "P_WRITE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|13 " "Info: Detected ripple clock \"74373b:inst2\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|12 " "Info: Detected ripple clock \"74373b:inst2\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|14 " "Info: Detected ripple clock \"74373b:inst2\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|16 " "Info: Detected ripple clock \"74373b:inst2\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|17 " "Info: Detected ripple clock \"74373b:inst2\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|19 " "Info: Detected ripple clock \"74373b:inst2\|19\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|18 " "Info: Detected ripple clock \"74373b:inst2\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|16~1 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|16~1\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|16~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|16~0 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|16~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "enc_module:inst5\|inst11~0 " "Info: Detected gated clock \"enc_module:inst5\|inst11~0\" as buffer" {  } { { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "enc_module:inst5\|inst11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|17 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|17\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 160 568 632 232 "17" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|16 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|16\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|15 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|15\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_20M register enc_module:inst\|encoder_filter:inst7\|inst3 register enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 65.56 MHz 15.254 ns Internal " "Info: Clock \"CLK_20M\" has Internal fmax of 65.56 MHz between source register \"enc_module:inst\|encoder_filter:inst7\|inst3\" and destination register \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]\" (period= 15.254 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.918 ns + Longest register register " "Info: + Longest register to register delay is 6.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns enc_module:inst\|encoder_filter:inst7\|inst3 1 REG LC_X9_Y7_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N2; Fanout = 4; REG Node = 'enc_module:inst\|encoder_filter:inst7\|inst3'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { enc_module:inst|encoder_filter:inst7|inst3 } "NODE_NAME" } } { "encoder_filter.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.200 ns) 1.147 ns enc_module:inst\|encoder:inst1\|inst7~0 2 COMB LC_X9_Y7_N8 27 " "Info: 2: + IC(0.947 ns) + CELL(0.200 ns) = 1.147 ns; Loc. = LC_X9_Y7_N8; Fanout = 27; COMB Node = 'enc_module:inst\|encoder:inst1\|inst7~0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { enc_module:inst|encoder_filter:inst7|inst3 enc_module:inst|encoder:inst1|inst7~0 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder.bdf" { { 88 584 648 136 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(0.747 ns) 4.524 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella3~COUT 3 COMB LC_X6_Y6_N5 2 " "Info: 3: + IC(2.630 ns) + CELL(0.747 ns) = 4.524 ns; Loc. = LC_X6_Y6_N5; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella3~COUT'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { enc_module:inst|encoder:inst1|inst7~0 enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.647 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella4~COUT 4 COMB LC_X6_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.647 ns; Loc. = LC_X6_Y6_N6; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella4~COUT'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.770 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella5~COUT 5 COMB LC_X6_Y6_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.770 ns; Loc. = LC_X6_Y6_N7; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella5~COUT'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.893 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella6~COUT 6 COMB LC_X6_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.893 ns; Loc. = LC_X6_Y6_N8; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella6~COUT'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 5.292 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT 7 COMB LC_X6_Y6_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.399 ns) = 5.292 ns; Loc. = LC_X6_Y6_N9; Fanout = 6; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 6.918 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 8 REG LC_X7_Y6_N4 3 " "Info: 8: + IC(0.000 ns) + CELL(1.626 ns) = 6.918 ns; Loc. = LC_X7_Y6_N4; Fanout = 3; REG Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.341 ns ( 48.29 % ) " "Info: Total cell delay = 3.341 ns ( 48.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.577 ns ( 51.71 % ) " "Info: Total interconnect delay = 3.577 ns ( 51.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.918 ns" { enc_module:inst|encoder_filter:inst7|inst3 enc_module:inst|encoder:inst1|inst7~0 enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "6.918 ns" { enc_module:inst|encoder_filter:inst7|inst3 {} enc_module:inst|encoder:inst1|inst7~0 {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.947ns 2.630ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 7.842 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_20M\" to destination register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_20M 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'CLK_20M'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 40 816 984 56 "CLK_20M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y3_N9 53 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 53; REG Node = 'enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 3 REG LC_X7_Y6_N4 3 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X7_Y6_N4; Fanout = 3; REG Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 7.842 ns - Longest register " "Info: - Longest clock path from clock \"CLK_20M\" to source register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_20M 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'CLK_20M'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 40 816 984 56 "CLK_20M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y3_N9 53 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 53; REG Node = 'enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns enc_module:inst\|encoder_filter:inst7\|inst3 3 REG LC_X9_Y7_N2 4 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X9_Y7_N2; Fanout = 4; REG Node = 'enc_module:inst\|encoder_filter:inst7\|inst3'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst7|inst3 } "NODE_NAME" } } { "encoder_filter.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst7|inst3 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder_filter:inst7|inst3 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst7|inst3 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder_filter:inst7|inst3 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "encoder_filter.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "encoder_filter.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.918 ns" { enc_module:inst|encoder_filter:inst7|inst3 enc_module:inst|encoder:inst1|inst7~0 enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "6.918 ns" { enc_module:inst|encoder_filter:inst7|inst3 {} enc_module:inst|encoder:inst1|inst7~0 {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.947ns 2.630ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst7|inst3 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder_filter:inst7|inst3 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "NE1 " "Info: No valid register-to-register data paths exist for clock \"NE1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "NWE " "Info: No valid register-to-register data paths exist for clock \"NWE\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74373b:inst2\|16 DATA\[4\] NADV 2.920 ns register " "Info: tsu for register \"74373b:inst2\|16\" (data pin = \"DATA\[4\]\", clock pin = \"NADV\") is 2.920 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.075 ns + Longest pin register " "Info: + Longest pin to register delay is 5.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA\[4\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'DATA\[4\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns DATA~11 2 COMB IOC_X6_Y8_N3 4 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X6_Y8_N3; Fanout = 4; COMB Node = 'DATA~11'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { DATA[4] DATA~11 } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.432 ns) + CELL(0.511 ns) 5.075 ns 74373b:inst2\|16 3 REG LC_X11_Y4_N6 3 " "Info: 3: + IC(3.432 ns) + CELL(0.511 ns) = 5.075 ns; Loc. = LC_X11_Y4_N6; Fanout = 3; REG Node = '74373b:inst2\|16'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.943 ns" { DATA~11 74373b:inst2|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 32.37 % ) " "Info: Total cell delay = 1.643 ns ( 32.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.432 ns ( 67.63 % ) " "Info: Total interconnect delay = 3.432 ns ( 67.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { DATA[4] DATA~11 74373b:inst2|16 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { DATA[4] {} DATA~11 {} 74373b:inst2|16 {} } { 0.000ns 0.000ns 3.432ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.813 ns + " "Info: + Micro setup delay of destination is 1.813 ns" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 3.968 ns - Shortest register " "Info: - Shortest clock path from clock \"NADV\" to destination register is 3.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 8; CLK Node = 'NADV'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -48 456 624 -32 "NADV" "" } { -56 624 680 -40 "NADV" "" } { 192 760 800 208 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.636 ns) + CELL(0.200 ns) 3.968 ns 74373b:inst2\|16 2 REG LC_X11_Y4_N6 3 " "Info: 2: + IC(2.636 ns) + CELL(0.200 ns) = 3.968 ns; Loc. = LC_X11_Y4_N6; Fanout = 3; REG Node = '74373b:inst2\|16'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { NADV 74373b:inst2|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 33.57 % ) " "Info: Total cell delay = 1.332 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.636 ns ( 66.43 % ) " "Info: Total interconnect delay = 2.636 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { NADV 74373b:inst2|16 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.968 ns" { NADV {} NADV~combout {} 74373b:inst2|16 {} } { 0.000ns 0.000ns 2.636ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { DATA[4] DATA~11 74373b:inst2|16 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { DATA[4] {} DATA~11 {} 74373b:inst2|16 {} } { 0.000ns 0.000ns 3.432ns } { 0.000ns 1.132ns 0.511ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { NADV 74373b:inst2|16 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.968 ns" { NADV {} NADV~combout {} 74373b:inst2|16 {} } { 0.000ns 0.000ns 2.636ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_20M DATA\[0\] enc_module:inst5\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[0\] 17.344 ns register " "Info: tco from clock \"CLK_20M\" to destination pin \"DATA\[0\]\" through register \"enc_module:inst5\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[0\]\" is 17.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 8.321 ns + Longest register " "Info: + Longest clock path from clock \"CLK_20M\" to source register is 8.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_20M 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'CLK_20M'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 40 816 984 56 "CLK_20M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X11_Y3_N7 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y3_N7; Fanout = 27; REG Node = 'enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_20M enc_module:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.346 ns) + CELL(0.918 ns) 8.321 ns enc_module:inst5\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[0\] 3 REG LC_X7_Y7_N2 4 " "Info: 3: + IC(3.346 ns) + CELL(0.918 ns) = 8.321 ns; Loc. = LC_X7_Y7_N2; Fanout = 4; REG Node = 'enc_module:inst5\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[0\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { enc_module:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 40.56 % ) " "Info: Total cell delay = 3.375 ns ( 40.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.946 ns ( 59.44 % ) " "Info: Total interconnect delay = 4.946 ns ( 59.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.321 ns" { CLK_20M enc_module:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "8.321 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.600ns 3.346ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.647 ns + Longest register pin " "Info: + Longest register to pin delay is 8.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns enc_module:inst5\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[0\] 1 REG LC_X7_Y7_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y7_N2; Fanout = 4; REG Node = 'enc_module:inst5\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[0\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.740 ns) 3.302 ns enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\]~47 2 COMB LC_X5_Y6_N0 1 " "Info: 2: + IC(2.562 ns) + CELL(0.740 ns) = 3.302 ns; Loc. = LC_X5_Y6_N0; Fanout = 1; COMB Node = 'enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\]~47'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.302 ns" { enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[0] enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~47 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(2.322 ns) 8.647 ns DATA\[0\] 3 PIN PIN_73 0 " "Info: 3: + IC(3.023 ns) + CELL(2.322 ns) = 8.647 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'DATA\[0\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.345 ns" { enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~47 DATA[0] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 35.41 % ) " "Info: Total cell delay = 3.062 ns ( 35.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.585 ns ( 64.59 % ) " "Info: Total interconnect delay = 5.585 ns ( 64.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.647 ns" { enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[0] enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~47 DATA[0] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "8.647 ns" { enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[0] {} enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~47 {} DATA[0] {} } { 0.000ns 2.562ns 3.023ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.321 ns" { CLK_20M enc_module:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "8.321 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.600ns 3.346ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.647 ns" { enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[0] enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~47 DATA[0] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "8.647 ns" { enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[0] {} enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~47 {} DATA[0] {} } { 0.000ns 2.562ns 3.023ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NE1 DATA\[0\] 14.980 ns Longest " "Info: Longest tpd from source pin \"NE1\" to destination pin \"DATA\[0\]\" is 14.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NE1 1 CLK PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_58; Fanout = 1; CLK Node = 'NE1'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NE1 } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -24 456 624 -8 "NE1" "" } { 400 808 872 416 "NE1" "" } { -32 624 680 -16 "NE1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.511 ns) 4.765 ns enc_module:inst5\|inst11~0 2 COMB LC_X8_Y4_N5 3 " "Info: 2: + IC(3.122 ns) + CELL(0.511 ns) = 4.765 ns; Loc. = LC_X8_Y4_N5; Fanout = 3; COMB Node = 'enc_module:inst5\|inst11~0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.633 ns" { NE1 enc_module:inst5|inst11~0 } "NODE_NAME" } } { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.914 ns) 6.370 ns enc_module:inst5\|inst11~2 3 COMB LC_X8_Y4_N7 32 " "Info: 3: + IC(0.691 ns) + CELL(0.914 ns) = 6.370 ns; Loc. = LC_X8_Y4_N7; Fanout = 32; COMB Node = 'enc_module:inst5\|inst11~2'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { enc_module:inst5|inst11~0 enc_module:inst5|inst11~2 } "NODE_NAME" } } { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.754 ns) + CELL(0.511 ns) 9.635 ns enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\]~47 4 COMB LC_X5_Y6_N0 1 " "Info: 4: + IC(2.754 ns) + CELL(0.511 ns) = 9.635 ns; Loc. = LC_X5_Y6_N0; Fanout = 1; COMB Node = 'enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\]~47'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { enc_module:inst5|inst11~2 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~47 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(2.322 ns) 14.980 ns DATA\[0\] 5 PIN PIN_73 0 " "Info: 5: + IC(3.023 ns) + CELL(2.322 ns) = 14.980 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'DATA\[0\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.345 ns" { enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~47 DATA[0] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.390 ns ( 35.98 % ) " "Info: Total cell delay = 5.390 ns ( 35.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.590 ns ( 64.02 % ) " "Info: Total interconnect delay = 9.590 ns ( 64.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.980 ns" { NE1 enc_module:inst5|inst11~0 enc_module:inst5|inst11~2 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~47 DATA[0] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "14.980 ns" { NE1 {} NE1~combout {} enc_module:inst5|inst11~0 {} enc_module:inst5|inst11~2 {} enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~47 {} DATA[0] {} } { 0.000ns 0.000ns 3.122ns 0.691ns 2.754ns 3.023ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dda_module:inst1\|lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] DATA\[6\] NADV 10.796 ns register " "Info: th for register \"dda_module:inst1\|lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"DATA\[6\]\", clock pin = \"NADV\") is 10.796 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 14.595 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 14.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 8; CLK Node = 'NADV'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -48 456 624 -32 "NADV" "" } { -56 624 680 -40 "NADV" "" } { 192 760 800 208 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.448 ns) + CELL(0.511 ns) 5.091 ns 74373b:inst2\|18 2 REG LC_X7_Y4_N9 1 " "Info: 2: + IC(3.448 ns) + CELL(0.511 ns) = 5.091 ns; Loc. = LC_X7_Y4_N9; Fanout = 1; REG Node = '74373b:inst2\|18'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.959 ns" { NADV 74373b:inst2|18 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.914 ns) 7.120 ns enc_module:inst5\|inst11~0 3 COMB LC_X8_Y4_N5 3 " "Info: 3: + IC(1.115 ns) + CELL(0.914 ns) = 7.120 ns; Loc. = LC_X8_Y4_N5; Fanout = 3; COMB Node = 'enc_module:inst5\|inst11~0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { 74373b:inst2|18 enc_module:inst5|inst11~0 } "NODE_NAME" } } { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.740 ns) 9.831 ns dda_module:inst1\|74138:inst1\|16 4 COMB LC_X11_Y4_N3 9 " "Info: 4: + IC(1.971 ns) + CELL(0.740 ns) = 9.831 ns; Loc. = LC_X11_Y4_N3; Fanout = 9; COMB Node = 'dda_module:inst1\|74138:inst1\|16'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { enc_module:inst5|inst11~0 dda_module:inst1|74138:inst1|16 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.846 ns) + CELL(0.918 ns) 14.595 ns dda_module:inst1\|lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LC_X7_Y4_N8 1 " "Info: 5: + IC(3.846 ns) + CELL(0.918 ns) = 14.595 ns; Loc. = LC_X7_Y4_N8; Fanout = 1; REG Node = 'dda_module:inst1\|lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.764 ns" { dda_module:inst1|74138:inst1|16 dda_module:inst1|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.215 ns ( 28.88 % ) " "Info: Total cell delay = 4.215 ns ( 28.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.380 ns ( 71.12 % ) " "Info: Total interconnect delay = 10.380 ns ( 71.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.595 ns" { NADV 74373b:inst2|18 enc_module:inst5|inst11~0 dda_module:inst1|74138:inst1|16 dda_module:inst1|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "14.595 ns" { NADV {} NADV~combout {} 74373b:inst2|18 {} enc_module:inst5|inst11~0 {} dda_module:inst1|74138:inst1|16 {} dda_module:inst1|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 3.448ns 1.115ns 1.971ns 3.846ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.020 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA\[6\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'DATA\[6\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[6] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns DATA~9 2 COMB IOC_X7_Y8_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X7_Y8_N1; Fanout = 4; COMB Node = 'DATA~9'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { DATA[6] DATA~9 } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(0.591 ns) 4.020 ns dda_module:inst1\|lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LC_X7_Y4_N8 1 " "Info: 3: + IC(2.297 ns) + CELL(0.591 ns) = 4.020 ns; Loc. = LC_X7_Y4_N8; Fanout = 1; REG Node = 'dda_module:inst1\|lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { DATA~9 dda_module:inst1|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 42.86 % ) " "Info: Total cell delay = 1.723 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.297 ns ( 57.14 % ) " "Info: Total interconnect delay = 2.297 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { DATA[6] DATA~9 dda_module:inst1|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.020 ns" { DATA[6] {} DATA~9 {} dda_module:inst1|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 2.297ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.595 ns" { NADV 74373b:inst2|18 enc_module:inst5|inst11~0 dda_module:inst1|74138:inst1|16 dda_module:inst1|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "14.595 ns" { NADV {} NADV~combout {} 74373b:inst2|18 {} enc_module:inst5|inst11~0 {} dda_module:inst1|74138:inst1|16 {} dda_module:inst1|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 3.448ns 1.115ns 1.971ns 3.846ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.740ns 0.918ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { DATA[6] DATA~9 dda_module:inst1|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.020 ns" { DATA[6] {} DATA~9 {} dda_module:inst1|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 2.297ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 38 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 21 14:39:47 2018 " "Info: Processing ended: Fri Dec 21 14:39:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
