// Seed: 3964053862
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  assign id_2 = id_4;
  assign id_2 = 1;
  type_6(
      1, id_1, id_2, 1
  );
  logic id_5 = 1;
endmodule
