/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs_o.i 1.17.2.2 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allregs_o.i
 * Purpose:	Independent register descriptions.
 */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x5e1,
	0,
	5,
	soc_OAMP_ARBITER_WEIGHTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFDCC_TX_MPLSr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x186,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_BFDCC_TX_MPLSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFDCV_TX_MPLSr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x187,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_BFDCV_TX_MPLSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CC_MPLSTP_GACHr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1b2,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_CC_MPLSTP_GACHr_fields,
	SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CC_MPLSTP_GALr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1b1,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_CC_MPLSTP_GALr_fields,
	SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CC_PACKETr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1b3,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_CC_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_GACHr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1ba,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_CV_MPLSTP_GACHr_fields,
	SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_GALr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1b9,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_CV_MPLSTP_GALr_fields,
	SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_MEPID_TLV_TYPEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1bc,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_CV_MPLSTP_MEPID_TLV_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00001234, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_TLV_HEADERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1bb,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_CV_MPLSTP_TLV_HEADERr_fields,
	SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CV_PACKETr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1bd,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_CV_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x440,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_OAMP_BFD_DIAG_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONSTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x164,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_OAMP_BFD_EMC_CONSTr_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00030002)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x184,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_OAMP_BFD_EMC_CONSTr_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00030002)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_FLADS_PROFILEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x443,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_OAMP_BFD_FLADS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_CONTROLr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x161,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_OAMP_BFD_IPV4_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_CONTROL_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x181,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_OAMP_BFD_IPV4_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x194,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_OAMP_BFD_IPV4_STATIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x412,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_OAMP_BFD_IPV4_STATIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1ad,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_IPV4_UDP_SPORTr_fields,
	SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x42b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_IPV4_UDP_SPORTr_fields,
	SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_I_MPLS_CONTROLr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x162,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_OAMP_BFD_I_MPLS_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_MPLS_CONTROL_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x182,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_OAMP_BFD_I_MPLS_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_I_PWE_CONTROLr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x163,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_BFD_I_PWE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_PWE_CONTROL_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x183,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_BFD_I_PWE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_DST_IPr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1af,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_MPLS_DST_IPr_fields,
	SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_DST_IP_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x42d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_MPLS_DST_IPr_fields,
	SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1ae,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_MPLS_UDP_SPORTr_fields,
	SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x42c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_MPLS_UDP_SPORTr_fields,
	SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_STARTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x15b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x16e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x192,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	6,
	soc_OAMP_BFD_PDU_STATIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x410,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	3,
	soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CWr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1b0,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_PWE_CWr_fields,
	SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x42e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_PWE_CWr_fields,
	SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x42f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_BFD_PWE_ROUTER_ALERTr_fields,
	SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1c3,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_OAMP_BFD_REQ_INTERVAL_POINTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x430,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_OAMP_BFD_REQ_INTERVAL_POINTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_IPV4_MULTI_HOPr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x184,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_BFD_TX_IPV4_MULTI_HOPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x404,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_BFD_TX_IPV4_MULTI_HOPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_MPLSr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x185,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_BFD_TX_MPLSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_MPLS_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x405,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_BFD_TX_MPLSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x180,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_OAMP_BFD_TX_RATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x400,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_OAMP_BFD_TX_RATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SAr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x108,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_CCM_MAC_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff00, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAPr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x10a,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_OAMP_CCM_TPID_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_CPUPORTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x110,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	19,
	soc_OAMP_CPUPORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x110,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	34,
	soc_OAMP_CPUPORT_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCHr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x188,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_DOWN_PTCHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x406,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_DOWN_PTCHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x555,
	SOC_REG_FLAG_RO,
	1,
	soc_OAMP_DROPPED_EVENTS_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_MONITOR_MEM_MASKr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x9a,
	0,
	2,
	soc_OAMP_ECC_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000012, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x7,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_EPNI_ECC_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASKr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x17,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_EPNI_ECC_INTERRUPT_REGISTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TESTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1f,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_EPNI_ECC_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x143,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENTr_fields,
	SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x156,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENTr_fields,
	SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATAr */
	soc_block_list[68],
	soc_genreg,
	1,
	0xa3,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ETH_1731_MEP_PROFILEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x44f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	80,
	soc_OAMP_ETH_1731_MEP_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROLr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x160,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_OAMP_ETH_OAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x180,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_OAMP_ETH_OAM_CONTROL_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_Fr */
	soc_block_list[68],
	soc_genreg,
	1,
	0xcf,
	0,
	6,
	soc_OAMP_GLOBAL_Fr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001c00f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATIONr */
	soc_block_list[68],
	soc_genreg,
	1,
	0xd0,
	0,
	3,
	soc_FCR_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_TRIGGERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0xd1,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x144,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	10,
	soc_OAMP_ICC_MAP_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x153,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_OAMP_ICC_MAP_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x157,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	10,
	soc_OAMP_ICC_MAP_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x166,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_OAMP_ICC_MAP_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMANDr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_OAMP_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_FCR_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_OAMP_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_FCR_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASKr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_OAMP_INDIRECT_WR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_OAMP_INDIRECT_WR_MASK_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INITIATE_ECC_ERR_0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0xa4,
	0,
	2,
	soc_OAMP_INITIATE_ECC_ERR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x24000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INITIATE_PAR_ERR_0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0xaa,
	SOC_REG_FLAG_64_BITS,
	33,
	soc_OAMP_INITIATE_PAR_ERR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INITIATE_PAR_ERR_0_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0xaa,
	SOC_REG_FLAG_64_BITS,
	38,
	soc_OAMP_INITIATE_PAR_ERR_0_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLVr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x439,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_INTERFACE_STAT_TLVr_fields,
	SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x10,
	0,
	3,
	soc_OAMP_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x140,
	SOC_REG_FLAG_RO,
	1,
	soc_OAMP_INTERRUPT_MESSAGEr_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x140,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_OAMP_INTERRUPT_MESSAGE_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	3,
	soc_OAMP_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TESTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_FCR_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x195,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_OAMP_IPV4_SRC_ADDR_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x413,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_OAMP_IPV4_SRC_ADDR_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1a5,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_OAMP_IPV4_TOS_TTL_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x423,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_OAMP_IPV4_TOS_TTL_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUIr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x43a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_OAMP_LMM_DA_OUIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x100,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_OAMP_MODE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003c, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x100,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_OAMP_MODE_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007c, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x189,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_OAMP_MPLS_PWE_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x407,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_OAMP_MPLS_PWE_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_NIBBLE_SELECT_FOR_PEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x480,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	32,
	soc_OAMP_NIBBLE_SELECT_FOR_PEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPSr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x168,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_NUMBER_OF_RMEPSr_fields,
	SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x5e0,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_NUMBER_OF_RMEPSr_fields,
	SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_OAM_TS_OFFSET_PROFILEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x455,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	64,
	soc_OAMP_OAM_TS_OFFSET_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_PAR_0_ERR_MONITOR_MEM_MASKr */
	soc_block_list[68],
	soc_genreg,
	1,
	0xa0,
	SOC_REG_FLAG_64_BITS,
	33,
	soc_OAMP_PAR_0_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PAR_0_ERR_MONITOR_MEM_MASK_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0xa0,
	SOC_REG_FLAG_64_BITS,
	38,
	soc_OAMP_PAR_0_ERR_MONITOR_MEM_MASK_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_1r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x50b,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_OAMP_PE_FEM_CFG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PE_FIRST_INSTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x500,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	18,
	soc_OAMP_PE_FIRST_INSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLVr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x438,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_PORT_STAT_TLVr_fields,
	SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONFr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x554,
	0,
	2,
	soc_OAMP_PROTECTION_PACKET_CONFr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x240,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_PROTECTION_PACKET_HEADERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x540,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_PROTECTION_PACKET_HEADERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_NUM_OF_BYTESr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x254,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_PROTECTION_PACKET_HEADER_NUM_OF_BYTESr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDPr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x10f,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_OAMP_PR_2_FWDDPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTCr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x10e,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_OAMP_PR_2_FW_DTCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLINGr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x16f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	28,
	soc_OAMP_PUNT_EVENT_HENDLINGr_fields,
	SOC_RESET_VAL_DEC(0x2a0540a8, 0x00000150)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0085r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0086r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_REG_0086r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0087r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0087r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0090r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0091r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0092r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_0093r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_0141r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x141,
	SOC_REG_FLAG_RO,
	1,
	soc_OAMP_REG_0141r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_0142r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x142,
	SOC_REG_FLAG_RO,
	1,
	soc_OAMP_REG_0141r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0154r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x154,
	SOC_REG_FLAG_RO,
	1,
	soc_OAMP_REG_0141r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0155r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x155,
	SOC_REG_FLAG_RO,
	1,
	soc_OAMP_REG_0141r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0201r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x201,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_00AFr */
	soc_block_list[68],
	soc_genreg,
	1,
	0xaf,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_00B0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_00B1r */
	soc_block_list[68],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_00B2r */
	soc_block_list[68],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_00B3r */
	soc_block_list[68],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_00CFr */
	soc_block_list[68],
	soc_genreg,
	1,
	0xcf,
	0,
	6,
	soc_OAMP_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001c00f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_020Dr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x20d,
	0,
	3,
	soc_EPNI_REG_01AFr_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x44a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	6,
	soc_OAMP_RFC_6374_DM_PDU_HEADERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_FIX_QUALIFIERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x191,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_RFC_6374_FIX_QUALIFIERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x445,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	6,
	soc_OAMP_RFC_6374_LM_PDU_HEADERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_CAM_ENTRIES_COUNTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_RO,
	1,
	soc_OAMP_RMAPEM_CAM_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICSr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x207,
	0,
	3,
	soc_OAMP_RMAPEM_DIAGNOSTICSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_ACCESSED_MODEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_RMAPEM_DIAGNOSTICS_ACCESSED_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_INDEXr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_RMAPEM_DIAGNOSTICS_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_KEYr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_RMAPEM_DIAGNOSTICS_KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_LOOKUP_RESULTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_RO,
	4,
	soc_OAMP_RMAPEM_DIAGNOSTICS_LOOKUP_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_READ_RESULTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_RO,
	2,
	soc_OAMP_RMAPEM_DIAGNOSTICS_READ_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ENTRIES_COUNTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_RO,
	1,
	soc_OAMP_RMAPEM_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_RO,
	2,
	soc_OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_RO,
	2,
	soc_OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_RO,
	2,
	soc_OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_RO,
	2,
	soc_OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x202,
	0,
	4,
	soc_OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
	SOC_RESET_MASK_DEC(0x00011f13, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x202,
	0,
	5,
	soc_OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x12,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONEr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x2,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x1b,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_KEY_TABLE_ENTRY_LIMITr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x204,
	0,
	1,
	soc_OAMP_RMAPEM_KEY_TABLE_ENTRY_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUPr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_OAMP_RMAPEM_LAST_LOOKUPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_RO,
	2,
	soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x203,
	0,
	3,
	soc_OAMP_RMAPEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_MANAGEMENT_UNIT_FAILUREr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_OAMP_RMAPEM_MANAGEMENT_UNIT_FAILUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_REQUESTS_COUNTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_OAMP_RMAPEM_REQUESTS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_RESET_STATUS_REGISTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_RO,
	1,
	soc_OAMP_RMAPEM_RESET_STATUS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_RO,
	2,
	soc_OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUGr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x186,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_OAMP_RXB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RX_TRAP_CODESr */
	soc_block_list[68],
	soc_genreg,
	4,
	0x188,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	8,
	soc_OAMP_RX_TRAP_CODESr_fields,
	SOC_RESET_VAL_DEC(0xe3e2e1e0, 0xe7e6e5e4)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_SPARE_REGISTER_3r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_OAMP_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf8f8f8f9, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_SPARE_REGISTER_3_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_FSRD_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REGr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x122,
	SOC_REG_FLAG_RO,
	4,
	soc_OAMP_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIGr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x123,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_TIMER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00196e6a, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TST_LBM_CTRLr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x47a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	13,
	soc_OAMP_TST_LBM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TST_LBM_PACKET_HEADERr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x465,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_TST_LBM_PACKET_HEADERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TST_LBM_PACKET_HEADER_NUM_OF_BYTESr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x479,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_TST_LBM_PACKET_HEADER_NUM_OF_BYTESr_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TST_LBM_STATUSr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x47d,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_OAMP_TST_LBM_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TX_PPHr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x120,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_OAMP_TX_PPHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKYr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x11a,
	SOC_REG_FLAG_SIGNAL,
	14,
	soc_OAMP_VALIDITY_CHECK_STICKYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x11e,
	SOC_REG_FLAG_SIGNAL,
	14,
	soc_OAMP_VALIDITY_CHECK_STICKY_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACHr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x190,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_Y_1731O_MPLSTP_GACHr_fields,
	SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x40e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_Y_1731O_MPLSTP_GACHr_fields,
	SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GALr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x18f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_Y_1731O_MPLSTP_GALr_fields,
	SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x40d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_Y_1731O_MPLSTP_GALr_fields,
	SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACHr */
	soc_block_list[68],
	soc_genreg,
	1,
	0x191,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_Y_1731O_PWE_GACHr_fields,
	SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88660_A0r */
	soc_block_list[68],
	soc_genreg,
	1,
	0x40f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OAMP_Y_1731O_PWE_GACHr_fields,
	SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80015,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_OAM_CCM_COUNT_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80601,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_OAM_CCM_COUNT_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000100,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_OAM_CCM_COUNT_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010600,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_OAM_CCM_COUNT_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80310,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_OAM_CCM_COUNT_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x770e0000,
	SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACCSHIFT),
	6,
	soc_OAM_CCM_COUNT_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002f00,
	0,
	1,
	soc_EGR_OAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_CONTROL_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e002100,
	0,
	1,
	soc_EGR_OAM_ERROR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002700,
	0,
	1,
	soc_EGR_OAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OAM_CURRENT_TIMEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa080020,
	0,
	1,
	soc_OAM_CURRENT_TIMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36000800,
	0,
	1,
	soc_OAM_CURRENT_TIME_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080020,
	0,
	1,
	soc_OAM_CURRENT_TIMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080612,
	0,
	1,
	soc_OAM_CURRENT_TIMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e001200,
	0,
	1,
	soc_OAM_CURRENT_TIME_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a000c00,
	0,
	1,
	soc_OAM_CURRENT_TIME_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_C_INTERFACE_DROP_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e001d00,
	0,
	9,
	soc_OAM_C_INTERFACE_DROP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OAM_DROP_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa080022,
	0,
	1,
	soc_OAM_DROP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36000900,
	0,
	1,
	soc_OAM_DROP_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080022,
	0,
	1,
	soc_OAM_DROP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080616,
	0,
	1,
	soc_OAM_DROP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e001600,
	0,
	1,
	soc_OAM_DROP_CONTROL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a000d00,
	0,
	1,
	soc_OAM_DROP_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_LM_CNG_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e005100,
	0,
	3,
	soc_OAM_LM_CNG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_0_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e019200,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e019300,
	0,
	3,
	soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_0_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e019400,
	0,
	3,
	soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_1_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e019500,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_1_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e019600,
	0,
	3,
	soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_1_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e019700,
	0,
	3,
	soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46011500,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46011600,
	0,
	3,
	soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d8e,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d8f,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108005e,
	0,
	4,
	soc_OAM_LM_CPU_DATA_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006700,
	0,
	4,
	soc_OAM_LM_CPU_DATA_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080680,
	0,
	4,
	soc_OAM_LM_CPU_DATA_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e005000,
	0,
	4,
	soc_OAM_LM_CPU_DATA_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a005600,
	0,
	4,
	soc_OAM_LM_CPU_DATA_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46007a00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_OAM_LM_CPU_DATA_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_PORT_INTERFACE_DROP_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e001c00,
	0,
	9,
	soc_OAM_C_INTERFACE_DROP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_SEC_NS_COUNTER_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80016,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	2,
	soc_OAM_SEC_NS_COUNTER_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	22,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_SEC_NS_COUNTER_64_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8070d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	2,
	soc_OAM_SEC_NS_COUNTER_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	13,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_SEC_NS_COUNTER_ENABLEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80017,
	0,
	1,
	soc_OAM_SEC_NS_COUNTER_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_SEC_NS_COUNTER_ENABLE_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8070e,
	0,
	1,
	soc_OAM_SEC_NS_COUNTER_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_SVP_INTERFACE_DROP_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e002000,
	0,
	9,
	soc_OAM_C_INTERFACE_DROP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_S_C_INTERFACE_DROP_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e001f00,
	0,
	9,
	soc_OAM_C_INTERFACE_DROP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_S_INTERFACE_DROP_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e001e00,
	0,
	9,
	soc_OAM_C_INTERFACE_DROP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e002200,
	0,
	2,
	soc_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808000f,
	0,
	3,
	soc_OAM_TIMER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080147,
	0,
	3,
	soc_OAM_TIMER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808015f,
	0,
	3,
	soc_OAM_TIMER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010f00,
	0,
	3,
	soc_OAM_TIMER_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010700,
	0,
	3,
	soc_OAM_TIMER_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80311,
	0,
	3,
	soc_OAM_TIMER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x770f0000,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_OAM_TIMER_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OAM_TX_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80014,
	0,
	3,
	soc_OAM_TX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80600,
	0,
	3,
	soc_OAM_TX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000000,
	0,
	3,
	soc_OAM_TX_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010500,
	0,
	3,
	soc_OAM_TX_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8030f,
	0,
	3,
	soc_OAM_TX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x770d0000,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_OAM_TX_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OBRXANIFFCr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x46a3,
	0,
	1,
	soc_OBRXANIFFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OBRXAOFPFCr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x46a2,
	0,
	1,
	soc_OBRXAOFPFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OBRXASCHBFCr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x46a1,
	0,
	1,
	soc_OBRXASCHBFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OBRXBNIFFCr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x46a6,
	0,
	1,
	soc_OBRXBNIFFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OBRXBOFPFCr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x46a5,
	0,
	1,
	soc_OBRXBOFPFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OBRXBSCHBFCr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x46a4,
	0,
	1,
	soc_OBRXBSCHBFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OBRXFCSELr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x46a0,
	0,
	6,
	soc_OBRXFCSELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OC768CONFIGURATIONr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x59e9,
	0,
	3,
	soc_OC768CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OC768QM3MASKr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x59ea,
	0,
	1,
	soc_OC768QM3MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_GLOBALFr */
	soc_block_list[82],
	soc_genreg,
	1,
	0xcf,
	0,
	1,
	soc_OCB_GLOBALFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00004000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_1r */
	soc_block_list[82],
	soc_genreg,
	1,
	0xc1,
	0,
	1,
	soc_OCB_GLOBAL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000040, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATIONr */
	soc_block_list[82],
	soc_genreg,
	1,
	0x88,
	0,
	3,
	soc_CFC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_GTIMER_TRIGGERr */
	soc_block_list[82],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMANDr */
	soc_block_list[82],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[82],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[82],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_READ_DATA_0r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x130,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_OCB_INDIRECT_READ_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_READ_DATA_1r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x140,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_OCB_INDIRECT_READ_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_WRITE_DATA_0r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x110,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_OCB_INDIRECT_WRITE_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_WRITE_DATA_1r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x120,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_OCB_INDIRECT_WRITE_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_OCB_CONFIGURATION_REGISTERr */
	soc_block_list[82],
	soc_genreg,
	1,
	0x200,
	0,
	1,
	soc_OCB_OCB_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000010, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_OCB_EVEN_RD_CTRr */
	soc_block_list[82],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_RO,
	1,
	soc_OCB_OCB_EVEN_RD_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_OCB_EVEN_WR_CTRr */
	soc_block_list[82],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_RO,
	1,
	soc_OCB_OCB_EVEN_WR_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_OCB_ODD_RD_CTRr */
	soc_block_list[82],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_RO,
	1,
	soc_OCB_OCB_ODD_RD_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_OCB_ODD_WR_CTRr */
	soc_block_list[82],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_RO,
	1,
	soc_OCB_OCB_ODD_WR_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0020r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x20,
	0,
	1,
	soc_CLP_REG_040300r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0040r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_RO,
	1,
	soc_OCB_REG_0040r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0085r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0086r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_REG_0086r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0087r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0087r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0090r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0091r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0092r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0093r */
	soc_block_list[82],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_00AFr */
	soc_block_list[82],
	soc_genreg,
	1,
	0xaf,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_00B4r */
	soc_block_list[82],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_00B5r */
	soc_block_list[82],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_00B6r */
	soc_block_list[82],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_00B7r */
	soc_block_list[82],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_00C1r */
	soc_block_list[82],
	soc_genreg,
	1,
	0xc1,
	0,
	1,
	soc_IRE_REG_00C1r_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000040, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_00CFr */
	soc_block_list[82],
	soc_genreg,
	1,
	0xcf,
	0,
	1,
	soc_OCB_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00004000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_INTERRUPT_MASK_REGISTERr */
	soc_block_list[125],
	soc_genreg,
	1,
	0x10,
	0,
	6,
	soc_OCCG_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000009f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_INTERRUPT_REGISTERr */
	soc_block_list[125],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
	6,
	soc_OCCG_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000009f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0050r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x50,
	0,
	1,
	soc_BRDC_FMACH_REG_0050r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0051r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x51,
	0,
	1,
	soc_BRDC_FMACH_REG_0051r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0052r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x52,
	0,
	1,
	soc_BRDC_FMACH_REG_0052r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0053r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x53,
	0,
	1,
	soc_OCCG_REG_0053r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0055r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x55,
	0,
	1,
	soc_DCMA_REG_0055r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0056r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x56,
	SOC_REG_FLAG_ABOVE_64_BITS,
	16,
	soc_OCCG_REG_0056r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0059r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x59,
	SOC_REG_FLAG_RO,
	5,
	soc_OCCG_REG_0059r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0062r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x62,
	SOC_REG_FLAG_RO,
	2,
	soc_OCCG_REG_0062r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0063r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x63,
	SOC_REG_FLAG_ABOVE_64_BITS,
	21,
	soc_OCCG_REG_0063r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0067r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x67,
	SOC_REG_FLAG_RO,
	2,
	soc_OCCG_REG_0062r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0068r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x68,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_OCCG_REG_0068r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0078r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x78,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_OCCG_REG_0078r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_005Ar */
	soc_block_list[125],
	soc_genreg,
	1,
	0x5a,
	SOC_REG_FLAG_ABOVE_64_BITS,
	17,
	soc_OCCG_REG_005Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_005Er */
	soc_block_list[125],
	soc_genreg,
	1,
	0x5e,
	SOC_REG_FLAG_RO,
	4,
	soc_OCCG_REG_005Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_005Fr */
	soc_block_list[125],
	soc_genreg,
	1,
	0x5f,
	SOC_REG_FLAG_ABOVE_64_BITS,
	22,
	soc_OCCG_REG_005Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_006Ar */
	soc_block_list[125],
	soc_genreg,
	1,
	0x6a,
	SOC_REG_FLAG_RO,
	2,
	soc_OCCG_REG_0062r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_006Br */
	soc_block_list[125],
	soc_genreg,
	1,
	0x6b,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCL_REG_00AAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_006Fr */
	soc_block_list[125],
	soc_genreg,
	1,
	0x6f,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_OCCG_REG_006Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_007Cr */
	soc_block_list[125],
	soc_genreg,
	1,
	0x7c,
	0,
	1,
	soc_OCCG_REG_007Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_SYNC_TEST_MODE_OPERATIONr */
	soc_block_list[125],
	soc_genreg,
	1,
	0x7a,
	0,
	3,
	soc_OCCG_SYNC_TEST_MODE_OPERATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_OCCG_TEST_MODE_CMD_REGr */
	soc_block_list[125],
	soc_genreg,
	1,
	0x73,
	0,
	6,
	soc_OCCG_TEST_MODE_CMD_REGr_fields,
	SOC_RESET_VAL_DEC(0x00001eff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_TEST_MODE_CMD_REG_BCM88754_A0r */
	soc_block_list[125],
	soc_genreg,
	1,
	0x73,
	0,
	8,
	soc_OCCG_TEST_MODE_CMD_REG_BCM88754_A0r_fields,
	SOC_RESET_VAL_DEC(0x00ffdeff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_TEST_MODE_CMD_RESULT_REGr */
	soc_block_list[125],
	soc_genreg,
	1,
	0x74,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	6,
	soc_OCCG_TEST_MODE_CMD_RESULT_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_BLOCK_TABLE_PARITY_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004900,
	0,
	15,
	soc_OC_BLOCK_TABLE_PARITY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_BLOCK_TABLE_PARITY_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004a00,
	0,
	15,
	soc_OC_BLOCK_TABLE_PARITY_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_BLOCK_TABLE_PARITY_ERROR_STATUSr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004b00,
	0,
	2,
	soc_OC_BLOCK_TABLE_PARITY_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_CMU_PORT0_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002200,
	0,
	1,
	soc_OC_CMU_PORT0_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_CMU_PORT0_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002300,
	0,
	1,
	soc_OC_CMU_PORT0_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_CMU_PORT0_MAPPING_ERROR_STATUSr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004000,
	0,
	2,
	soc_OC_CMU_PORT0_MAPPING_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_CMU_PORT1_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002400,
	0,
	1,
	soc_OC_CMU_PORT0_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_CMU_PORT1_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002500,
	0,
	1,
	soc_OC_CMU_PORT0_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_CMU_PORT1_MAPPING_ERROR_STATUSr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004100,
	0,
	2,
	soc_OC_CMU_PORT0_MAPPING_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_CONFIGr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000000,
	0,
	8,
	soc_OC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03fffffe, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_COP0_PORT_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002600,
	0,
	1,
	soc_OC_CMU_PORT0_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_COP0_PORT_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002700,
	0,
	1,
	soc_OC_CMU_PORT0_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_COP0_PORT_MAPPING_ERROR_STATUSr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004200,
	0,
	2,
	soc_OC_CMU_PORT0_MAPPING_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_COP1_PORT_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002800,
	0,
	1,
	soc_OC_CMU_PORT0_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_COP1_PORT_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002900,
	0,
	1,
	soc_OC_CMU_PORT0_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_COP1_PORT_MAPPING_ERROR_STATUSr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004300,
	0,
	2,
	soc_OC_CMU_PORT0_MAPPING_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_DEBUGr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005100,
	0,
	1,
	soc_OC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002000,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002100,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003e00,
	0,
	1,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003f00,
	0,
	2,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT0_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000c00,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT0_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000d00,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT0_MAPPING_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002a00,
	0,
	1,
	soc_OC_LRP_PORT0_MAPPING_ERROR_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT0_MAPPING_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002b00,
	0,
	2,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT1_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000e00,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT1_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000f00,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT1_MAPPING_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002c00,
	0,
	1,
	soc_OC_LRP_PORT0_MAPPING_ERROR_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT1_MAPPING_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002d00,
	0,
	2,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT2_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001000,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT2_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001100,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT2_MAPPING_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002e00,
	0,
	1,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT2_MAPPING_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2002f00,
	0,
	2,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT3_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001200,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT3_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001300,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT3_MAPPING_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003000,
	0,
	1,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT3_MAPPING_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003100,
	0,
	2,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT4_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001400,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT4_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001500,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT4_MAPPING_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003200,
	0,
	1,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT4_MAPPING_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003300,
	0,
	2,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT5_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001600,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT5_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001700,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT5_MAPPING_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003400,
	0,
	1,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT5_MAPPING_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003500,
	0,
	2,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT6_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001800,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT6_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001900,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT6_MAPPING_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003600,
	0,
	1,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT6_MAPPING_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003700,
	0,
	2,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT7_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001a00,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT7_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001b00,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT7_MAPPING_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003800,
	0,
	1,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT7_MAPPING_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003900,
	0,
	2,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT8_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001c00,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT8_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001d00,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT8_MAPPING_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003a00,
	0,
	1,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT8_MAPPING_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003b00,
	0,
	2,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT9_MAPPING_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001e00,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT9_MAPPING_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2001f00,
	0,
	6,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT9_MAPPING_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003c00,
	0,
	1,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_LRP_PORT9_MAPPING_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2003d00,
	0,
	2,
	soc_OC_LRP_BUBBLE_PORT_MAPPING_ERROR_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004c00,
	0,
	30,
	soc_OC_MEMORY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004d00,
	0,
	30,
	soc_OC_MEMORY_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004e00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004f00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_ERROR_STATUS2r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005000,
	0,
	2,
	soc_OC_MEMORY_ERROR_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_INIT_CONTROLr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000200,
	0,
	4,
	soc_OC_MEMORY_INIT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001e, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_INIT_DATA0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000700,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_INIT_DATA1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000800,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_INIT_DATA2r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000900,
	0,
	1,
	soc_OC_MEMORY_INIT_DATA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_INIT_ENABLE0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000300,
	0,
	1,
	soc_CM_BACKGROUND_EJECT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_INIT_ENABLE1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000400,
	0,
	1,
	soc_CM_BACKGROUND_EJECT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_INIT_ENABLE2r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000500,
	0,
	1,
	soc_CM_BACKGROUND_EJECT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEMORY_INIT_ENABLE3r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000600,
	0,
	1,
	soc_CM_BACKGROUND_EJECT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEM_DEBUGr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005300,
	0,
	2,
	soc_OC_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MEM_ECC_DEBUGr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005400,
	0,
	4,
	soc_OC_MEM_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MISC_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000a00,
	0,
	1,
	soc_OC_MISC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_MISC_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000b00,
	0,
	1,
	soc_OC_MISC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_PD_ASSISTr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005200,
	0,
	2,
	soc_OC_PD_ASSISTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_SEGMENT_TABLE_ECC_ERRORr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004400,
	0,
	22,
	soc_OC_SEGMENT_TABLE_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_SEGMENT_TABLE_ECC_ERROR_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004500,
	0,
	22,
	soc_OC_SEGMENT_TABLE_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_SEGMENT_TABLE_ECC_ERROR_STATUS0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004600,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_SEGMENT_TABLE_ECC_ERROR_STATUS1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004700,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_SEGMENT_TABLE_ECC_ERROR_STATUS2r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2004800,
	0,
	2,
	soc_OC_SEGMENT_TABLE_ECC_ERROR_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_SEGMENT_TABLE_INIT_CONTROLr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2000100,
	0,
	2,
	soc_OC_SEGMENT_TABLE_INIT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_CAPTURE0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2006200,
	0,
	4,
	soc_OC_TRACE_IF_CAPTURE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_CAPTURE1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2006300,
	0,
	2,
	soc_OC_TRACE_IF_CAPTURE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_CAPTURE2r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2006400,
	0,
	1,
	soc_OC_TRACE_IF_CAPTURE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_CAPTURE3r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2006500,
	0,
	1,
	soc_OC_TRACE_IF_CAPTURE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_CONTROLr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005800,
	0,
	4,
	soc_OC_TRACE_IF_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_COUNTERr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005900,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_FIELD_MASK0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005e00,
	0,
	4,
	soc_OC_TRACE_IF_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_FIELD_MASK1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005f00,
	0,
	2,
	soc_OC_TRACE_IF_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_FIELD_MASK2r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2006000,
	0,
	1,
	soc_OC_TRACE_IF_FIELD_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_FIELD_MASK3r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2006100,
	0,
	1,
	soc_OC_TRACE_IF_FIELD_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_FIELD_VALUE0r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005a00,
	0,
	4,
	soc_OC_TRACE_IF_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_FIELD_VALUE1r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005b00,
	0,
	2,
	soc_OC_TRACE_IF_FIELD_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_FIELD_VALUE2r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005c00,
	0,
	1,
	soc_OC_TRACE_IF_FIELD_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_FIELD_VALUE3r */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005d00,
	0,
	1,
	soc_OC_TRACE_IF_FIELD_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_STATUSr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2006600,
	0,
	1,
	soc_OC_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_OC_TRACE_IF_STATUS_MASKr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2006700,
	0,
	1,
	soc_OC_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ODTCONFIGURATIONREGISTERr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x181b,
	0,
	3,
	soc_ODTCONFIGURATIONREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OFPAGINGENABLESETTINGS_0r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x5988,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OFPAGINGENABLESETTINGS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OFPAGINGENABLESETTINGS_1r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x598a,
	0,
	1,
	soc_OFPAGINGENABLESETTINGS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OFPFORCEAGING_0r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x598b,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OFPFORCEAGING_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OFPFORCEAGING_1r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x598d,
	0,
	1,
	soc_OFPFORCEAGING_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OFPTHRESHOLDTYPESELECT_0r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x5957,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OFPTHRESHOLDTYPESELECT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OFPTHRESHOLDTYPESELECT_1r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x5959,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OFPTHRESHOLDTYPESELECT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OFPTHRESHOLDTYPESELECT_2r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x595b,
	0,
	1,
	soc_OFPTHRESHOLDTYPESELECT_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLPPACKETCOUNTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x251d,
	0,
	1,
	soc_OLPPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLPSTREAMINGINTERFACECONFIGURATIONSr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x1d,
	0,
	3,
	soc_OLPSTREAMINGINTERFACECONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x017f0100, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLPSTREAMINGINTERFACEINTERRUPTSr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x20,
	0,
	4,
	soc_OLPSTREAMINGINTERFACEINTERRUPTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003c, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLPSTREAMINGINTERFACEINTERRUPTSMASKREGISTERr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x21,
	0,
	4,
	soc_OLPSTREAMINGINTERFACEINTERRUPTSMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003c, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLP_CONFIGr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x4399,
	0,
	3,
	soc_OLP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x77f3ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_CONFIGS_GENERALr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x108,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OLP_CONFIGS_GENERALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATIONr */
	soc_block_list[63],
	soc_genreg,
	2,
	0x10d,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_OLP_DSP_ENGINE_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_DSP_HEADERr */
	soc_block_list[63],
	soc_genreg,
	2,
	0x10f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_OLP_DSP_HEADERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNTr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNTr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x7,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_IDR_ECC_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASKr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x17,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_EPNI_ECC_INTERRUPT_REGISTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TESTr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x1f,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_EPNI_ECC_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESSr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x125,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_EP_TRANSACTION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATAr */
	soc_block_list[63],
	soc_genreg,
	1,
	0xa3,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x121,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_FIFO_0_EVENT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x122,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_FIFO_1_EVENT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATIONr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x88,
	0,
	3,
	soc_CFC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_GTIMER_TRIGGERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x127,
	SOC_REG_FLAG_RO,
	2,
	soc_OLP_INCOMING_BAD_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x11f,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_INCOMING_EVENT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x128,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x126,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_INCOMING_VALID_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLP_INDIRECTCOMMANDr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4440,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLP_INDIRECTCOMMANDADDRESSr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4441,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLP_INDIRECTCOMMANDDATAINCREMENTr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4442,
	0,
	1,
	soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLP_INDIRECTCOMMANDRDDATAr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4430,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_INDIRECTCOMMANDRDDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLP_INDIRECTCOMMANDWRDATAr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4420,
	0,
	1,
	soc_OLP_INDIRECTCOMMANDWRDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMANDr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_OLP_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_OLP_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_WR_MASKr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_OLP_INDIRECT_WR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLP_INTERRUPTMASKREGISTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4410,
	0,
	9,
	soc_OLP_INTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OLP_INTERRUPTREGISTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4400,
	0,
	9,
	soc_OLP_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x10,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_OLP_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	1,
	soc_OLP_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TESTr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x124,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_IP_TRANSACTION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x120,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_LPBK_EVENT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x123,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_OUTGOING_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x129,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_OUTGOING_REQUEST_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNTr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATEr */
	soc_block_list[63],
	soc_genreg,
	1,
	0xaa,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_OLP_PAR_ERR_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASKr */
	soc_block_list[63],
	soc_genreg,
	1,
	0xa0,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_OLP_PAR_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0085r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0090r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0091r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0092r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0093r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0100r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x100,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_REG_00DBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0109r */
	soc_block_list[63],
	soc_genreg,
	2,
	0x109,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_OLP_REG_0109r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_00BFr */
	soc_block_list[63],
	soc_genreg,
	1,
	0xbf,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_00F0r */
	soc_block_list[63],
	soc_genreg,
	1,
	0xf0,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_CFC_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_010Br */
	soc_block_list[63],
	soc_genreg,
	2,
	0x10b,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_OLP_REG_010Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICEr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x103,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICEr_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x101,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_OLP_RX_CONFIGS_DSP_IDENTIFIERr_fields,
	SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERALr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x105,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_OLP_RX_CONFIGS_GENERALr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_IDr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAINr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARADr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x106,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_OLP_TX_CONFIGS_ARADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_PETRA_Br */
	soc_block_list[63],
	soc_genreg,
	1,
	0x107,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_OLP_TX_CONFIGS_PETRA_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16080540,
	SOC_REG_FLAG_64_BITS,
	10,
	soc_OOBFC_CHANNEL_BASE_64r_fields,
	SOC_RESET_VAL_DEC(0x0f030840, 0x00000070)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16080540,
	SOC_REG_FLAG_64_BITS,
	10,
	soc_OOBFC_CHANNEL_BASE_64_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006000,
	SOC_REG_FLAG_64_BITS,
	10,
	soc_OOBFC_CHANNEL_BASE_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0f030840, 0x00000070)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x96006000,
	SOC_REG_FLAG_64_BITS,
	10,
	soc_OOBFC_CHANNEL_BASE_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0f030840, 0x00000070)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006000,
	SOC_REG_FLAG_64_BITS,
	10,
	soc_OOBFC_CHANNEL_BASE_64_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x0d02a580, 0x00000030)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22080050,
	SOC_REG_FLAG_64_BITS,
	15,
	soc_OOBFC_CHIF_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00a000,
	0,
	7,
	soc_OOBFC_CHIF_CFG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00a100,
	0,
	7,
	soc_OOBFC_CHIF_CFG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00a200,
	0,
	7,
	soc_OOBFC_CHIF_CFG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00a300,
	0,
	7,
	soc_OOBFC_CHIF_CFG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xce002100,
	0,
	5,
	soc_OOBFC_CHIF_CFG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a002100,
	0,
	5,
	soc_OOBFC_CHIF_CFG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006300,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ENG_PORT_EN0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006400,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ENG_PORT_EN1_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_41r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006200,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ENG_PORT_EN_41r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x96006200,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ENG_PORT_EN_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16080570,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ENG_PORT_EN_0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_0_64_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16080570,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ENG_PORT_EN_0_64_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16080580,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ENG_PORT_EN_0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006500,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ENG_PORT_QSEL0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006a00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ENG_PORT_QSEL1_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x96006300,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ENG_PORT_QSEL_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_GCSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16080590,
	0,
	2,
	soc_OOBFC_GCSr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_GCS_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006400,
	0,
	2,
	soc_OOBFC_GCS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_GCS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x96006400,
	0,
	2,
	soc_OOBFC_GCS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_GCS_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006600,
	0,
	2,
	soc_OOBFC_GCS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OOBFC_INGRES_PORT_PG_PORT_ENA_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16080550,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_INGRES_PORT_PG_PORT_ENA_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ING_PORT_EN0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006200,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ING_PORT_EN1_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN_41r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ING_PORT_EN_41r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x96006100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ING_PORT_EN_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN_0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16080550,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ING_PORT_EN_0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN_1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16080560,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_ING_PORT_EN_0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22080080,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_OOBFC_MSG_CRC_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00a800,
	0,
	1,
	soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00a900,
	0,
	1,
	soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00aa00,
	0,
	1,
	soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00ab00,
	0,
	1,
	soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xce002200,
	0,
	1,
	soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a002200,
	0,
	1,
	soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_MSG_REG0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x22080090,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_MSG_REG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_MSG_REG1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x220800a0,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_MSG_REG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xce002300,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG0_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a002300,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG0_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e002300,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xce002400,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG1_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a002400,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG1_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e002400,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a002600,
	0,
	1,
	soc_OOBFC_MSG_RX_TOT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00b000,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00b100,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00b200,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00b300,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xce002600,
	0,
	1,
	soc_OOBFC_MSG_RX_TOT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_MSG_TX_CNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x96006600,
	0,
	1,
	soc_OOBFC_MSG_RX_TOT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_MSG_TX_CNT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006600,
	0,
	1,
	soc_OOBFC_MSG_RX_TOT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_MSG_TX_CNT_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006800,
	0,
	1,
	soc_OOBFC_MSG_RX_TOT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_STSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x160805a0,
	SOC_REG_FLAG_RO,
	2,
	soc_OOBFC_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_STS_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006500,
	SOC_REG_FLAG_RO,
	2,
	soc_OOBFC_STS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_STS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x96006500,
	SOC_REG_FLAG_RO,
	2,
	soc_OOBFC_STS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_STS_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006700,
	SOC_REG_FLAG_RO,
	2,
	soc_OOBFC_STS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_TX_IDLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x160805b0,
	0,
	1,
	soc_OOBFC_TX_IDLEr_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBFC_TX_IDLE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006700,
	0,
	1,
	soc_OOBFC_TX_IDLE_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_TX_IDLE_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x96006700,
	0,
	1,
	soc_OOBFC_TX_IDLE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBFC_TX_IDLE_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a006900,
	0,
	1,
	soc_OOBFC_TX_IDLE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OOBFC_TX_MESSAGE_GAPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x160805b0,
	0,
	1,
	soc_OOBFC_TX_MESSAGE_GAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBIF_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x220800b0,
	0,
	6,
	soc_OOBIF_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OOBIF_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xce002500,
	0,
	4,
	soc_OOBIF_DEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBIF_DEBUG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a002500,
	0,
	4,
	soc_OOBIF_DEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBIF_DEBUG_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e002500,
	0,
	3,
	soc_OOBIF_DEBUG_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBIF_RX_TESTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e005000,
	0,
	4,
	soc_OOBIF_RX_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OOBIF_TX_TESTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a00a600,
	0,
	2,
	soc_OOBIF_TX_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OOBPADCONFIGURATIONr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x466c,
	0,
	12,
	soc_OOBPADCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OOBRX0ERRORCOUNTERr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4683,
	0,
	4,
	soc_OOBRX0ERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OOBRX1ERRORCOUNTERr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4684,
	0,
	4,
	soc_OOBRX0ERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OOBRXTOSCHHRMASK_0r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4664,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBRXTOSCHHRMASK_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OOBRXTOSCHHRMASK_1r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4666,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OOBRXTOSCHHRMASK_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_DROP_STATESr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe006c00,
	SOC_REG_FLAG_RO,
	12,
	soc_OP_BUFFER_DROP_STATESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_PRI0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000a,
	0,
	1,
	soc_OP_BUFFER_LIMIT_PRI0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_REDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080009,
	0,
	1,
	soc_OP_BUFFER_LIMIT_REDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080009,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080004,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080009,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_CELLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000b00,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000d00,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080008,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_CELLIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000a00,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_CELLI_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080004,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080004,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_CELL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe000c00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_LIMIT_RED_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x308000c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_LIMIT_RED_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080005,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080005,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080005,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_PACKET_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000a,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_QENTRYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_QENTRY_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000e00,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_QENTRY_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2e080002,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xba000200,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xca000200,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2d080002,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb6000200,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RED_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_REDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000d,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_REDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000e,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080024,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080089,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_CELLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008b00,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008d00,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080088,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_CELLIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008a00,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_CELLI_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080024,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080024,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe008800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x3080088,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080025,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080025,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080025,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308008a,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_QENTRY_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008e00,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_QENTRY_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2e080006,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xba000600,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xca000600,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2d080006,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb6000600,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOWr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000c,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000d,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080022,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080085,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008600,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008800,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080084,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008500,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLI_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080022,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080022,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe008400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x3080084,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080023,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080023,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080023,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080086,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRY_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008900,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRY_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2e080005,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xba000500,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xca000500,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2d080005,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb6000500,
	0,
	1,
	soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOWr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080008,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080008,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080002,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080005,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_CELLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000600,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000800,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080004,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_CELLIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000500,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_CELLI_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080002,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080002,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe000800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x3080008,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080003,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080003,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080003,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080006,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_QENTRYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_QENTRY_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000900,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_QENTRY_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2e080001,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xba000100,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xca000100,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2d080001,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb6000100,
	0,
	1,
	soc_OP_BUFFER_LIMIT_YELLOW_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_MAX_TOTAL_COUNT_CELLr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x3080048,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_MAX_TOTAL_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_MAX_TOTAL_COUNT_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe004800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_MAX_TOTAL_COUNT_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080020,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080005,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080005,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000e,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080041,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_CELLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe004100,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe004300,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080040,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_CELLIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe004000,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_CELLI_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000e,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe004000,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x3080040,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000f,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000f,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080048,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_QENTRYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_QENTRY_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe004800,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_QENTRY_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2e080003,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xba000300,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xca000300,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2d080003,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb6000300,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_SHARED_COUNT_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMITr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080001,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_CELLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000100,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000300,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_CELLIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_CELLI_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe000400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x3080004,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080001,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080001,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080002,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_QENTRYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_QENTRY_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe000400,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_QENTRY_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUMEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000b,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080020,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080081,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008100,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008300,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080080,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLI_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080020,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe008000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x3080080,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080021,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080021,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080082,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRY_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe008400,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRY_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2e080004,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xba000400,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xca000400,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2d080004,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb6000400,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2e080000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xba000000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xca000000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2d080000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb6000000,
	0,
	1,
	soc_OP_BUFFER_SHARED_LIMIT_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080021,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_TOTAL_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080006,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_TOTAL_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080006,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_TOTAL_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080010,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_TOTAL_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080010,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_TOTAL_COUNT_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe004400,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_TOTAL_COUNT_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x3080044,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_TOTAL_COUNT_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080011,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_TOTAL_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080011,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_BUFFER_TOTAL_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_CPU_QUEUE_BST_STATr */
	soc_block_list[5],
	soc_portreg,
	48,
	0xc048000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_CPU_QUEUE_BST_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	66,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_CPU_QUEUE_BST_THRESHOLDr */
	soc_block_list[5],
	soc_portreg,
	48,
	0xc04c000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_CPU_QUEUE_BST_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	66,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_CPU_QUEUE_BST_THRESHOLD_PROFILEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xe050000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_CPU_QUEUE_BST_THRESHOLD_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_CPU_QUEUE_BST_TRIGGERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe052000,
	0,
	1,
	soc_OP_CPU_QUEUE_BST_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_E2ECC_PORT_CONFIGr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000090,
	0,
	4,
	soc_OP_E2ECC_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	55,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_E2ECC_PORT_CONFIG_BCM56450_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xc009000,
	0,
	4,
	soc_OP_E2ECC_PORT_CONFIG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	78,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_EP_PORT_MAPPING_TABLE_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080042,
	0,
	6,
	soc_FC_DST_PORT_MAPPING_TABLE_0r_fields,
	SOC_RESET_VAL_DEC(0x0c520c41, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_EP_PORT_MAPPING_TABLE_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080043,
	0,
	6,
	soc_FC_DST_PORT_MAPPING_TABLE_1r_fields,
	SOC_RESET_VAL_DEC(0x18b52507, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_EP_PORT_MAPPING_TABLE_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080044,
	0,
	4,
	soc_FC_DST_PORT_MAPPING_TABLE_2r_fields,
	SOC_RESET_VAL_DEC(0x00083dcd, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_COS_MIN_0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000035,
	0,
	32,
	soc_OP_EX_PORT_CONFIG_COS_MIN_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	36,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_COS_MIN_1r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000036,
	0,
	32,
	soc_OP_EX_PORT_CONFIG_COS_MIN_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	36,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_COS_MIN_2r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000037,
	0,
	10,
	soc_OP_EX_PORT_CONFIG_COS_MIN_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300002c,
	0,
	16,
	soc_OP_EX_PORT_CONFIG_SPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_1r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300002d,
	0,
	16,
	soc_OP_EX_PORT_CONFIG_SPID_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_2r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000030,
	0,
	16,
	soc_OP_EX_PORT_CONFIG_SPID_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_3r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000032,
	0,
	16,
	soc_OP_EX_PORT_CONFIG_SPID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_4r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000034,
	0,
	10,
	soc_OP_EX_PORT_CONFIG_SPID_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_QUEUE_MIN_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	74,
	0x3000800,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_EX_QUEUE_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	43,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_QUEUE_RESET_VALUE_CELLr */
	soc_block_list[5],
	soc_portreg,
	74,
	0x3000b00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	4,
	soc_OP_EX_QUEUE_RESET_VALUE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	43,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_QUEUE_SHARED_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	74,
	0x3000900,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_EX_QUEUE_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	43,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_QUEUE_TOTAL_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	74,
	0x3000a00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_EX_QUEUE_TOTAL_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	43,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_MCUC_SP_BST_STATr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe063c00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_CPU_QUEUE_BST_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_MCUC_SP_BST_THRESHOLDr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe063800,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_MCUC_SP_BST_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_MC_SP_BST_STATr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe064400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_CPU_QUEUE_BST_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_MC_SP_BST_THRESHOLDr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe064000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_MCUC_SP_BST_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIGr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000003,
	0,
	3,
	soc_OP_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG1_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000028,
	0,
	1,
	soc_OP_PORT_CONFIG1_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIG1_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xc003000,
	0,
	1,
	soc_OP_PORT_CONFIG1_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	57,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIGLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000004,
	0,
	4,
	soc_OP_PORT_CONFIGLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIGUr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000003,
	0,
	1,
	soc_OP_PORT_CONFIGUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000003,
	0,
	4,
	soc_OP_PORT_CONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000008,
	0,
	4,
	soc_OP_PORT_CONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000008,
	0,
	4,
	soc_OP_PORT_CONFIG_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xdfffbfff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0xc002800,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_PORT_CONFIG_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	57,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0x3000020,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_PORT_CONFIG_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000009,
	0,
	4,
	soc_OP_PORT_CONFIG_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000009,
	0,
	4,
	soc_OP_PORT_CONFIG_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x37ffdfff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_BMPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080060,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_BMPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_BMP_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080007,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_BMP_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_BMP_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080007,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_BMP_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080016,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_CELL_BMP0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080017,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_CELL_BMP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0_64r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x3080060,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_CELL_BMP0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0_64_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe006000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_CELL_BMP0_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080016,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_CELL_BMP0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP1_64r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x3080064,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_CELL_BMP1_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP1_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080017,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_CELL_BMP1_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080018,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_PACKET_BMP0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080019,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_PACKET_BMP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP0_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080018,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_PACKET_BMP0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP1_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080019,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_DROP_STATE_PACKET_BMP1_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005b4,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005b5,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005b1,
	0,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005b3,
	0,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005b0,
	0,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005b2,
	0,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_COLOR_CELLr */
	soc_block_list[5],
	soc_portreg,
	4,
	0x3000038,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_PORT_LIMIT_COLOR_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_COLOR_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0xc003800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_PORT_LIMIT_COLOR_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	57,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_PRI0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30000c4,
	0,
	1,
	soc_OP_PORT_LIMIT_PRI0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_REDr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30000c3,
	0,
	1,
	soc_OP_PORT_LIMIT_REDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30000c3,
	0,
	1,
	soc_OP_PORT_LIMIT_RED_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000c,
	0,
	1,
	soc_OP_PORT_LIMIT_RED_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000c,
	0,
	1,
	soc_OP_PORT_LIMIT_RED_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000c,
	0,
	1,
	soc_OP_PORT_LIMIT_RED_CELL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000d,
	0,
	1,
	soc_OP_PORT_LIMIT_RED_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000d,
	0,
	1,
	soc_OP_PORT_LIMIT_RED_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000d,
	0,
	1,
	soc_OP_PORT_LIMIT_RED_PACKET_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_COLOR_CELLr */
	soc_block_list[5],
	soc_portreg,
	4,
	0x3000090,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_PORT_LIMIT_COLOR_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_COLOR_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0xc009000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_PORT_LIMIT_COLOR_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	57,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000028,
	0,
	1,
	soc_OP_PORT_LIMIT_RESUME_RED_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000562,
	0,
	1,
	soc_OP_PORT_LIMIT_RESUME_RED_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000029,
	0,
	1,
	soc_OP_PORT_LIMIT_RESUME_RED_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000563,
	0,
	1,
	soc_OP_PORT_LIMIT_RESUME_RED_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000026,
	0,
	1,
	soc_OP_PORT_LIMIT_RESUME_YELLOW_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000560,
	0,
	1,
	soc_OP_PORT_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000027,
	0,
	1,
	soc_OP_PORT_LIMIT_RESUME_YELLOW_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000561,
	0,
	1,
	soc_OP_PORT_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOWr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30000c2,
	0,
	1,
	soc_OP_PORT_LIMIT_YELLOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30000c2,
	0,
	1,
	soc_OP_PORT_LIMIT_YELLOW_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000a,
	0,
	1,
	soc_OP_PORT_LIMIT_YELLOW_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000a,
	0,
	1,
	soc_OP_PORT_LIMIT_YELLOW_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000a,
	0,
	1,
	soc_OP_PORT_LIMIT_YELLOW_CELL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000b,
	0,
	1,
	soc_OP_PORT_LIMIT_YELLOW_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000b,
	0,
	1,
	soc_OP_PORT_LIMIT_YELLOW_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300000b,
	0,
	1,
	soc_OP_PORT_LIMIT_YELLOW_PACKET_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_MC_RED_DROP_STATE_CELL_BMP0_64r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe006800,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_MC_RED_DROP_STATE_CELL_BMP0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0_64r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe006400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005f4,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005f5,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_REDIRECT_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005f1,
	0,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005f3,
	0,
	1,
	soc_OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_DISC_SET_THD_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005f0,
	0,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_DISC_SET_THD_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30005f2,
	0,
	1,
	soc_OP_PORT_REDIRECT_DISC_SET_THD_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_XQ_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300061a,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_REDIRECT_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000619,
	0,
	1,
	soc_OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000618,
	0,
	1,
	soc_OP_PORT_REDIRECT_DISC_SET_THD_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	20,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000022,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30000c0,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30000c0,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_SHARED_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000012,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000012,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_SHARED_COUNT_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0xc005000,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_SHARED_COUNT_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	57,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	4,
	0x3000050,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_SHARED_COUNT_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000013,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_SHARED_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000013,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_SHARED_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000023,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_TOTAL_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30000c1,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_TOTAL_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x30000c1,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_TOTAL_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000014,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_TOTAL_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000014,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_TOTAL_COUNT_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xc005800,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_TOTAL_COUNT_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	57,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000015,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_TOTAL_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000015,
	SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_TOTAL_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIGr */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000010,
	SOC_REG_FLAG_ARRAY,
	5,
	soc_OP_QUEUE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELLr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000080,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_QUEUE_CONFIG1_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000080,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000080,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_QUEUE_CONFIG1_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56634_B0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000080,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_CELL_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xc014000,
	SOC_REG_FLAG_ARRAY,
	7,
	soc_OP_QUEUE_CONFIG1_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000140,
	SOC_REG_FLAG_ARRAY,
	7,
	soc_OP_QUEUE_CONFIG1_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_PACKETr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000100,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_QUEUE_CONFIG1_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000100,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000100,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_QUEUE_CONFIG1_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_PACKET_BCM56634_B0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000100,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_PACKET_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2e080017,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xba001700,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORDEEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc6001700,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORDEIr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc2001700,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xca002700,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEEr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2c08001f,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_THDORQEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb2001f00,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEIr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2b08001f,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xae001f00,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2d08001f,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb6001f00,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG1_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIGLr */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000060,
	SOC_REG_FLAG_ARRAY,
	7,
	soc_OP_QUEUE_CONFIGLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	49,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIGUr */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000040,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_CONFIGUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	49,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	32,
	0x3000040,
	SOC_REG_FLAG_ARRAY,
	7,
	soc_OP_QUEUE_CONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	9,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_CELLr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000040,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_OP_QUEUE_CONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000040,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_OP_QUEUE_CONFIG_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xdfffbfff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000040,
	SOC_REG_FLAG_ARRAY,
	5,
	soc_OP_QUEUE_CONFIG_CELL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xc010000,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000100,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_PACKETr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30000c0,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_OP_QUEUE_CONFIG_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30000c0,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_OP_QUEUE_CONFIG_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x37ffdfff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30000c0,
	SOC_REG_FLAG_ARRAY,
	5,
	soc_OP_QUEUE_CONFIG_PACKET_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2e08000f,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xba000f00,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORDEEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc6000f00,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORDEIr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc2000f00,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xca001700,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEEr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2c080013,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_THDORQEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb2001300,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEIr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2b080013,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xae001300,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2d080013,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb6001300,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_OP_QUEUE_CONFIG_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x3000580,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x3000590,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x30005a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x30005a8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x3000588,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x3000598,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_COLOR_CELLr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000180,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_PORT_LIMIT_COLOR_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	38,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_COLOR_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xc018000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_PORT_LIMIT_COLOR_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	62,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_PRI0r */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000280,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_PRI0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
	-1,
	49,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_REDr */
	soc_block_list[5],
	soc_portreg,
	32,
	0x3000240,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_REDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000240,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
	-1,
	49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_CELLr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30001c0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30001c0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30001c0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_CELL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_PACKETr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000200,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000200,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000200,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_PACKET_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2e080027,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xba002700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORDEEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc6002700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORDEIr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc2002700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xca004700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEEr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2c080037,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_THDORQEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb2003700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEIr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2b080037,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xae003700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2d080037,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb6003700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RED_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000500,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30004c0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xc044000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RESUME_COLOR_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000440,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	38,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000540,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000500,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOWr */
	soc_block_list[5],
	soc_portreg,
	32,
	0x3000200,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000200,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
	-1,
	49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_CELLr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000140,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000140,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000140,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_PACKETr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000180,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000180,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000180,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2e08001f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xba001f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORDEEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc6001f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORDEIr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc2001f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xca003700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEEr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2c08002b,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_THDORQEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb2002b00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEIr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2b08002b,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xae002b00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2d08002b,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb6002b00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_LIMIT_YELLOW_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNTr */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000030,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	32,
	0x3000100,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000100,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	3,
	soc_OP_QUEUE_MIN_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30002c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30002c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30002c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xc024000,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000240,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_EX_QUEUE_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000300,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000300,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000300,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2e080047,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xba004700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORDEEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc6004700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORDEIr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc2004700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xca008700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEEr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2c080067,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_THDORQEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb2006700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEIr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2b080067,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xae006700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2d080067,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb6006700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_MIN_COUNT_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_CONFIG_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x30005c0,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_CONFIG_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x30005d0,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_OP_QUEUE_REDIRECT_CONFIG_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x30005e0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x30005e8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_REDIRECT_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x30005c8,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x30005d8,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x3000600,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_OP_QUEUE_REDIRECT_CONFIG_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x3000610,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_PORT_REDIRECT_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x3000608,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSETr */
	soc_block_list[5],
	soc_portreg,
	32,
	0x3000080,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff0, 0x00000000)
	-1,
	9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000080,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff0, 0x00000000)
	-1,
	49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELLr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000240,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007ff0, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000240,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff0, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000240,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_CELL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xc020000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000200,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_PACKETr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000280,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000ffc, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000280,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000ffc, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000280,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_PACKET_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2e08003f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xba003f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_RED_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORDEEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc6003f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORDEIr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc2003f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_RED_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xca007700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2c08005b,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb2005b00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEIr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2b08005b,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xae005b00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_RED_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2d08005b,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb6005b00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_RED_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2e08002f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xba002f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORDEEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc6002f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORDEIr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc2002f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xca005700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEEr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2c080043,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_THDORQEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb2004300,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEIr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2b080043,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xae004300,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2d080043,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb6004300,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2e080037,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xba003700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc6003700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEIr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc2003700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xca006700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2c08004f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb2004f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2b08004f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xae004f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2d08004f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb6004f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUEr */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000070,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_OP_QUEUE_RESET_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	32,
	0x30001c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	10,
	0x30001c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELLr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000440,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000440,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007bfff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000440,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xc03c000,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	4,
	soc_OP_QUEUE_RESET_VALUE_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30003c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	4,
	soc_OP_QUEUE_RESET_VALUE_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_PACKETr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000480,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007bfff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000480,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00079fff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000480,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007bfff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2e08005f,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xba005f00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORDEEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc6005f00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORDEIr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc2005f00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xca00b700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEEr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2c08008b,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_THDORQEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb2008b00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEIr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2b08008b,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xae008b00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_THDOEMA_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2d08008b,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb6008b00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	5,
	soc_OP_QUEUE_RESET_VALUE_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNTr */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000040,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	32,
	0x3000140,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000140,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000340,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000340,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000340,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xc02c000,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30002c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_EX_QUEUE_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000380,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000380,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000380,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2e08004f,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xba004f00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORDEEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc6004f00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORDEIr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc2004f00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xca009700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEEr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2c080073,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_THDORQEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb2007300,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEIr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2b080073,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xae007300,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2d080073,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb6007300,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_SHARED_COUNT_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNTr */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000050,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	32,
	0x3000180,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000180,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30003c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30003c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x30003c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xc034000,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000340,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_EX_QUEUE_TOTAL_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000400,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000400,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x3000400,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDOEMAr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2e080057,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDOEMA_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xba005700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORDEEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc6005700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORDEIr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xc2005700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORDEQr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xca00a700,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_THDORDEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEEr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2c08007f,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_THDORQEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb2007f00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_THDORDEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEIr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2b08007f,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xae007f00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_THDOEMAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEQr */
	soc_block_list[5],
	soc_genreg,
	12,
	0x2d08007f,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_THDORQEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEQ_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	12,
	0xb6007f00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_QUEUE_TOTAL_COUNT_THDORQEQ_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_CELL_PROFILEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x3080030,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_RESUME_OFFSET_COLOR_CELL_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0x3080540,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xe00a000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0x30800a0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x3080038,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_PACKET_PROFILE_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0x3080550,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_RESUME_OFFSET_COLOR_PACKET_PROFILE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_SP_BST_THRESHOLD_SELr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe065100,
	0,
	8,
	soc_OP_SP_BST_THRESHOLD_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_THDU_CONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001200,
	0,
	6,
	soc_OP_THDU_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_THR_CONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080002,
	0,
	5,
	soc_OP_THR_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080012,
	0,
	3,
	soc_OP_THR_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe001200,
	0,
	3,
	soc_OP_THR_CONFIG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080007,
	0,
	3,
	soc_OP_THR_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080007,
	0,
	3,
	soc_OP_THR_CONFIG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe001200,
	0,
	5,
	soc_OP_THR_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080002,
	0,
	6,
	soc_OP_THR_CONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080012,
	0,
	7,
	soc_OP_THR_CONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080002,
	0,
	2,
	soc_OP_THR_CONFIG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_THR_CONFIG_PLUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080013,
	0,
	4,
	soc_OP_THR_CONFIG_PLUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_THR_CONFIG_PLUS_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe001300,
	0,
	4,
	soc_OP_THR_CONFIG_PLUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_PORT_BST_THRESHOLDr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xe063000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_UC_PORT_BST_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_PORT_BST_THRESHOLD_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xaa083000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_UC_PORT_BST_THRESHOLD_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_CONFIG1_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3000029,
	0,
	12,
	soc_OP_UC_PORT_CONFIG1_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	37,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_CONFIG_CELLr */
	soc_block_list[5],
	soc_portreg,
	4,
	0x3000024,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_PORT_CONFIG_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	37,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATEr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe061000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_CELL_BMP0_64r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x3080068,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_DROP_STATE_CELL_BMP0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_CELL_BMP1_64r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x308006c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_DROP_STATE_CELL_BMP1_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_Xr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xaa061000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_DROP_STATE_Xr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_Yr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xaa061800,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_DROP_STATE_Xr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_LIMIT_COLOR_CELLr */
	soc_block_list[5],
	soc_portreg,
	4,
	0x300003c,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_UC_PORT_LIMIT_COLOR_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	37,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_LIMIT_RESUME_COLOR_CELLr */
	soc_block_list[5],
	soc_portreg,
	4,
	0x3000094,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_UC_PORT_LIMIT_COLOR_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	37,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATEr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe061800,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_Xr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xaa063000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_DROP_STATE_Xr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_Yr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xaa063800,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_DROP_STATE_Xr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_SHARED_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	4,
	0x3000054,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	37,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATEr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe061400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_Xr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xaa062000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_DROP_STATE_Xr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_Yr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xaa062800,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_PORT_DROP_STATE_Xr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_BST_THRESHOLDr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xe062800,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_UC_PORT_BST_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_BST_THRESHOLD_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xaa082800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_UC_PORT_BST_THRESHOLD_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATEr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe060000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_Xr */
	soc_block_list[5],
	soc_genreg,
	2,
	0xaa050000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_Yr */
	soc_block_list[5],
	soc_genreg,
	2,
	0xaa051000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATEr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe060800,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_Xr */
	soc_block_list[5],
	soc_genreg,
	2,
	0xaa054000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_Yr */
	soc_block_list[5],
	soc_genreg,
	2,
	0xaa055000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATEr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xe060400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_Xr */
	soc_block_list[5],
	soc_genreg,
	2,
	0xaa052000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_Yr */
	soc_block_list[5],
	soc_genreg,
	2,
	0xaa053000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_BST_THRESHOLDr */
	soc_block_list[5],
	soc_genreg,
	8,
	0xe062000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_OP_UC_PORT_BST_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_BST_THRESHOLD_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0xaa082000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OP_UC_PORT_BST_THRESHOLD_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATEr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xe054000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_Xr */
	soc_block_list[5],
	soc_genreg,
	24,
	0xaa010000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_Yr */
	soc_block_list[5],
	soc_genreg,
	24,
	0xaa018000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_QUEUE_MIN_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000280,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_EX_QUEUE_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	44,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATEr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xe05c000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_Xr */
	soc_block_list[5],
	soc_genreg,
	24,
	0xaa030000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_Yr */
	soc_block_list[5],
	soc_genreg,
	24,
	0xaa038000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RESET_VALUE_CELLr */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000400,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	4,
	soc_OP_EX_QUEUE_RESET_VALUE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	44,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_QUEUE_SHARED_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000300,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_EX_QUEUE_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	44,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_QUEUE_TOTAL_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	10,
	0x3000380,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_EX_QUEUE_TOTAL_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	44,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATEr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xe058000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_Xr */
	soc_block_list[5],
	soc_genreg,
	24,
	0xaa020000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_Yr */
	soc_block_list[5],
	soc_genreg,
	24,
	0xaa028000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OP_UC_QGROUP_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_VOQ_MOP1B_CONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080015,
	0,
	8,
	soc_OP_VOQ_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_VOQ_PORT_CONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080014,
	0,
	8,
	soc_OP_VOQ_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OTMHEXTCONFIGr */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a8b,
	0,
	2,
	soc_OTMHEXTCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CNTRL_0r */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2020800,
	0,
	20,
	soc_OTPC_CNTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CNTRL_1r */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2020400,
	0,
	8,
	soc_OTPC_CNTRL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CPUADDR_REGr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2022800,
	0,
	2,
	soc_OTPC_CPUADDR_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CPU_DATAr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2021000,
	SOC_REG_FLAG_RO,
	1,
	soc_OTPC_CPU_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CPU_STATUSr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2020c00,
	SOC_REG_FLAG_RO,
	17,
	soc_OTPC_CPU_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CPU_WRITE_REGr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2022c00,
	0,
	1,
	soc_OTPC_CPU_WRITE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_MODE_REGr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2020000,
	0,
	3,
	soc_OTPC_MODE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_SOFT_RESET_CNTRLr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2022400,
	0,
	2,
	soc_OTPC_SOFT_RESET_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OUTER_TPID_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000e00,
	0,
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OUTER_TPID_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000f00,
	0,
	1,
	soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OUTER_TPID_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001000,
	0,
	1,
	soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_OUTER_TPID_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001100,
	0,
	1,
	soc_PORT_EHG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OUTLIFERRORCODE_0r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x589b,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OUTLIFERRORCODE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OUTLIFERRORCODE_1r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x589d,
	0,
	1,
	soc_OUTLIFERRORCODE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OUTOFBANDRX0CONFIGURATION0r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x467d,
	0,
	6,
	soc_OUTOFBANDRX0CONFIGURATION0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OUTOFBANDRX0THRESHOLDCONFIGURATION0r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x467e,
	0,
	4,
	soc_OUTOFBANDRX0THRESHOLDCONFIGURATION0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OUTOFBANDRX0THRESHOLDCONFIGURATION1r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x467f,
	0,
	1,
	soc_OUTOFBANDRX0THRESHOLDCONFIGURATION1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OUTOFBANDRX1CONFIGURATION0r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4680,
	0,
	6,
	soc_OUTOFBANDRX0CONFIGURATION0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OUTOFBANDRX1THRESHOLDCONFIGURATION0r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4681,
	0,
	4,
	soc_OUTOFBANDRX0THRESHOLDCONFIGURATION0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OUTOFBANDRX1THRESHOLDCONFIGURATION1r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4682,
	0,
	1,
	soc_OUTOFBANDRX0THRESHOLDCONFIGURATION1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OUTOFBANDTXCONFIGURATION0r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x467b,
	0,
	3,
	soc_OUTOFBANDTXCONFIGURATION0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001f3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OUTOFBANDTXCONFIGURATION1r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x467c,
	0,
	2,
	soc_OUTOFBANDTXCONFIGURATION1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OUTPUTCLOCKCONTROLr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x6a0,
	0,
	3,
	soc_OUTPUTCLOCKCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000117, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x6080040,
	0,
	1,
	soc_OUTPUT_PORT_RX_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080074,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_OUTPUT_PORT_RX_ENABLE0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE0_64_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe007400,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_OUTPUT_PORT_RX_ENABLE0_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080075,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_OUTPUT_PORT_RX_ENABLE1_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308001b,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_OUTPUT_PORT_RX_ENABLE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_64_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308001b,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_OUTPUT_PORT_RX_ENABLE_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308001b,
	0,
	1,
	soc_OUTPUT_PORT_RX_ENABLE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x6080090,
	0,
	1,
	soc_OUTPUT_PORT_RX_ENABLE_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x6080090,
	0,
	1,
	soc_OUTPUT_PORT_RX_ENABLE_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OVERFLOWDQCQIDr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x345,
	0,
	2,
	soc_OVERFLOWDQCQIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OVERLAY_MODEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080071,
	0,
	1,
	soc_OVERLAY_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_OVERRIDEINTERRUPTr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x109,
	0,
	1,
	soc_OVERRIDEINTERRUPTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_ADDRESS_RANGE_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080014,
	0,
	3,
	soc_OVQ_ADDRESS_RANGE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_ADDRESS_RANGE_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080018,
	0,
	3,
	soc_OVQ_ADDRESS_RANGE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_ADDRESS_RANGE_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f08001c,
	0,
	3,
	soc_OVQ_ADDRESS_RANGE_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_ADDRESS_RANGE_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080020,
	0,
	3,
	soc_OVQ_ADDRESS_RANGE_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_BLOCK_COUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f08000f,
	0,
	4,
	soc_OVQ_BLOCK_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_BLOCK_COUNTER_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e000f00,
	SOC_REG_FLAG_RO,
	4,
	soc_OVQ_BLOCK_COUNTER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_BUBBLE_SIZE_REGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080011,
	0,
	2,
	soc_OVQ_BUBBLE_SIZE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_BUBBLE_SIZE_REG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e001100,
	0,
	2,
	soc_OVQ_BUBBLE_SIZE_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_BUBBLE_THRESHOLDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080010,
	0,
	2,
	soc_OVQ_BUBBLE_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_BUBBLE_THRESHOLD_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e001000,
	0,
	2,
	soc_OVQ_BUBBLE_THRESHOLD_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_DFTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080024,
	0,
	4,
	soc_OVQ_DFTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_DFT_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e002000,
	0,
	4,
	soc_OVQ_DFT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_DISTRIBUTOR_DFTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080025,
	0,
	3,
	soc_OVQ_DISTRIBUTOR_DFTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_DISTRIBUTOR_DFT_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e002400,
	0,
	3,
	soc_OVQ_DISTRIBUTOR_DFT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080004,
	0,
	1,
	soc_OVQ_DROP_THRESHOLD0r_fields,
	SOC_RESET_VAL_DEC(0x00002ff0, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD0_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e000400,
	0,
	1,
	soc_OVQ_DROP_THRESHOLD0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD_REGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080009,
	0,
	2,
	soc_OVQ_DROP_THRESHOLD_REGr_fields,
	SOC_RESET_VAL_DEC(0x00003f7f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD_REG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e000900,
	SOC_REG_FLAG_RO,
	2,
	soc_OVQ_DROP_THRESHOLD_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003f7f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD_RESET_LIMITr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f08000c,
	0,
	1,
	soc_OVQ_DROP_THRESHOLD_RESET_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD_RESET_LIMIT_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e000c00,
	0,
	1,
	soc_OVQ_DROP_THRESHOLD_RESET_LIMIT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001600, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_ECC_BITMAPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080038,
	SOC_REG_FLAG_64_BITS,
	11,
	soc_OVQ_ECC_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_ECC_BITMAP_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e015000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	11,
	soc_OVQ_ECC_BITMAP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_FLOWCONTROL_COUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f08000e,
	0,
	1,
	soc_OVQ_FLOWCONTROL_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_FLOWCONTROL_COUNTER_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e010000,
	0,
	1,
	soc_OVQ_FLOWCONTROL_COUNTER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_FLOWCONTROL_THRESHOLDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080008,
	0,
	3,
	soc_OVQ_FLOWCONTROL_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0bffefff, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_FLOWCONTROL_THRESHOLD_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e000800,
	0,
	3,
	soc_OVQ_FLOWCONTROL_THRESHOLD_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x03fff000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_LINKED_LIST_REGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080031,
	SOC_REG_FLAG_RO,
	4,
	soc_OVQ_LINKED_LIST_REGr_fields,
	SOC_RESET_VAL_DEC(0x00fff02f, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_LINKED_LIST_REG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e012000,
	SOC_REG_FLAG_RO,
	4,
	soc_OVQ_LINKED_LIST_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00fff031, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_LINKED_LIST_SELECTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080002,
	0,
	1,
	soc_OVQ_LINKED_LIST_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_LINKED_LIST_SELECT_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e000200,
	0,
	1,
	soc_OVQ_LINKED_LIST_SELECT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_LINKED_NEXTPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f08000d,
	SOC_REG_FLAG_RO,
	1,
	soc_OVQ_LINKED_NEXTPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_LINKED_NEXTPTR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e000d00,
	SOC_REG_FLAG_RO,
	1,
	soc_OVQ_LINKED_NEXTPTR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_LINKED_REGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080006,
	SOC_REG_FLAG_RO,
	1,
	soc_OVQ_LINKED_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_LINKED_REG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e000600,
	SOC_REG_FLAG_RO,
	1,
	soc_OVQ_LINKED_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_MCQ_CREDITSr */
	soc_block_list[5],
	soc_portreg,
	5,
	0x1f000040,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OVQ_MCQ_CREDITSr_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	48,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_MCQ_CREDITS_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x7c100000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_OVQ_MCQ_CREDITS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	64,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_MCQ_STATEr */
	soc_block_list[5],
	soc_portreg,
	5,
	0x1f000050,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OVQ_MCQ_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	48,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_MCQ_STATE_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0x7c110000,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_OVQ_MCQ_STATE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	64,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_SCANNER_MAX_POINTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080030,
	0,
	2,
	soc_OVQ_SCANNER_MAX_POINTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_SCANNER_MAX_POINTER_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e011000,
	0,
	2,
	soc_OVQ_SCANNER_MAX_POINTER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_SCANNER_POINTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1f080029,
	SOC_REG_FLAG_RO,
	2,
	soc_OVQ_SCANNER_POINTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_SCANNER_POINTER_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7e006000,
	SOC_REG_FLAG_RO,
	2,
	soc_OVQ_SCANNER_POINTER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

