<0:cgra.tile_0.pe_0_3.alu0.internalNode_1>
0 
0 
<2:cgra.tile_0.globalRFBlock.global_rf.internalNode_4>
0 
5 
<0:cgra.tile_0.pe_0_0.muxOut.internalNode_0>
0 
0 
<2:cgra.tile_0.pe_0_2.muxOut.internalNode_0>
0 
0 
<0:cgra.tile_0.pe_1_1.mux1.internalNode_0>
3 
0 
<1:cgra.tile_0.pe_3_1.muxBp.internalNode_0>
1 
0 
<1:cgra.tile_0.pe_3_2.muxOut.internalNode_0>
1 
0 
<2:cgra.tile_0.pe_0_0.muxOut.internalNode_0>
0 
0 
<0:cgra.tile_0.pe_1_0.alu0.internalNode_1>
1 
0 
<1:cgra.tile_0.pe_3_3.rf0.internalNode_0>
0 
1 
<1:cgra.tile_0.pe_0_1.mux0.internalNode_0>
6 
0 
<2:cgra.tile_0.pe_0_0.mux0.internalNode_0>
6 
0 
<1:cgra.tile_0.pe_1_0.rf0.internalNode_0>
0 
1 
<0:cgra.tile_0.pe_0_3.muxOut.internalNode_0>
0 
0 
<1:cgra.tile_0.pe_3_1.muxOut.internalNode_0>
1 
0 
<0:cgra.tile_0.globalRFBlock.global_rf.internalNode_2>
4 
5 
<0:cgra.tile_0.pe_0_1.muxOut.internalNode_0>
0 
0 
<0:cgra.tile_0.pe_0_2.muxOut.internalNode_0>
0 
0 
<0:cgra.tile_0.pe_1_0.mux1.internalNode_0>
4 
0 
<1:cgra.tile_0.pe_1_1.rf0.internalNode_1>
0 
2 
<2:cgra.tile_0.pe_1_1.muxOut.internalNode_0>
0 
0 
<1:cgra.tile_0.pe_0_1.mux1.internalNode_0>
3 
0 
<2:cgra.tile_0.globalRFBlock.global_rf.internalNode_1>
3 
8 
<0:cgra.tile_0.pe_0_3.mux0.internalNode_0>
6 
0 
<1:cgra.tile_0.pe_0_0.mux0.internalNode_0>
2 
0 
<1:cgra.tile_0.pe_3_3.muxOut.internalNode_0>
0 
0 
<1:cgra.tile_0.pe_0_2.mux1.internalNode_0>
3 
0 
<2:cgra.tile_0.lsu_0.muxDataIn.internalNode_0>
2 
0 
<1:cgra.tile_0.pe_0_0.mux1.internalNode_0>
4 
0 
<1:cgra.tile_0.pe_0_3.muxOut.internalNode_0>
0 
0 
<2:cgra.tile_0.lsu_0.muxAddr.internalNode_0>
0 
0 
<1:cgra.tile_0.pe_0_3.mux0.internalNode_0>
3 
0 
<0:cgra.tile_0.pe_3_3.alu0.internalNode_1>
1 
0 
<0:cgra.tile_0.pe_1_1.mux0.internalNode_0>
0 
0 
<1:cgra.tile_0.pe_0_3.mux1.internalNode_0>
0 
0 
<2:cgra.tile_0.globalRFBlock.global_rf.internalNode_2>
1 
8 
<0:cgra.tile_0.globalRFBlock.global_rf.internalNode_3>
0 
8 
<2:cgra.tile_0.pe_0_2.alu0.internalNode_1>
0 
0 
<2:cgra.tile_0.pe_0_2.mux0.internalNode_0>
6 
0 
<1:cgra.tile_0.pe_0_2.mux0.internalNode_0>
1 
0 
<0:cgra.tile_0.globalRFBlock.global_rf.internalNode_1>
4 
3 7 
<1:cgra.tile_0.globalRFBlock.global_rf.internalNode_3>
4 
5 
<1:cgra.tile_0.pe_0_2.muxOut.internalNode_0>
0 
0 
<0:cgra.tile_0.globalRFBlock.global_rf.internalNode_6>
2 
1 
<0:cgra.tile_0.pe_1_0.muxBp.internalNode_0>
3 
0 
<0:cgra.tile_0.lsu_0.muxAddr.internalNode_0>
2 
0 
<1:cgra.tile_0.globalRFBlock.global_rf.internalNode_7>
3 
7 
<1:cgra.tile_0.pe_3_2.muxBp.internalNode_0>
1 
0 
<0:cgra.tile_0.pe_1_0.muxOut.internalNode_0>
1 
0 
<2:cgra.tile_0.pe_1_1.rf0.internalNode_1>
1 
1 
<2:cgra.tile_0.lsu_1.muxAddr.internalNode_0>
1 
0 
<2:cgra.tile_0.pe_0_0.alu0.internalNode_1>
0 
0 
<1:cgra.tile_0.pe_1_0.muxOut.internalNode_0>
0 
0 
<0:cgra.tile_0.pe_3_3.mux1.internalNode_0>
2 
0 
<2:cgra.tile_0.globalRFBlock.global_rf.internalNode_6>
2 
1 
<1:cgra.tile_0.pe_0_2.alu0.internalNode_0>
SELECTED_OP
8
<1:cgra.tile_0.pe_0_0.alu0.internalNode_0>
SELECTED_OP
8
<1:cgra.tile_0.pe_0_3.alu0.internalNode_0>
SELECTED_OP
8
<0:cgra.tile_0.pe_0_3.const0.internalNode_0>
SELECTED_OP
7
<2:cgra.tile_0.lsu_0.loadStoreUnit.internalNode_0>
SELECTED_OP
19
<2:cgra.tile_0.pe_0_2.const0.internalNode_0>
SELECTED_OP
7
<2:cgra.tile_0.lsu_1.loadStoreUnit.internalNode_0>
SELECTED_OP
18
<2:cgra.tile_0.pe_0_0.const0.internalNode_0>
SELECTED_OP
7
<1:cgra.tile_0.pe_0_1.const0.internalNode_0>
SELECTED_OP
7
<1:cgra.tile_0.pe_0_1.alu0.internalNode_0>
SELECTED_OP
8
<0:cgra.tile_0.pe_1_1.alu0.internalNode_0>
SELECTED_OP
8
<0:cgra.tile_0.lsu_0.loadStoreUnit.internalNode_0>
SELECTED_OP
18
