// Seed: 2610560538
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  localparam id_5 = 1'b0;
  logic [7:0] id_6;
  parameter id_7 = 1;
  logic id_8 = id_8;
  assign id_6[1][-1] = id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd43,
    parameter id_2 = 32'd39,
    parameter id_5 = 32'd2,
    parameter id_7 = 32'd28
) (
    input wor _id_0
);
  wire _id_2, id_3, id_4, _id_5;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
  wire id_6;
  wire _id_7;
  logic [7:0][id_0  -  -1 'b0 !=?  id_5  !==  id_2  ==  -1][id_5 : -1] id_8;
  assign id_8 = 1;
  wire [id_7 : id_5] id_9, id_10;
endmodule
