Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:29:53 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/operator_double_div6_timing_routed.rpt
| Design       : operator_double_div6
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.037       -0.055                      2                 1192        0.081        0.000                      0                 1192        0.470        0.000                       0                   884  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.037       -0.055                      2                 1192        0.081        0.000                      0                 1192        0.470        0.000                       0                   884  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation       -0.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_583_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_645_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 1.523ns (59.681%)  route 1.029ns (40.319%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.672     0.672    ap_clk
    SLICE_X17Y123        FDRE                                         r  new_exp_V_1_reg_583_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  new_exp_V_1_reg_583_reg[2]_replica/Q
                         net (fo=1, routed)           0.415     1.356    new_exp_V_1_reg_583[2]_repN
    SLICE_X17Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.409 r  p_Repl2_1_reg_645[10]_i_14/O
                         net (fo=1, routed)           0.000     1.409    p_Repl2_1_reg_645[10]_i_14_n_0
    SLICE_X17Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.733 r  p_Repl2_1_reg_645_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.733    p_Repl2_1_reg_645_reg[10]_i_8_n_0
    SLICE_X17Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.827 f  p_Repl2_1_reg_645_reg[10]_i_7/CO[1]
                         net (fo=21, routed)          0.347     2.174    tmp_1_fu_206_p2
    SLICE_X18Y122        LUT6 (Prop_lut6_I5_O)        0.152     2.326 r  p_Repl2_1_reg_645[3]_i_2/O
                         net (fo=1, routed)           0.267     2.593    p_Repl2_1_reg_645[3]_i_2_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     2.952 r  p_Repl2_1_reg_645_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.952    p_Repl2_1_reg_645_reg[3]_i_1_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.012 r  p_Repl2_1_reg_645_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.012    p_Repl2_1_reg_645_reg[7]_i_1_n_0
    SLICE_X16Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     3.224 r  p_Repl2_1_reg_645_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.224    p_Repl2_1_reg_645_reg[10]_i_1_n_6
    SLICE_X16Y123        FDRE                                         r  p_Repl2_1_reg_645_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=883, unset)          0.638     3.138    ap_clk
    SLICE_X16Y123        FDRE                                         r  p_Repl2_1_reg_645_reg[9]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y123        FDRE (Setup_fdre_C_D)        0.084     3.187    p_Repl2_1_reg_645_reg[9]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                 -0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 r_V_15_reg_665_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_675_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.283     0.283    ap_clk
    SLICE_X15Y117        FDRE                                         r  r_V_15_reg_665_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y117        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_15_reg_665_reg[36]/Q
                         net (fo=1, routed)           0.055     0.439    r_V_15_reg_665[36]
    SLICE_X14Y117        LUT3 (Prop_lut3_I0_O)        0.028     0.467 r  xf_V_7_reg_675[36]_i_1/O
                         net (fo=1, routed)           0.000     0.467    xf_V_7_fu_329_p3[36]
    SLICE_X14Y117        FDRE                                         r  xf_V_7_reg_675_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.298     0.298    ap_clk
    SLICE_X14Y117        FDRE                                         r  xf_V_7_reg_675_reg[36]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y117        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_7_reg_675_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X9Y119   ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK



