--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: appsfpga_synthesis.vhd
-- /___/   /\     Timestamp: Wed May 18 17:50:08 2022
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -ar Structure -tm appsfpga -w -dir netgen/synthesis -ofmt vhdl -sim appsfpga.ngc appsfpga_synthesis.vhd 
-- Device	: xc5vlx50-1-ff1153
-- Input file	: appsfpga.ngc
-- Output file	: /home/ise/dmd_control/APPSFPGA_MEM/netgen/synthesis/appsfpga_synthesis.vhd
-- # of Entities	: 202
-- Design Name	: appsfpga
-- Xilinx	: /opt/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_63 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_63;

architecture Structure of ddr2_phy_dq_iob_INST_63 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_62 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_62;

architecture Structure of ddr2_phy_dq_iob_INST_62 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_61 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_61;

architecture Structure of ddr2_phy_dq_iob_INST_61 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_60 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_60;

architecture Structure of ddr2_phy_dq_iob_INST_60 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_59 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_59;

architecture Structure of ddr2_phy_dq_iob_INST_59 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_58 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_58;

architecture Structure of ddr2_phy_dq_iob_INST_58 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_57 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_57;

architecture Structure of ddr2_phy_dq_iob_INST_57 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_56 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_56;

architecture Structure of ddr2_phy_dq_iob_INST_56 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_55 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_55;

architecture Structure of ddr2_phy_dq_iob_INST_55 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_54 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_54;

architecture Structure of ddr2_phy_dq_iob_INST_54 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_53 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_53;

architecture Structure of ddr2_phy_dq_iob_INST_53 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_52 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_52;

architecture Structure of ddr2_phy_dq_iob_INST_52 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_51 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_51;

architecture Structure of ddr2_phy_dq_iob_INST_51 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_50 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_50;

architecture Structure of ddr2_phy_dq_iob_INST_50 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_49 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_49;

architecture Structure of ddr2_phy_dq_iob_INST_49 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_48 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_48;

architecture Structure of ddr2_phy_dq_iob_INST_48 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_47 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_47;

architecture Structure of ddr2_phy_dq_iob_INST_47 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_46 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_46;

architecture Structure of ddr2_phy_dq_iob_INST_46 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_45 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_45;

architecture Structure of ddr2_phy_dq_iob_INST_45 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_44 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_44;

architecture Structure of ddr2_phy_dq_iob_INST_44 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_43 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_43;

architecture Structure of ddr2_phy_dq_iob_INST_43 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_42 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_42;

architecture Structure of ddr2_phy_dq_iob_INST_42 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_41 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_41;

architecture Structure of ddr2_phy_dq_iob_INST_41 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_40 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_40;

architecture Structure of ddr2_phy_dq_iob_INST_40 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_39 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_39;

architecture Structure of ddr2_phy_dq_iob_INST_39 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_38 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_38;

architecture Structure of ddr2_phy_dq_iob_INST_38 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_37 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_37;

architecture Structure of ddr2_phy_dq_iob_INST_37 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_36 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_36;

architecture Structure of ddr2_phy_dq_iob_INST_36 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_35 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_35;

architecture Structure of ddr2_phy_dq_iob_INST_35 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_34 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_34;

architecture Structure of ddr2_phy_dq_iob_INST_34 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_33 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_33;

architecture Structure of ddr2_phy_dq_iob_INST_33 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_32 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_32;

architecture Structure of ddr2_phy_dq_iob_INST_32 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_31 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_31;

architecture Structure of ddr2_phy_dq_iob_INST_31 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_30 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_30;

architecture Structure of ddr2_phy_dq_iob_INST_30 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_29 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_29;

architecture Structure of ddr2_phy_dq_iob_INST_29 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_28 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_28;

architecture Structure of ddr2_phy_dq_iob_INST_28 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_27 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_27;

architecture Structure of ddr2_phy_dq_iob_INST_27 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_26 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_26;

architecture Structure of ddr2_phy_dq_iob_INST_26 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_25 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_25;

architecture Structure of ddr2_phy_dq_iob_INST_25 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_24 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_24;

architecture Structure of ddr2_phy_dq_iob_INST_24 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_23 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_23;

architecture Structure of ddr2_phy_dq_iob_INST_23 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_22 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_22;

architecture Structure of ddr2_phy_dq_iob_INST_22 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_21 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_21;

architecture Structure of ddr2_phy_dq_iob_INST_21 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_20 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_20;

architecture Structure of ddr2_phy_dq_iob_INST_20 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_19 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_19;

architecture Structure of ddr2_phy_dq_iob_INST_19 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_18 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_18;

architecture Structure of ddr2_phy_dq_iob_INST_18 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_17 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_17;

architecture Structure of ddr2_phy_dq_iob_INST_17 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_16 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_16;

architecture Structure of ddr2_phy_dq_iob_INST_16 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_15 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_15;

architecture Structure of ddr2_phy_dq_iob_INST_15 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_14 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_14;

architecture Structure of ddr2_phy_dq_iob_INST_14 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_13 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_13;

architecture Structure of ddr2_phy_dq_iob_INST_13 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_12 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_12;

architecture Structure of ddr2_phy_dq_iob_INST_12 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_11 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_11;

architecture Structure of ddr2_phy_dq_iob_INST_11 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_10 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_10;

architecture Structure of ddr2_phy_dq_iob_INST_10 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_9 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_9;

architecture Structure of ddr2_phy_dq_iob_INST_9 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_8 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_8;

architecture Structure of ddr2_phy_dq_iob_INST_8 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_7 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_7;

architecture Structure of ddr2_phy_dq_iob_INST_7 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_6 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_6;

architecture Structure of ddr2_phy_dq_iob_INST_6 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_5 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_5;

architecture Structure of ddr2_phy_dq_iob_INST_5 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_4 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_4;

architecture Structure of ddr2_phy_dq_iob_INST_4 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_3 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_3;

architecture Structure of ddr2_phy_dq_iob_INST_3 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_2 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_2;

architecture Structure of ddr2_phy_dq_iob_INST_2 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob_INST_1 is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob_INST_1;

architecture Structure of ddr2_phy_dq_iob_INST_1 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dq_iob is
  port (
    ddr_dq : inout STD_LOGIC; 
    dlyrst : in STD_LOGIC := 'X'; 
    dlyce : in STD_LOGIC := 'X'; 
    ce : in STD_LOGIC := 'X'; 
    rd_data_sel : in STD_LOGIC := 'X'; 
    wr_data_rise : in STD_LOGIC := 'X'; 
    wr_data_fall : in STD_LOGIC := 'X'; 
    dqs : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_data_rise : out STD_LOGIC; 
    rd_data_fall : out STD_LOGIC; 
    dlyinc : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_dq_iob;

architecture Structure of ddr2_phy_dq_iob is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dq_iddr_clk : STD_LOGIC; 
  signal dq_idelay : STD_LOGIC; 
  signal dq_in : STD_LOGIC; 
  signal dq_oe_n_r : STD_LOGIC; 
  signal dq_out : STD_LOGIC; 
  signal stg1_out_fall_sg1 : STD_LOGIC; 
  signal stg1_out_rise_sg1 : STD_LOGIC; 
  signal stg2a_out_fall : STD_LOGIC; 
  signal stg2a_out_rise : STD_LOGIC; 
  signal stg2b_out_fall : STD_LOGIC; 
  signal stg2b_out_rise : STD_LOGIC; 
  signal stg3b_out_fall : STD_LOGIC; 
  signal stg3b_out_rise : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_stg2_sg1_u_ff_stg2a_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_fall
    );
  gen_stg2_sg1_u_ff_stg2a_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2a_out_rise
    );
  gen_stg2_sg1_u_ff_stg3b_fall : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_fall,
      R => N0,
      S => N0,
      Q => stg3b_out_fall
    );
  gen_stg2_sg1_u_ff_stg3b_rise : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg2b_out_rise,
      R => N0,
      S => N0,
      Q => stg3b_out_rise
    );
  gen_stg2_sg1_u_ff_stg2b_fall : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_fall_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_fall
    );
  gen_stg2_sg1_u_ff_stg2b_rise : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => stg1_out_rise_sg1,
      R => N0,
      S => N0,
      Q => stg2b_out_rise
    );
  u_iobuf_dq : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dq_out,
      T => dq_oe_n_r,
      O => dq_in,
      IO => ddr_dq
    );
  u_oddr_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => wr_data_rise,
      D2 => wr_data_fall,
      CE => N1,
      C => clk90,
      S => N0,
      R => N0,
      Q => dq_out
    );
  u_tri_state_dq : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "ASYNC",
      INIT => '0'
    )
    port map (
      D1 => dq_oe_n(0),
      D2 => dq_oe_n(1),
      CE => N1,
      C => clk90,
      S => rst90,
      R => N0,
      Q => dq_oe_n_r
    );
  u_idelay_dq : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dq_in,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce,
      C => clkdiv0,
      INC => dlyinc,
      RST => dlyrst,
      T => N0,
      DATAOUT => dq_idelay
    );
  gen_stg2_sg1_u_iddr_dq : IDDR_2CLK
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT_Q1 => '0',
      INIT_Q2 => '0'
    )
    port map (
      D => dq_idelay,
      CE => ce,
      C => dq_iddr_clk,
      CB => dqs,
      S => N0,
      R => N0,
      Q1 => stg1_out_fall_sg1,
      Q2 => stg1_out_rise_sg1
    );
  rd_data_rise1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_rise,
      I2 => stg2a_out_rise,
      O => rd_data_rise
    );
  rd_data_fall1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rd_data_sel,
      I1 => stg3b_out_fall,
      I2 => stg2a_out_fall,
      O => rd_data_fall
    );
  dq_iddr_clk1_INV_0 : INV
    port map (
      I => dqs,
      O => dq_iddr_clk
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dm_iob_INST_7 is
  port (
    dm_ce : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    ddr_dm : out STD_LOGIC; 
    mask_data_rise : in STD_LOGIC := 'X'; 
    mask_data_fall : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dm_iob_INST_7;

architecture Structure of ddr2_phy_dm_iob_INST_7 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dm_ce_r : STD_LOGIC; 
  signal dm_out : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  u_dm_ce : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk90,
      CE => N1,
      D => dm_ce,
      R => N0,
      S => N0,
      Q => dm_ce_r
    );
  u_oddr_dm : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => mask_data_rise,
      D2 => mask_data_fall,
      CE => dm_ce_r,
      C => clk90,
      S => N0,
      R => N0,
      Q => dm_out
    );
  u_obuf_dm : OBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dm_out,
      O => ddr_dm
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dm_iob_INST_6 is
  port (
    dm_ce : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    ddr_dm : out STD_LOGIC; 
    mask_data_rise : in STD_LOGIC := 'X'; 
    mask_data_fall : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dm_iob_INST_6;

architecture Structure of ddr2_phy_dm_iob_INST_6 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dm_ce_r : STD_LOGIC; 
  signal dm_out : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  u_dm_ce : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk90,
      CE => N1,
      D => dm_ce,
      R => N0,
      S => N0,
      Q => dm_ce_r
    );
  u_oddr_dm : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => mask_data_rise,
      D2 => mask_data_fall,
      CE => dm_ce_r,
      C => clk90,
      S => N0,
      R => N0,
      Q => dm_out
    );
  u_obuf_dm : OBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dm_out,
      O => ddr_dm
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dm_iob_INST_5 is
  port (
    dm_ce : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    ddr_dm : out STD_LOGIC; 
    mask_data_rise : in STD_LOGIC := 'X'; 
    mask_data_fall : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dm_iob_INST_5;

architecture Structure of ddr2_phy_dm_iob_INST_5 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dm_ce_r : STD_LOGIC; 
  signal dm_out : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  u_dm_ce : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk90,
      CE => N1,
      D => dm_ce,
      R => N0,
      S => N0,
      Q => dm_ce_r
    );
  u_oddr_dm : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => mask_data_rise,
      D2 => mask_data_fall,
      CE => dm_ce_r,
      C => clk90,
      S => N0,
      R => N0,
      Q => dm_out
    );
  u_obuf_dm : OBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dm_out,
      O => ddr_dm
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dm_iob_INST_4 is
  port (
    dm_ce : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    ddr_dm : out STD_LOGIC; 
    mask_data_rise : in STD_LOGIC := 'X'; 
    mask_data_fall : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dm_iob_INST_4;

architecture Structure of ddr2_phy_dm_iob_INST_4 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dm_ce_r : STD_LOGIC; 
  signal dm_out : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  u_dm_ce : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk90,
      CE => N1,
      D => dm_ce,
      R => N0,
      S => N0,
      Q => dm_ce_r
    );
  u_oddr_dm : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => mask_data_rise,
      D2 => mask_data_fall,
      CE => dm_ce_r,
      C => clk90,
      S => N0,
      R => N0,
      Q => dm_out
    );
  u_obuf_dm : OBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dm_out,
      O => ddr_dm
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dm_iob_INST_3 is
  port (
    dm_ce : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    ddr_dm : out STD_LOGIC; 
    mask_data_rise : in STD_LOGIC := 'X'; 
    mask_data_fall : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dm_iob_INST_3;

architecture Structure of ddr2_phy_dm_iob_INST_3 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dm_ce_r : STD_LOGIC; 
  signal dm_out : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  u_dm_ce : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk90,
      CE => N1,
      D => dm_ce,
      R => N0,
      S => N0,
      Q => dm_ce_r
    );
  u_oddr_dm : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => mask_data_rise,
      D2 => mask_data_fall,
      CE => dm_ce_r,
      C => clk90,
      S => N0,
      R => N0,
      Q => dm_out
    );
  u_obuf_dm : OBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dm_out,
      O => ddr_dm
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dm_iob_INST_2 is
  port (
    dm_ce : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    ddr_dm : out STD_LOGIC; 
    mask_data_rise : in STD_LOGIC := 'X'; 
    mask_data_fall : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dm_iob_INST_2;

architecture Structure of ddr2_phy_dm_iob_INST_2 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dm_ce_r : STD_LOGIC; 
  signal dm_out : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  u_dm_ce : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk90,
      CE => N1,
      D => dm_ce,
      R => N0,
      S => N0,
      Q => dm_ce_r
    );
  u_oddr_dm : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => mask_data_rise,
      D2 => mask_data_fall,
      CE => dm_ce_r,
      C => clk90,
      S => N0,
      R => N0,
      Q => dm_out
    );
  u_obuf_dm : OBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dm_out,
      O => ddr_dm
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dm_iob_INST_1 is
  port (
    dm_ce : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    ddr_dm : out STD_LOGIC; 
    mask_data_rise : in STD_LOGIC := 'X'; 
    mask_data_fall : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dm_iob_INST_1;

architecture Structure of ddr2_phy_dm_iob_INST_1 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dm_ce_r : STD_LOGIC; 
  signal dm_out : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  u_dm_ce : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk90,
      CE => N1,
      D => dm_ce,
      R => N0,
      S => N0,
      Q => dm_ce_r
    );
  u_oddr_dm : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => mask_data_rise,
      D2 => mask_data_fall,
      CE => dm_ce_r,
      C => clk90,
      S => N0,
      R => N0,
      Q => dm_out
    );
  u_obuf_dm : OBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dm_out,
      O => ddr_dm
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dm_iob is
  port (
    dm_ce : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    ddr_dm : out STD_LOGIC; 
    mask_data_rise : in STD_LOGIC := 'X'; 
    mask_data_fall : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dm_iob;

architecture Structure of ddr2_phy_dm_iob is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dm_ce_r : STD_LOGIC; 
  signal dm_out : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  u_dm_ce : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => clk90,
      CE => N1,
      D => dm_ce,
      R => N0,
      S => N0,
      Q => dm_ce_r
    );
  u_oddr_dm : ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => mask_data_rise,
      D2 => mask_data_fall,
      CE => dm_ce_r,
      C => clk90,
      S => N0,
      R => N0,
      Q => dm_out
    );
  u_obuf_dm : OBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dm_out,
      O => ddr_dm
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dqs_iob_INST_7 is
  port (
    ddr_dqs_n : inout STD_LOGIC; 
    ddr_dqs : inout STD_LOGIC; 
    dq_ce : out STD_LOGIC; 
    dqs_oe_n : in STD_LOGIC := 'X'; 
    delayed_dqs : out STD_LOGIC; 
    dlyinc_dqs : in STD_LOGIC := 'X'; 
    dlyce_dqs : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dlyinc_gate : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    dlyce_gate : in STD_LOGIC := 'X'; 
    dqs_rst_n : in STD_LOGIC := 'X'; 
    dlyrst_gate : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    en_dqs : in STD_LOGIC := 'X'; 
    dlyrst_dqs : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dqs_iob_INST_7;

architecture Structure of ddr2_phy_dqs_iob_INST_7 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal clk180 : STD_LOGIC; 
  signal NlwRenamedSig_OI_delayed_dqs : STD_LOGIC; 
  signal dqs_ibuf : STD_LOGIC; 
  signal dqs_idelay : STD_LOGIC; 
  signal dqs_oe_n_r : STD_LOGIC; 
  signal dqs_out : STD_LOGIC; 
  signal dqs_rst_n_r_8822 : STD_LOGIC; 
  signal en_dqs_sync : STD_LOGIC; 
begin
  delayed_dqs <= NlwRenamedSig_OI_delayed_dqs;
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  dqs_rst_n_r : FD
    port map (
      C => clk180,
      D => dqs_rst_n,
      Q => dqs_rst_n_r_8822
    );
  u_iddr_dq_ce : FDCPE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_delayed_dqs,
      CE => N1,
      CLR => N0,
      D => en_dqs_sync,
      PRE => en_dqs_sync,
      Q => dq_ce
    );
  u_tri_state_dqs : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => clk180,
      D => dqs_oe_n,
      PRE => rst0,
      Q => dqs_oe_n_r
    );
  u_idelay_dqs : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dqs_ibuf,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce_dqs,
      C => clkdiv0,
      INC => dlyinc_dqs,
      RST => dlyrst_dqs,
      T => N0,
      DATAOUT => dqs_idelay
    );
  u_bufio_dqs : BUFIO
    port map (
      I => dqs_idelay,
      O => NlwRenamedSig_OI_delayed_dqs
    );
  u_iodelay_dq_ce : IODELAY
    generic map(
      DELAY_SRC => "DATAIN",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => N0,
      ODATAIN => N0,
      DATAIN => en_dqs,
      CE => dlyce_gate,
      C => clkdiv0,
      INC => dlyinc_gate,
      RST => dlyrst_gate,
      T => N0,
      DATAOUT => en_dqs_sync
    );
  u_oddr_dqs : ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => dqs_rst_n_r_8822,
      D2 => N0,
      CE => N1,
      C => clk180,
      S => N0,
      R => N0,
      Q => dqs_out
    );
  gen_dqs_iob_ddr2_ddr3_u_iobuf_dqs : IOBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      DIFF_TERM => FALSE,
      DQS_BIAS => "FALSE",
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dqs_out,
      T => dqs_oe_n_r,
      O => dqs_ibuf,
      IOB => ddr_dqs_n,
      IO => ddr_dqs
    );
  clk1801_INV_0 : INV
    port map (
      I => clk0,
      O => clk180
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dqs_iob_INST_6 is
  port (
    ddr_dqs_n : inout STD_LOGIC; 
    ddr_dqs : inout STD_LOGIC; 
    dq_ce : out STD_LOGIC; 
    dqs_oe_n : in STD_LOGIC := 'X'; 
    delayed_dqs : out STD_LOGIC; 
    dlyinc_dqs : in STD_LOGIC := 'X'; 
    dlyce_dqs : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dlyinc_gate : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    dlyce_gate : in STD_LOGIC := 'X'; 
    dqs_rst_n : in STD_LOGIC := 'X'; 
    dlyrst_gate : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    en_dqs : in STD_LOGIC := 'X'; 
    dlyrst_dqs : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dqs_iob_INST_6;

architecture Structure of ddr2_phy_dqs_iob_INST_6 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal clk180 : STD_LOGIC; 
  signal NlwRenamedSig_OI_delayed_dqs : STD_LOGIC; 
  signal dqs_ibuf : STD_LOGIC; 
  signal dqs_idelay : STD_LOGIC; 
  signal dqs_oe_n_r : STD_LOGIC; 
  signal dqs_out : STD_LOGIC; 
  signal dqs_rst_n_r_8797 : STD_LOGIC; 
  signal en_dqs_sync : STD_LOGIC; 
begin
  delayed_dqs <= NlwRenamedSig_OI_delayed_dqs;
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  dqs_rst_n_r : FD
    port map (
      C => clk180,
      D => dqs_rst_n,
      Q => dqs_rst_n_r_8797
    );
  u_iddr_dq_ce : FDCPE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_delayed_dqs,
      CE => N1,
      CLR => N0,
      D => en_dqs_sync,
      PRE => en_dqs_sync,
      Q => dq_ce
    );
  u_tri_state_dqs : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => clk180,
      D => dqs_oe_n,
      PRE => rst0,
      Q => dqs_oe_n_r
    );
  u_idelay_dqs : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dqs_ibuf,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce_dqs,
      C => clkdiv0,
      INC => dlyinc_dqs,
      RST => dlyrst_dqs,
      T => N0,
      DATAOUT => dqs_idelay
    );
  u_bufio_dqs : BUFIO
    port map (
      I => dqs_idelay,
      O => NlwRenamedSig_OI_delayed_dqs
    );
  u_iodelay_dq_ce : IODELAY
    generic map(
      DELAY_SRC => "DATAIN",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => N0,
      ODATAIN => N0,
      DATAIN => en_dqs,
      CE => dlyce_gate,
      C => clkdiv0,
      INC => dlyinc_gate,
      RST => dlyrst_gate,
      T => N0,
      DATAOUT => en_dqs_sync
    );
  u_oddr_dqs : ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => dqs_rst_n_r_8797,
      D2 => N0,
      CE => N1,
      C => clk180,
      S => N0,
      R => N0,
      Q => dqs_out
    );
  gen_dqs_iob_ddr2_ddr3_u_iobuf_dqs : IOBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      DIFF_TERM => FALSE,
      DQS_BIAS => "FALSE",
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dqs_out,
      T => dqs_oe_n_r,
      O => dqs_ibuf,
      IOB => ddr_dqs_n,
      IO => ddr_dqs
    );
  clk1801_INV_0 : INV
    port map (
      I => clk0,
      O => clk180
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dqs_iob_INST_5 is
  port (
    ddr_dqs_n : inout STD_LOGIC; 
    ddr_dqs : inout STD_LOGIC; 
    dq_ce : out STD_LOGIC; 
    dqs_oe_n : in STD_LOGIC := 'X'; 
    delayed_dqs : out STD_LOGIC; 
    dlyinc_dqs : in STD_LOGIC := 'X'; 
    dlyce_dqs : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dlyinc_gate : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    dlyce_gate : in STD_LOGIC := 'X'; 
    dqs_rst_n : in STD_LOGIC := 'X'; 
    dlyrst_gate : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    en_dqs : in STD_LOGIC := 'X'; 
    dlyrst_dqs : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dqs_iob_INST_5;

architecture Structure of ddr2_phy_dqs_iob_INST_5 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal clk180 : STD_LOGIC; 
  signal NlwRenamedSig_OI_delayed_dqs : STD_LOGIC; 
  signal dqs_ibuf : STD_LOGIC; 
  signal dqs_idelay : STD_LOGIC; 
  signal dqs_oe_n_r : STD_LOGIC; 
  signal dqs_out : STD_LOGIC; 
  signal dqs_rst_n_r_8772 : STD_LOGIC; 
  signal en_dqs_sync : STD_LOGIC; 
begin
  delayed_dqs <= NlwRenamedSig_OI_delayed_dqs;
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  dqs_rst_n_r : FD
    port map (
      C => clk180,
      D => dqs_rst_n,
      Q => dqs_rst_n_r_8772
    );
  u_iddr_dq_ce : FDCPE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_delayed_dqs,
      CE => N1,
      CLR => N0,
      D => en_dqs_sync,
      PRE => en_dqs_sync,
      Q => dq_ce
    );
  u_tri_state_dqs : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => clk180,
      D => dqs_oe_n,
      PRE => rst0,
      Q => dqs_oe_n_r
    );
  u_idelay_dqs : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dqs_ibuf,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce_dqs,
      C => clkdiv0,
      INC => dlyinc_dqs,
      RST => dlyrst_dqs,
      T => N0,
      DATAOUT => dqs_idelay
    );
  u_bufio_dqs : BUFIO
    port map (
      I => dqs_idelay,
      O => NlwRenamedSig_OI_delayed_dqs
    );
  u_iodelay_dq_ce : IODELAY
    generic map(
      DELAY_SRC => "DATAIN",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => N0,
      ODATAIN => N0,
      DATAIN => en_dqs,
      CE => dlyce_gate,
      C => clkdiv0,
      INC => dlyinc_gate,
      RST => dlyrst_gate,
      T => N0,
      DATAOUT => en_dqs_sync
    );
  u_oddr_dqs : ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => dqs_rst_n_r_8772,
      D2 => N0,
      CE => N1,
      C => clk180,
      S => N0,
      R => N0,
      Q => dqs_out
    );
  gen_dqs_iob_ddr2_ddr3_u_iobuf_dqs : IOBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      DIFF_TERM => FALSE,
      DQS_BIAS => "FALSE",
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dqs_out,
      T => dqs_oe_n_r,
      O => dqs_ibuf,
      IOB => ddr_dqs_n,
      IO => ddr_dqs
    );
  clk1801_INV_0 : INV
    port map (
      I => clk0,
      O => clk180
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dqs_iob_INST_4 is
  port (
    ddr_dqs_n : inout STD_LOGIC; 
    ddr_dqs : inout STD_LOGIC; 
    dq_ce : out STD_LOGIC; 
    dqs_oe_n : in STD_LOGIC := 'X'; 
    delayed_dqs : out STD_LOGIC; 
    dlyinc_dqs : in STD_LOGIC := 'X'; 
    dlyce_dqs : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dlyinc_gate : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    dlyce_gate : in STD_LOGIC := 'X'; 
    dqs_rst_n : in STD_LOGIC := 'X'; 
    dlyrst_gate : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    en_dqs : in STD_LOGIC := 'X'; 
    dlyrst_dqs : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dqs_iob_INST_4;

architecture Structure of ddr2_phy_dqs_iob_INST_4 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal clk180 : STD_LOGIC; 
  signal NlwRenamedSig_OI_delayed_dqs : STD_LOGIC; 
  signal dqs_ibuf : STD_LOGIC; 
  signal dqs_idelay : STD_LOGIC; 
  signal dqs_oe_n_r : STD_LOGIC; 
  signal dqs_out : STD_LOGIC; 
  signal dqs_rst_n_r_8747 : STD_LOGIC; 
  signal en_dqs_sync : STD_LOGIC; 
begin
  delayed_dqs <= NlwRenamedSig_OI_delayed_dqs;
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  dqs_rst_n_r : FD
    port map (
      C => clk180,
      D => dqs_rst_n,
      Q => dqs_rst_n_r_8747
    );
  u_iddr_dq_ce : FDCPE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_delayed_dqs,
      CE => N1,
      CLR => N0,
      D => en_dqs_sync,
      PRE => en_dqs_sync,
      Q => dq_ce
    );
  u_tri_state_dqs : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => clk180,
      D => dqs_oe_n,
      PRE => rst0,
      Q => dqs_oe_n_r
    );
  u_idelay_dqs : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dqs_ibuf,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce_dqs,
      C => clkdiv0,
      INC => dlyinc_dqs,
      RST => dlyrst_dqs,
      T => N0,
      DATAOUT => dqs_idelay
    );
  u_bufio_dqs : BUFIO
    port map (
      I => dqs_idelay,
      O => NlwRenamedSig_OI_delayed_dqs
    );
  u_iodelay_dq_ce : IODELAY
    generic map(
      DELAY_SRC => "DATAIN",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => N0,
      ODATAIN => N0,
      DATAIN => en_dqs,
      CE => dlyce_gate,
      C => clkdiv0,
      INC => dlyinc_gate,
      RST => dlyrst_gate,
      T => N0,
      DATAOUT => en_dqs_sync
    );
  u_oddr_dqs : ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => dqs_rst_n_r_8747,
      D2 => N0,
      CE => N1,
      C => clk180,
      S => N0,
      R => N0,
      Q => dqs_out
    );
  gen_dqs_iob_ddr2_ddr3_u_iobuf_dqs : IOBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      DIFF_TERM => FALSE,
      DQS_BIAS => "FALSE",
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dqs_out,
      T => dqs_oe_n_r,
      O => dqs_ibuf,
      IOB => ddr_dqs_n,
      IO => ddr_dqs
    );
  clk1801_INV_0 : INV
    port map (
      I => clk0,
      O => clk180
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dqs_iob_INST_3 is
  port (
    ddr_dqs_n : inout STD_LOGIC; 
    ddr_dqs : inout STD_LOGIC; 
    dq_ce : out STD_LOGIC; 
    dqs_oe_n : in STD_LOGIC := 'X'; 
    delayed_dqs : out STD_LOGIC; 
    dlyinc_dqs : in STD_LOGIC := 'X'; 
    dlyce_dqs : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dlyinc_gate : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    dlyce_gate : in STD_LOGIC := 'X'; 
    dqs_rst_n : in STD_LOGIC := 'X'; 
    dlyrst_gate : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    en_dqs : in STD_LOGIC := 'X'; 
    dlyrst_dqs : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dqs_iob_INST_3;

architecture Structure of ddr2_phy_dqs_iob_INST_3 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal clk180 : STD_LOGIC; 
  signal NlwRenamedSig_OI_delayed_dqs : STD_LOGIC; 
  signal dqs_ibuf : STD_LOGIC; 
  signal dqs_idelay : STD_LOGIC; 
  signal dqs_oe_n_r : STD_LOGIC; 
  signal dqs_out : STD_LOGIC; 
  signal dqs_rst_n_r_8722 : STD_LOGIC; 
  signal en_dqs_sync : STD_LOGIC; 
begin
  delayed_dqs <= NlwRenamedSig_OI_delayed_dqs;
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  dqs_rst_n_r : FD
    port map (
      C => clk180,
      D => dqs_rst_n,
      Q => dqs_rst_n_r_8722
    );
  u_iddr_dq_ce : FDCPE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_delayed_dqs,
      CE => N1,
      CLR => N0,
      D => en_dqs_sync,
      PRE => en_dqs_sync,
      Q => dq_ce
    );
  u_tri_state_dqs : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => clk180,
      D => dqs_oe_n,
      PRE => rst0,
      Q => dqs_oe_n_r
    );
  u_idelay_dqs : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dqs_ibuf,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce_dqs,
      C => clkdiv0,
      INC => dlyinc_dqs,
      RST => dlyrst_dqs,
      T => N0,
      DATAOUT => dqs_idelay
    );
  u_bufio_dqs : BUFIO
    port map (
      I => dqs_idelay,
      O => NlwRenamedSig_OI_delayed_dqs
    );
  u_iodelay_dq_ce : IODELAY
    generic map(
      DELAY_SRC => "DATAIN",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => N0,
      ODATAIN => N0,
      DATAIN => en_dqs,
      CE => dlyce_gate,
      C => clkdiv0,
      INC => dlyinc_gate,
      RST => dlyrst_gate,
      T => N0,
      DATAOUT => en_dqs_sync
    );
  u_oddr_dqs : ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => dqs_rst_n_r_8722,
      D2 => N0,
      CE => N1,
      C => clk180,
      S => N0,
      R => N0,
      Q => dqs_out
    );
  gen_dqs_iob_ddr2_ddr3_u_iobuf_dqs : IOBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      DIFF_TERM => FALSE,
      DQS_BIAS => "FALSE",
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dqs_out,
      T => dqs_oe_n_r,
      O => dqs_ibuf,
      IOB => ddr_dqs_n,
      IO => ddr_dqs
    );
  clk1801_INV_0 : INV
    port map (
      I => clk0,
      O => clk180
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dqs_iob_INST_2 is
  port (
    ddr_dqs_n : inout STD_LOGIC; 
    ddr_dqs : inout STD_LOGIC; 
    dq_ce : out STD_LOGIC; 
    dqs_oe_n : in STD_LOGIC := 'X'; 
    delayed_dqs : out STD_LOGIC; 
    dlyinc_dqs : in STD_LOGIC := 'X'; 
    dlyce_dqs : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dlyinc_gate : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    dlyce_gate : in STD_LOGIC := 'X'; 
    dqs_rst_n : in STD_LOGIC := 'X'; 
    dlyrst_gate : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    en_dqs : in STD_LOGIC := 'X'; 
    dlyrst_dqs : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dqs_iob_INST_2;

architecture Structure of ddr2_phy_dqs_iob_INST_2 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal clk180 : STD_LOGIC; 
  signal NlwRenamedSig_OI_delayed_dqs : STD_LOGIC; 
  signal dqs_ibuf : STD_LOGIC; 
  signal dqs_idelay : STD_LOGIC; 
  signal dqs_oe_n_r : STD_LOGIC; 
  signal dqs_out : STD_LOGIC; 
  signal dqs_rst_n_r_8697 : STD_LOGIC; 
  signal en_dqs_sync : STD_LOGIC; 
begin
  delayed_dqs <= NlwRenamedSig_OI_delayed_dqs;
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  dqs_rst_n_r : FD
    port map (
      C => clk180,
      D => dqs_rst_n,
      Q => dqs_rst_n_r_8697
    );
  u_iddr_dq_ce : FDCPE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_delayed_dqs,
      CE => N1,
      CLR => N0,
      D => en_dqs_sync,
      PRE => en_dqs_sync,
      Q => dq_ce
    );
  u_tri_state_dqs : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => clk180,
      D => dqs_oe_n,
      PRE => rst0,
      Q => dqs_oe_n_r
    );
  u_idelay_dqs : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dqs_ibuf,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce_dqs,
      C => clkdiv0,
      INC => dlyinc_dqs,
      RST => dlyrst_dqs,
      T => N0,
      DATAOUT => dqs_idelay
    );
  u_bufio_dqs : BUFIO
    port map (
      I => dqs_idelay,
      O => NlwRenamedSig_OI_delayed_dqs
    );
  u_iodelay_dq_ce : IODELAY
    generic map(
      DELAY_SRC => "DATAIN",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => N0,
      ODATAIN => N0,
      DATAIN => en_dqs,
      CE => dlyce_gate,
      C => clkdiv0,
      INC => dlyinc_gate,
      RST => dlyrst_gate,
      T => N0,
      DATAOUT => en_dqs_sync
    );
  u_oddr_dqs : ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => dqs_rst_n_r_8697,
      D2 => N0,
      CE => N1,
      C => clk180,
      S => N0,
      R => N0,
      Q => dqs_out
    );
  gen_dqs_iob_ddr2_ddr3_u_iobuf_dqs : IOBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      DIFF_TERM => FALSE,
      DQS_BIAS => "FALSE",
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dqs_out,
      T => dqs_oe_n_r,
      O => dqs_ibuf,
      IOB => ddr_dqs_n,
      IO => ddr_dqs
    );
  clk1801_INV_0 : INV
    port map (
      I => clk0,
      O => clk180
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dqs_iob_INST_1 is
  port (
    ddr_dqs_n : inout STD_LOGIC; 
    ddr_dqs : inout STD_LOGIC; 
    dq_ce : out STD_LOGIC; 
    dqs_oe_n : in STD_LOGIC := 'X'; 
    delayed_dqs : out STD_LOGIC; 
    dlyinc_dqs : in STD_LOGIC := 'X'; 
    dlyce_dqs : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dlyinc_gate : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    dlyce_gate : in STD_LOGIC := 'X'; 
    dqs_rst_n : in STD_LOGIC := 'X'; 
    dlyrst_gate : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    en_dqs : in STD_LOGIC := 'X'; 
    dlyrst_dqs : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dqs_iob_INST_1;

architecture Structure of ddr2_phy_dqs_iob_INST_1 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal clk180 : STD_LOGIC; 
  signal NlwRenamedSig_OI_delayed_dqs : STD_LOGIC; 
  signal dqs_ibuf : STD_LOGIC; 
  signal dqs_idelay : STD_LOGIC; 
  signal dqs_oe_n_r : STD_LOGIC; 
  signal dqs_out : STD_LOGIC; 
  signal dqs_rst_n_r_8672 : STD_LOGIC; 
  signal en_dqs_sync : STD_LOGIC; 
begin
  delayed_dqs <= NlwRenamedSig_OI_delayed_dqs;
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  dqs_rst_n_r : FD
    port map (
      C => clk180,
      D => dqs_rst_n,
      Q => dqs_rst_n_r_8672
    );
  u_iddr_dq_ce : FDCPE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_delayed_dqs,
      CE => N1,
      CLR => N0,
      D => en_dqs_sync,
      PRE => en_dqs_sync,
      Q => dq_ce
    );
  u_tri_state_dqs : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => clk180,
      D => dqs_oe_n,
      PRE => rst0,
      Q => dqs_oe_n_r
    );
  u_idelay_dqs : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dqs_ibuf,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce_dqs,
      C => clkdiv0,
      INC => dlyinc_dqs,
      RST => dlyrst_dqs,
      T => N0,
      DATAOUT => dqs_idelay
    );
  u_bufio_dqs : BUFIO
    port map (
      I => dqs_idelay,
      O => NlwRenamedSig_OI_delayed_dqs
    );
  u_iodelay_dq_ce : IODELAY
    generic map(
      DELAY_SRC => "DATAIN",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => N0,
      ODATAIN => N0,
      DATAIN => en_dqs,
      CE => dlyce_gate,
      C => clkdiv0,
      INC => dlyinc_gate,
      RST => dlyrst_gate,
      T => N0,
      DATAOUT => en_dqs_sync
    );
  u_oddr_dqs : ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => dqs_rst_n_r_8672,
      D2 => N0,
      CE => N1,
      C => clk180,
      S => N0,
      R => N0,
      Q => dqs_out
    );
  gen_dqs_iob_ddr2_ddr3_u_iobuf_dqs : IOBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      DIFF_TERM => FALSE,
      DQS_BIAS => "FALSE",
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dqs_out,
      T => dqs_oe_n_r,
      O => dqs_ibuf,
      IOB => ddr_dqs_n,
      IO => ddr_dqs
    );
  clk1801_INV_0 : INV
    port map (
      I => clk0,
      O => clk180
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_dqs_iob is
  port (
    ddr_dqs_n : inout STD_LOGIC; 
    ddr_dqs : inout STD_LOGIC; 
    dq_ce : out STD_LOGIC; 
    dqs_oe_n : in STD_LOGIC := 'X'; 
    delayed_dqs : out STD_LOGIC; 
    dlyinc_dqs : in STD_LOGIC := 'X'; 
    dlyce_dqs : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dlyinc_gate : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    dlyce_gate : in STD_LOGIC := 'X'; 
    dqs_rst_n : in STD_LOGIC := 'X'; 
    dlyrst_gate : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    en_dqs : in STD_LOGIC := 'X'; 
    dlyrst_dqs : in STD_LOGIC := 'X' 
  );
end ddr2_phy_dqs_iob;

architecture Structure of ddr2_phy_dqs_iob is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal clk180 : STD_LOGIC; 
  signal NlwRenamedSig_OI_delayed_dqs : STD_LOGIC; 
  signal dqs_ibuf : STD_LOGIC; 
  signal dqs_idelay : STD_LOGIC; 
  signal dqs_oe_n_r : STD_LOGIC; 
  signal dqs_out : STD_LOGIC; 
  signal dqs_rst_n_r_8647 : STD_LOGIC; 
  signal en_dqs_sync : STD_LOGIC; 
begin
  delayed_dqs <= NlwRenamedSig_OI_delayed_dqs;
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  dqs_rst_n_r : FD
    port map (
      C => clk180,
      D => dqs_rst_n,
      Q => dqs_rst_n_r_8647
    );
  u_iddr_dq_ce : FDCPE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_delayed_dqs,
      CE => N1,
      CLR => N0,
      D => en_dqs_sync,
      PRE => en_dqs_sync,
      Q => dq_ce
    );
  u_tri_state_dqs : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => clk180,
      D => dqs_oe_n,
      PRE => rst0,
      Q => dqs_oe_n_r
    );
  u_idelay_dqs : IODELAY
    generic map(
      DELAY_SRC => "I",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => dqs_ibuf,
      ODATAIN => N0,
      DATAIN => N0,
      CE => dlyce_dqs,
      C => clkdiv0,
      INC => dlyinc_dqs,
      RST => dlyrst_dqs,
      T => N0,
      DATAOUT => dqs_idelay
    );
  u_bufio_dqs : BUFIO
    port map (
      I => dqs_idelay,
      O => NlwRenamedSig_OI_delayed_dqs
    );
  u_iodelay_dq_ce : IODELAY
    generic map(
      DELAY_SRC => "DATAIN",
      HIGH_PERFORMANCE_MODE => TRUE,
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      ODELAY_VALUE => 0,
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      IDATAIN => N0,
      ODATAIN => N0,
      DATAIN => en_dqs,
      CE => dlyce_gate,
      C => clkdiv0,
      INC => dlyinc_gate,
      RST => dlyrst_gate,
      T => N0,
      DATAOUT => en_dqs_sync
    );
  u_oddr_dqs : ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => dqs_rst_n_r_8647,
      D2 => N0,
      CE => N1,
      C => clk180,
      S => N0,
      R => N0,
      Q => dqs_out
    );
  gen_dqs_iob_ddr2_ddr3_u_iobuf_dqs : IOBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      DIFF_TERM => FALSE,
      DQS_BIAS => "FALSE",
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => dqs_out,
      T => dqs_oe_n_r,
      O => dqs_ibuf,
      IOB => ddr_dqs_n,
      IO => ddr_dqs
    );
  clk1801_INV_0 : INV
    port map (
      I => clk0,
      O => clk180
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_calib is
  port (
    clk : in STD_LOGIC := 'X'; 
    rstdiv : in STD_LOGIC := 'X'; 
    ctrl_rden : in STD_LOGIC := 'X'; 
    dbg_idel_down_dq : in STD_LOGIC := 'X'; 
    dbg_idel_down_all : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_up_dqs : in STD_LOGIC := 'X'; 
    phy_init_rden : in STD_LOGIC := 'X'; 
    dbg_idel_up_gate : in STD_LOGIC := 'X'; 
    calib_ref_done : in STD_LOGIC := 'X'; 
    dlyrst_dq : out STD_LOGIC; 
    dbg_sel_all_idel_gate : in STD_LOGIC := 'X'; 
    clkdiv : in STD_LOGIC := 'X'; 
    dbg_idel_down_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_down_gate : in STD_LOGIC := 'X'; 
    dbg_idel_up_dq : in STD_LOGIC := 'X'; 
    dbg_idel_up_all : in STD_LOGIC := 'X'; 
    dlyrst_dqs : out STD_LOGIC; 
    dbg_sel_all_idel_dq : in STD_LOGIC := 'X'; 
    calib_ref_req : out STD_LOGIC; 
    dbg_calib_gate_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
    calib_rden_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_dqs_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
    calib_rden : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_err : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    dlyinc_dqs : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dlyce_dqs : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_dq_tap_cnt : out STD_LOGIC_VECTOR ( 383 downto 0 ); 
    dlyinc_gate : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_rden_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
    dlyce_gate : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dlyinc_dq : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dbg_calib_gate_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
    dbg_calib_rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dlyrst_gate : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    en_dqs : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    dlyce_dq : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    calib_start : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    dbg_sel_idel_gate : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    rd_data_rise : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    rd_data_fall : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dbg_sel_idel_dqs : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    dbg_sel_idel_dq : in STD_LOGIC_VECTOR ( 5 downto 0 ) 
  );
end ddr2_phy_calib;

architecture Structure of ddr2_phy_calib is
  signal Mmux_cal1_data_chk_r_varindex0000_10_6751 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_11_6752 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_111_6753 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_112_6754 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_113_6755 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_12_6756 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_121_6757 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_122_6758 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_123_6759 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_124_6760 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_125_6761 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_13_6762 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_131_6763 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_132_6764 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_133_6765 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_14_6766 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_5_f7_6767 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_6_6768 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_6_f7_6769 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_7_6770 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_71_6771 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0000_8_6772 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_10_6773 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_11_6774 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_111_6775 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_112_6776 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_113_6777 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_12_6778 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_121_6779 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_122_6780 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_123_6781 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_124_6782 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_125_6783 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_13_6784 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_131_6785 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_132_6786 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_133_6787 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_14_6788 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_5_f7_6789 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_6_6790 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_6_f7_6791 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_7_6792 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_71_6793 : STD_LOGIC; 
  signal Mmux_cal1_data_chk_r_varindex0001_8_6794 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0000_10_6795 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0000_11_6796 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0000_111_6797 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0000_112_6798 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0000_121_6799 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0000_122_6800 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0000_13_6801 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0001_10_6802 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0001_11_6803 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0001_111_6804 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0001_112_6805 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0001_121_6806 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0001_122_6807 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0001_13_6808 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0002_10_6809 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0002_11_6810 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0002_111_6811 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0002_112_6812 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0002_121_6813 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0002_122_6814 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0002_13_6815 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0003_10_6816 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0003_11_6817 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0003_111_6818 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0003_112_6819 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0003_121_6820 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0003_122_6821 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0003_13_6822 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0004_10_6823 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0004_11_6824 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0004_111_6825 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0004_112_6826 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0004_121_6827 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0004_122_6828 : STD_LOGIC; 
  signal Mmux_calib_rden_dly_mux0004_13_6829 : STD_LOGIC; 
  signal Mmux_rdd_fall_q1_bit1_mux0000_3_6830 : STD_LOGIC; 
  signal Mmux_rdd_fall_q1_bit1_mux0000_4_6831 : STD_LOGIC; 
  signal Mmux_rdd_fall_q1_mux0000_3_6832 : STD_LOGIC; 
  signal Mmux_rdd_fall_q1_mux0000_4_6833 : STD_LOGIC; 
  signal Mmux_rdd_fall_q2_bit1_mux0000_3_6834 : STD_LOGIC; 
  signal Mmux_rdd_fall_q2_bit1_mux0000_4_6835 : STD_LOGIC; 
  signal Mmux_rdd_fall_q2_mux0000_3_6836 : STD_LOGIC; 
  signal Mmux_rdd_fall_q2_mux0000_4_6837 : STD_LOGIC; 
  signal Mmux_rdd_rise_q1_bit1_mux0000_3_6838 : STD_LOGIC; 
  signal Mmux_rdd_rise_q1_bit1_mux0000_4_6839 : STD_LOGIC; 
  signal Mmux_rdd_rise_q1_mux0000_3_6840 : STD_LOGIC; 
  signal Mmux_rdd_rise_q1_mux0000_4_6841 : STD_LOGIC; 
  signal Mmux_rdd_rise_q2_bit1_mux0000_3_6842 : STD_LOGIC; 
  signal Mmux_rdd_rise_q2_bit1_mux0000_4_6843 : STD_LOGIC; 
  signal Mmux_rdd_rise_q2_mux0000_3_6844 : STD_LOGIC; 
  signal Mmux_rdd_rise_q2_mux0000_4_6845 : STD_LOGIC; 
  signal Mshreg_rdd_fall_q1_bit1_r_6846 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N101 : STD_LOGIC; 
  signal N1011 : STD_LOGIC; 
  signal N103 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N109 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal N113 : STD_LOGIC; 
  signal N1151 : STD_LOGIC; 
  signal N1172 : STD_LOGIC; 
  signal N1191 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal N1221 : STD_LOGIC; 
  signal N123 : STD_LOGIC; 
  signal N1231 : STD_LOGIC; 
  signal N125 : STD_LOGIC; 
  signal N127 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal N129 : STD_LOGIC; 
  signal N1291 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal N1311 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal N133 : STD_LOGIC; 
  signal N1331 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal N135 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N137 : STD_LOGIC; 
  signal N1371 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal N1381 : STD_LOGIC; 
  signal N139 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N141 : STD_LOGIC; 
  signal N1411 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal N1421 : STD_LOGIC; 
  signal N143 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal N149 : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal N151 : STD_LOGIC; 
  signal N1531 : STD_LOGIC; 
  signal N1532 : STD_LOGIC; 
  signal N155 : STD_LOGIC; 
  signal N1551 : STD_LOGIC; 
  signal N1561 : STD_LOGIC; 
  signal N157 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal N159 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N1611 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal N167 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal N17 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N173 : STD_LOGIC; 
  signal N1731 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N1741 : STD_LOGIC; 
  signal N175 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal N199 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal N217 : STD_LOGIC; 
  signal N219 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal N223 : STD_LOGIC; 
  signal N224 : STD_LOGIC; 
  signal N225 : STD_LOGIC; 
  signal N226 : STD_LOGIC; 
  signal N227 : STD_LOGIC; 
  signal N228 : STD_LOGIC; 
  signal N229 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal N231 : STD_LOGIC; 
  signal N232 : STD_LOGIC; 
  signal N233 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N235 : STD_LOGIC; 
  signal N236 : STD_LOGIC; 
  signal N237 : STD_LOGIC; 
  signal N238 : STD_LOGIC; 
  signal N239 : STD_LOGIC; 
  signal N240 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N281 : STD_LOGIC; 
  signal N3 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N5 : STD_LOGIC; 
  signal N532 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N621 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N781 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N801 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal Result_0_62 : STD_LOGIC; 
  signal Result_0_63 : STD_LOGIC; 
  signal Result_0_64 : STD_LOGIC; 
  signal Result_0_77 : STD_LOGIC; 
  signal Result_0_82 : STD_LOGIC; 
  signal Result_0_85 : STD_LOGIC; 
  signal Result_0_86 : STD_LOGIC; 
  signal Result_1_62 : STD_LOGIC; 
  signal Result_1_63 : STD_LOGIC; 
  signal Result_1_64 : STD_LOGIC; 
  signal Result_1_77 : STD_LOGIC; 
  signal Result_1_82 : STD_LOGIC; 
  signal Result_1_85 : STD_LOGIC; 
  signal Result_1_86 : STD_LOGIC; 
  signal Result_2_62 : STD_LOGIC; 
  signal Result_2_63 : STD_LOGIC; 
  signal Result_2_64 : STD_LOGIC; 
  signal Result_2_77 : STD_LOGIC; 
  signal Result_2_82 : STD_LOGIC; 
  signal Result_2_85 : STD_LOGIC; 
  signal Result_2_86 : STD_LOGIC; 
  signal Result_3_62 : STD_LOGIC; 
  signal Result_3_63 : STD_LOGIC; 
  signal Result_3_76 : STD_LOGIC; 
  signal Result_3_81 : STD_LOGIC; 
  signal Result_3_84 : STD_LOGIC; 
  signal Result_3_85 : STD_LOGIC; 
  signal Result_4_62 : STD_LOGIC; 
  signal Result_4_75 : STD_LOGIC; 
  signal Result_4_82 : STD_LOGIC; 
  signal Result_4_83 : STD_LOGIC; 
  signal Result_5_62_7032 : STD_LOGIC; 
  signal Result_5_81_7033 : STD_LOGIC; 
  signal Result_5_82 : STD_LOGIC; 
  signal cal1_bit_time_tap_cnt_not0001 : STD_LOGIC; 
  signal cal1_data_chk_last_valid_7052 : STD_LOGIC; 
  signal cal1_data_chk_last_valid_rstpot_7053 : STD_LOGIC; 
  signal cal1_data_chk_r_varindex0000 : STD_LOGIC; 
  signal cal1_data_chk_r_varindex0001 : STD_LOGIC; 
  signal cal1_detect_edge_or0001 : STD_LOGIC; 
  signal cal1_detect_stable : STD_LOGIC; 
  signal cal1_dlyce_dq_7060 : STD_LOGIC; 
  signal cal1_dlyce_dq_mux00021 : STD_LOGIC; 
  signal cal1_dlyce_dq_or0000 : STD_LOGIC; 
  signal cal1_dlyinc_dq_7063 : STD_LOGIC; 
  signal cal1_dlyinc_dq_mux00041 : STD_LOGIC; 
  signal cal1_dqs_dq_init_phase_7065 : STD_LOGIC; 
  signal cal1_dqs_dq_init_phase_mux0000 : STD_LOGIC; 
  signal cal1_first_edge_done_7067 : STD_LOGIC; 
  signal cal1_first_edge_done_mux0000_7068 : STD_LOGIC; 
  signal cal1_found_rising_7075 : STD_LOGIC; 
  signal cal1_found_rising_rstpot_7076 : STD_LOGIC; 
  signal cal1_found_second_edge_7077 : STD_LOGIC; 
  signal cal1_found_second_edge_rstpot_7078 : STD_LOGIC; 
  signal cal1_found_window_7079 : STD_LOGIC; 
  signal cal1_found_window_not0001 : STD_LOGIC; 
  signal cal1_found_window_rstpot1_7081 : STD_LOGIC; 
  signal cal1_idel_dec_cnt_mux0002_6_mand : STD_LOGIC; 
  signal cal1_idel_max_tap_and0000 : STD_LOGIC; 
  signal cal1_idel_max_tap_we_7129 : STD_LOGIC; 
  signal cal1_idel_max_tap_we_cmp_ge00001_7130 : STD_LOGIC; 
  signal cal1_idel_max_tap_we_rstpot : STD_LOGIC; 
  signal cal1_idel_tap_limit_hit_7138 : STD_LOGIC; 
  signal cal1_idel_tap_limit_hit_mux0002_7139 : STD_LOGIC; 
  signal cal1_low_freq_idel_dec_0_rstpot : STD_LOGIC; 
  signal cal1_low_freq_idel_dec_6_rstpot_7148 : STD_LOGIC; 
  signal cal1_ref_req_7153 : STD_LOGIC; 
  signal cal1_ref_req_mux0004 : STD_LOGIC; 
  signal cal1_state_FSM_FFd1_7155 : STD_LOGIC; 
  signal cal1_state_FSM_FFd1_In_7156 : STD_LOGIC; 
  signal cal1_state_FSM_FFd10_7157 : STD_LOGIC; 
  signal cal1_state_FSM_FFd10_In_7158 : STD_LOGIC; 
  signal cal1_state_FSM_FFd11_7159 : STD_LOGIC; 
  signal cal1_state_FSM_FFd11_In : STD_LOGIC; 
  signal cal1_state_FSM_FFd2_7161 : STD_LOGIC; 
  signal cal1_state_FSM_FFd2_rstpot_7162 : STD_LOGIC; 
  signal cal1_state_FSM_FFd3_7163 : STD_LOGIC; 
  signal cal1_state_FSM_FFd3_In : STD_LOGIC; 
  signal cal1_state_FSM_FFd4_7165 : STD_LOGIC; 
  signal cal1_state_FSM_FFd4_In : STD_LOGIC; 
  signal cal1_state_FSM_FFd5_7167 : STD_LOGIC; 
  signal cal1_state_FSM_FFd5_rstpot_7168 : STD_LOGIC; 
  signal cal1_state_FSM_FFd6_7169 : STD_LOGIC; 
  signal cal1_state_FSM_FFd6_In : STD_LOGIC; 
  signal cal1_state_FSM_FFd7_7171 : STD_LOGIC; 
  signal cal1_state_FSM_FFd7_In : STD_LOGIC; 
  signal cal1_state_FSM_FFd8_7173 : STD_LOGIC; 
  signal cal1_state_FSM_FFd8_In : STD_LOGIC; 
  signal cal1_state_FSM_FFd9_7175 : STD_LOGIC; 
  signal cal1_state_FSM_FFd9_rstpot_7176 : STD_LOGIC; 
  signal cal1_state_cmp_eq0000 : STD_LOGIC; 
  signal cal1_state_cmp_eq0001_7178 : STD_LOGIC; 
  signal cal1_state_cmp_eq0002 : STD_LOGIC; 
  signal cal1_window_cnt_and0000 : STD_LOGIC; 
  signal cal1_window_cnt_or0000 : STD_LOGIC; 
  signal cal2_curr_sel_7186 : STD_LOGIC; 
  signal cal2_curr_sel_rstpot_7187 : STD_LOGIC; 
  signal cal2_detect_edge : STD_LOGIC; 
  signal cal2_dlyce_dqs_7189 : STD_LOGIC; 
  signal cal2_dlyce_dqs_mux00031 : STD_LOGIC; 
  signal cal2_dlyinc_dqs_7191 : STD_LOGIC; 
  signal cal2_dlyinc_dqs_mux0002 : STD_LOGIC; 
  signal cal2_idel_dec_cnt_1_rstpot_7195 : STD_LOGIC; 
  signal cal2_idel_dec_cnt_3_rstpot_7198 : STD_LOGIC; 
  signal cal2_idel_dec_cnt_mux0000_0_Q : STD_LOGIC; 
  signal cal2_idel_dec_cnt_mux0000_1_1_7202 : STD_LOGIC; 
  signal cal2_idel_dec_cnt_mux0000_2_Q_7203 : STD_LOGIC; 
  signal cal2_idel_dec_cnt_mux0000_3_56_7204 : STD_LOGIC; 
  signal cal2_idel_dec_cnt_mux0000_3_59_7205 : STD_LOGIC; 
  signal cal2_idel_dec_cnt_mux0000_4_Q : STD_LOGIC; 
  signal cal2_idel_dec_cnt_mux0000_4_60_7207 : STD_LOGIC; 
  signal cal2_idel_dec_cnt_mux0000_4_80_7208 : STD_LOGIC; 
  signal cal2_idel_dec_cnt_mux0000_5_Q_7209 : STD_LOGIC; 
  signal cal2_idel_tap_limit_0_rstpot : STD_LOGIC; 
  signal cal2_idel_tap_limit_1_rstpot : STD_LOGIC; 
  signal cal2_idel_tap_limit_2_rstpot : STD_LOGIC; 
  signal cal2_idel_tap_limit_3_rstpot : STD_LOGIC; 
  signal cal2_idel_tap_limit_4_rstpot : STD_LOGIC; 
  signal cal2_idel_tap_limit_5_rstpot : STD_LOGIC; 
  signal cal2_idel_tap_limit_hit_7228 : STD_LOGIC; 
  signal cal2_idel_tap_limit_hit_cmp_eq0000 : STD_LOGIC; 
  signal cal2_idel_tap_limit_hit_cmp_eq00006103_7232 : STD_LOGIC; 
  signal cal2_idel_tap_limit_hit_cmp_eq0000649_7233 : STD_LOGIC; 
  signal cal2_rd_data_fall_last_neg_7234 : STD_LOGIC; 
  signal cal2_rd_data_fall_last_neg_not0001 : STD_LOGIC; 
  signal cal2_rd_data_fall_last_pos_7236 : STD_LOGIC; 
  signal cal2_rd_data_fall_last_pos_not0001 : STD_LOGIC; 
  signal cal2_rd_data_last_valid_neg_7238 : STD_LOGIC; 
  signal cal2_rd_data_last_valid_neg_rstpot_7239 : STD_LOGIC; 
  signal cal2_rd_data_last_valid_pos_7240 : STD_LOGIC; 
  signal cal2_rd_data_last_valid_pos_mux0000 : STD_LOGIC; 
  signal cal2_rd_data_rise_last_neg_7242 : STD_LOGIC; 
  signal cal2_rd_data_rise_last_pos_7243 : STD_LOGIC; 
  signal cal2_rd_data_sel_0_mux0001_7245 : STD_LOGIC; 
  signal cal2_rd_data_sel_1_mux0001_7247 : STD_LOGIC; 
  signal cal2_rd_data_sel_2_mux0001_7249 : STD_LOGIC; 
  signal cal2_rd_data_sel_3_mux0001_7251 : STD_LOGIC; 
  signal cal2_rd_data_sel_4_mux0001_7253 : STD_LOGIC; 
  signal cal2_rd_data_sel_5_mux0001_7255 : STD_LOGIC; 
  signal cal2_rd_data_sel_6_mux0001_7257 : STD_LOGIC; 
  signal cal2_rd_data_sel_7_mux0001_7259 : STD_LOGIC; 
  signal cal2_ref_req_7268 : STD_LOGIC; 
  signal cal2_ref_req_mux0003 : STD_LOGIC; 
  signal cal2_state_FSM_FFd1_7270 : STD_LOGIC; 
  signal cal2_state_FSM_FFd1_In1 : STD_LOGIC; 
  signal cal2_state_FSM_FFd2_7272 : STD_LOGIC; 
  signal cal2_state_FSM_FFd2_rstpot1_7273 : STD_LOGIC; 
  signal cal2_state_FSM_FFd3_7274 : STD_LOGIC; 
  signal cal2_state_FSM_FFd3_In : STD_LOGIC; 
  signal cal2_state_FSM_FFd4_7276 : STD_LOGIC; 
  signal cal2_state_FSM_FFd4_In : STD_LOGIC; 
  signal cal2_state_FSM_FFd5_7278 : STD_LOGIC; 
  signal cal2_state_FSM_FFd5_rstpot_7279 : STD_LOGIC; 
  signal cal2_state_FSM_FFd6_7280 : STD_LOGIC; 
  signal cal2_state_FSM_FFd6_In : STD_LOGIC; 
  signal cal2_state_FSM_FFd7_7282 : STD_LOGIC; 
  signal cal2_state_FSM_FFd7_rstpot_7283 : STD_LOGIC; 
  signal cal2_state_FSM_FFd8_7284 : STD_LOGIC; 
  signal cal2_state_FSM_FFd8_In : STD_LOGIC; 
  signal cal2_state_FSM_FFd9_7286 : STD_LOGIC; 
  signal cal2_state_FSM_FFd9_In : STD_LOGIC; 
  signal cal2_state_cmp_eq0000 : STD_LOGIC; 
  signal cal3_data_match_7289 : STD_LOGIC; 
  signal cal3_data_match_not000139_7290 : STD_LOGIC; 
  signal cal3_data_match_not00018_7291 : STD_LOGIC; 
  signal cal3_data_match_rstpot : STD_LOGIC; 
  signal cal3_data_match_stgd_7293 : STD_LOGIC; 
  signal cal3_data_match_stgd_not000139_7294 : STD_LOGIC; 
  signal cal3_data_match_stgd_not00018_7295 : STD_LOGIC; 
  signal cal3_data_match_stgd_rstpot : STD_LOGIC; 
  signal cal3_data_valid : STD_LOGIC; 
  signal cal3_match_found : STD_LOGIC; 
  signal cal3_state_FSM_FFd1_7311 : STD_LOGIC; 
  signal cal3_state_FSM_FFd1_In : STD_LOGIC; 
  signal cal3_state_FSM_FFd2_7313 : STD_LOGIC; 
  signal cal3_state_FSM_FFd2_In1_7314 : STD_LOGIC; 
  signal cal3_state_FSM_FFd3_7315 : STD_LOGIC; 
  signal cal3_state_FSM_FFd3_In2 : STD_LOGIC; 
  signal cal3_state_cmp_eq0001 : STD_LOGIC; 
  signal cal4_data_good : STD_LOGIC; 
  signal cal4_data_match_7319 : STD_LOGIC; 
  signal cal4_data_match_rstpot : STD_LOGIC; 
  signal cal4_data_match_stgd_7321 : STD_LOGIC; 
  signal cal4_data_match_stgd_rstpot : STD_LOGIC; 
  signal cal4_dlyce_gate_7323 : STD_LOGIC; 
  signal cal4_dlyce_gate_mux0007 : STD_LOGIC; 
  signal cal4_dlyinc_gate_7325 : STD_LOGIC; 
  signal cal4_dlyinc_gate_mux0002 : STD_LOGIC; 
  signal cal4_dlyinc_gate_or0000 : STD_LOGIC; 
  signal cal4_dlyrst_gate_7328 : STD_LOGIC; 
  signal cal4_dlyrst_gate_mux0006 : STD_LOGIC; 
  signal cal4_idel_adj_cnt_5_rstpot_7346 : STD_LOGIC; 
  signal cal4_idel_adj_inc_7352 : STD_LOGIC; 
  signal cal4_idel_adj_inc_rstpot_7353 : STD_LOGIC; 
  signal cal4_idel_bit_tap_7354 : STD_LOGIC; 
  signal cal4_idel_bit_tap_mux0002 : STD_LOGIC; 
  signal cal4_idel_max_tap_7356 : STD_LOGIC; 
  signal cal4_idel_max_tap_mux0002 : STD_LOGIC; 
  signal cal4_idel_max_tap_or0000 : STD_LOGIC; 
  signal cal4_ref_req_7370 : STD_LOGIC; 
  signal cal4_ref_req_mux0003 : STD_LOGIC; 
  signal cal4_seek_left_7372 : STD_LOGIC; 
  signal cal4_seek_left_rstpot_7373 : STD_LOGIC; 
  signal cal4_stable_window_7374 : STD_LOGIC; 
  signal cal4_stable_window_not0001 : STD_LOGIC; 
  signal cal4_stable_window_rstpot1_7376 : STD_LOGIC; 
  signal cal4_state_FSM_FFd1_7377 : STD_LOGIC; 
  signal cal4_state_FSM_FFd1_In : STD_LOGIC; 
  signal cal4_state_FSM_FFd2_7379 : STD_LOGIC; 
  signal cal4_state_FSM_FFd2_In : STD_LOGIC; 
  signal cal4_state_FSM_FFd3_7381 : STD_LOGIC; 
  signal cal4_state_FSM_FFd3_rstpot_7382 : STD_LOGIC; 
  signal cal4_state_FSM_FFd4_7383 : STD_LOGIC; 
  signal cal4_state_FSM_FFd4_In : STD_LOGIC; 
  signal cal4_state_FSM_FFd5_7385 : STD_LOGIC; 
  signal cal4_state_FSM_FFd5_In : STD_LOGIC; 
  signal cal4_state_FSM_FFd6_7387 : STD_LOGIC; 
  signal cal4_state_FSM_FFd6_rstpot_7388 : STD_LOGIC; 
  signal cal4_state_FSM_FFd7_7389 : STD_LOGIC; 
  signal cal4_state_FSM_FFd7_In : STD_LOGIC; 
  signal cal4_state_FSM_FFd8_7391 : STD_LOGIC; 
  signal cal4_state_FSM_FFd8_In : STD_LOGIC; 
  signal cal4_state_cmp_eq0000 : STD_LOGIC; 
  signal cal4_state_cmp_eq0002 : STD_LOGIC; 
  signal cal4_window_cnt_not0001 : STD_LOGIC; 
  signal cal4_window_cnt_or0000 : STD_LOGIC; 
  signal calib_ctrl_gate_pulse_r_7401 : STD_LOGIC; 
  signal calib_ctrl_gate_pulse_r_rstpot_7402 : STD_LOGIC; 
  signal calib_ctrl_rden_negedge_r_7403 : STD_LOGIC; 
  signal calib_ctrl_rden_negedge_r_rstpot_7404 : STD_LOGIC; 
  signal calib_ctrl_rden_r_7405 : STD_LOGIC; 
  signal calib_done_tmp_0_Q : STD_LOGIC; 
  signal calib_done_tmp_0_mux0000 : STD_LOGIC; 
  signal calib_done_tmp_1_Q : STD_LOGIC; 
  signal calib_done_tmp_1_mux0000 : STD_LOGIC; 
  signal calib_done_tmp_3_Q : STD_LOGIC; 
  signal calib_done_tmp_3_rstpot_7412 : STD_LOGIC; 
  signal calib_init_gate_pulse_r_7413 : STD_LOGIC; 
  signal calib_init_gate_pulse_r1_7414 : STD_LOGIC; 
  signal calib_init_gate_pulse_r_rstpot_7415 : STD_LOGIC; 
  signal calib_init_rden_r_7416 : STD_LOGIC; 
  signal calib_init_rden_r_rstpot_7417 : STD_LOGIC; 
  signal calib_rden_dly_0_rstpot_7427 : STD_LOGIC; 
  signal calib_rden_dly_10_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_10_not0001 : STD_LOGIC; 
  signal calib_rden_dly_11_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_12_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_13_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_14_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_15_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_16_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_17_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_18_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_19_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_1_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_20_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_21_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_22_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_23_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_24_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_25_mux0000_7463 : STD_LOGIC; 
  signal calib_rden_dly_26_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_27_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_28_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_29_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_2_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_30_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_31_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_32_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_33_mux0000_7481 : STD_LOGIC; 
  signal calib_rden_dly_34_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_35_mux0000_7485 : STD_LOGIC; 
  signal calib_rden_dly_36_mux0000_7487 : STD_LOGIC; 
  signal calib_rden_dly_37_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_38_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_39_rstpot_7493 : STD_LOGIC; 
  signal calib_rden_dly_3_mux0000_7494 : STD_LOGIC; 
  signal calib_rden_dly_4_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_5_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_6_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_7_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_8_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_9_mux0000_7506 : STD_LOGIC; 
  signal calib_rden_dly_mux0000 : STD_LOGIC; 
  signal calib_rden_dly_mux0001 : STD_LOGIC; 
  signal calib_rden_dly_mux0002 : STD_LOGIC; 
  signal calib_rden_dly_mux0003 : STD_LOGIC; 
  signal calib_rden_dly_mux0004 : STD_LOGIC; 
  signal calib_rden_edge_r_7513 : STD_LOGIC; 
  signal calib_rden_edge_r_rstpot_7514 : STD_LOGIC; 
  signal calib_rden_pipe_cnt_and0000_7520 : STD_LOGIC; 
  signal calib_rden_srl_out : STD_LOGIC; 
  signal calib_rden_srl_out_r : STD_LOGIC; 
  signal calib_rden_srl_out_r1_7554 : STD_LOGIC; 
  signal calib_rden_valid_7555 : STD_LOGIC; 
  signal calib_rden_valid_stgd_7556 : STD_LOGIC; 
  signal calib_ref_req_rstpot_7559 : STD_LOGIC; 
  signal dlyce_or : STD_LOGIC; 
  signal dlyce_or13_7599 : STD_LOGIC; 
  signal dlyce_or49_7600 : STD_LOGIC; 
  signal dlyce_or85_7601 : STD_LOGIC; 
  signal gate_dly_0_cmp_eq0000 : STD_LOGIC; 
  signal gate_dly_0_mux0000 : STD_LOGIC; 
  signal gate_dly_10_cmp_eq0000 : STD_LOGIC; 
  signal gate_dly_10_mux0000 : STD_LOGIC; 
  signal gate_dly_11_mux0000 : STD_LOGIC; 
  signal gate_dly_12_mux0000 : STD_LOGIC; 
  signal gate_dly_13_mux0000 : STD_LOGIC; 
  signal gate_dly_14_mux0000 : STD_LOGIC; 
  signal gate_dly_15_cmp_eq0000 : STD_LOGIC; 
  signal gate_dly_15_mux0000 : STD_LOGIC; 
  signal gate_dly_16_mux0000 : STD_LOGIC; 
  signal gate_dly_17_mux0000 : STD_LOGIC; 
  signal gate_dly_18_mux0000 : STD_LOGIC; 
  signal gate_dly_19_mux0000 : STD_LOGIC; 
  signal gate_dly_1_mux0000 : STD_LOGIC; 
  signal gate_dly_20_cmp_eq0000 : STD_LOGIC; 
  signal gate_dly_20_mux0000 : STD_LOGIC; 
  signal gate_dly_21_mux0000 : STD_LOGIC; 
  signal gate_dly_22_mux0000 : STD_LOGIC; 
  signal gate_dly_23_mux0000 : STD_LOGIC; 
  signal gate_dly_24_mux0000 : STD_LOGIC; 
  signal gate_dly_25_cmp_eq0000 : STD_LOGIC; 
  signal gate_dly_25_mux0000 : STD_LOGIC; 
  signal gate_dly_26_mux0000 : STD_LOGIC; 
  signal gate_dly_27_mux0000 : STD_LOGIC; 
  signal gate_dly_28_mux0000 : STD_LOGIC; 
  signal gate_dly_29_mux0000 : STD_LOGIC; 
  signal gate_dly_2_mux0000 : STD_LOGIC; 
  signal gate_dly_30_cmp_eq0000 : STD_LOGIC; 
  signal gate_dly_30_mux0000 : STD_LOGIC; 
  signal gate_dly_31_mux0000 : STD_LOGIC; 
  signal gate_dly_32_mux0000 : STD_LOGIC; 
  signal gate_dly_33_mux0000 : STD_LOGIC; 
  signal gate_dly_34_mux0000 : STD_LOGIC; 
  signal gate_dly_35_cmp_eq0000 : STD_LOGIC; 
  signal gate_dly_35_mux0000 : STD_LOGIC; 
  signal gate_dly_36_mux0000 : STD_LOGIC; 
  signal gate_dly_37_mux0000 : STD_LOGIC; 
  signal gate_dly_38_mux0000 : STD_LOGIC; 
  signal gate_dly_39_mux0000 : STD_LOGIC; 
  signal gate_dly_3_mux0000 : STD_LOGIC; 
  signal gate_dly_4_mux0000 : STD_LOGIC; 
  signal gate_dly_5_cmp_eq0000 : STD_LOGIC; 
  signal gate_dly_5_mux0000 : STD_LOGIC; 
  signal gate_dly_6_mux0000 : STD_LOGIC; 
  signal gate_dly_7_mux0000 : STD_LOGIC; 
  signal gate_dly_8_mux0000 : STD_LOGIC; 
  signal gate_dly_9_mux0000 : STD_LOGIC; 
  signal gate_srl_in_7738 : STD_LOGIC; 
  signal i_calib_done_0_mux0000 : STD_LOGIC; 
  signal i_calib_done_1_mux0000 : STD_LOGIC; 
  signal i_calib_done_2_mux0000 : STD_LOGIC; 
  signal i_calib_done_3_mux0000_7754 : STD_LOGIC; 
  signal i_dlyce_dq_0_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_10_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_11_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_12_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_13_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_14_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_15_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_16_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_17_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_18_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_19_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_1_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_20_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_21_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_22_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_23_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_24_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_25_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_26_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_27_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_28_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_29_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_2_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_30_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_31_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_32_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_33_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_34_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_35_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_36_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_37_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_38_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_39_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_3_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_40_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_41_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_42_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_43_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_44_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_45_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_46_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_47_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_48_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_49_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_4_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_50_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_51_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_52_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_53_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_54_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_55_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_56_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_57_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_58_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_59_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_5_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_60_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_61_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_62_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_63_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_6_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_7_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_8_mux00051 : STD_LOGIC; 
  signal i_dlyce_dq_9_mux00051 : STD_LOGIC; 
  signal i_dlyce_dqs_1_or0000 : STD_LOGIC; 
  signal i_dlyce_dqs_2_or0000 : STD_LOGIC; 
  signal i_dlyce_dqs_3_or0000 : STD_LOGIC; 
  signal i_dlyce_dqs_4_or0000 : STD_LOGIC; 
  signal i_dlyce_dqs_5_or0000 : STD_LOGIC; 
  signal i_dlyce_dqs_6_or0000 : STD_LOGIC; 
  signal i_dlyce_dqs_7_or0000 : STD_LOGIC; 
  signal i_dlyinc_dq_0_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_10_mux00052 : STD_LOGIC; 
  signal i_dlyinc_dq_11_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_12_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_13_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_14_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_15_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_16_mux00052 : STD_LOGIC; 
  signal i_dlyinc_dq_17_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_18_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_19_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_1_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_20_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_21_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_22_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_23_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_24_mux00052 : STD_LOGIC; 
  signal i_dlyinc_dq_25_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_26_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_27_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_28_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_29_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_2_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_30_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_31_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_32_mux00052 : STD_LOGIC; 
  signal i_dlyinc_dq_33_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_34_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_35_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_36_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_37_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_38_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_39_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_3_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_40_mux00052 : STD_LOGIC; 
  signal i_dlyinc_dq_41_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_42_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_43_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_44_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_45_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_46_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_47_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_48_mux00052 : STD_LOGIC; 
  signal i_dlyinc_dq_49_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_4_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_50_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_51_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_52_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_53_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_54_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_55_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_56_mux00052 : STD_LOGIC; 
  signal i_dlyinc_dq_57_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_58_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_59_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_5_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_60_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_61_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_62_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_63_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_6_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_7_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_8_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dq_9_mux00051 : STD_LOGIC; 
  signal i_dlyinc_dqs_0_or0000 : STD_LOGIC; 
  signal i_dlyinc_gate_0_or0000 : STD_LOGIC; 
  signal i_dlyinc_gate_1_or0000 : STD_LOGIC; 
  signal i_dlyinc_gate_2_or0000 : STD_LOGIC; 
  signal i_dlyinc_gate_3_or0000 : STD_LOGIC; 
  signal i_dlyinc_gate_4_or0000 : STD_LOGIC; 
  signal i_dlyinc_gate_5_or0000 : STD_LOGIC; 
  signal i_dlyinc_gate_6_or0000 : STD_LOGIC; 
  signal i_dlyinc_gate_7_or0000 : STD_LOGIC; 
  signal NlwRenamedSignal_i_dlyrst_dq : STD_LOGIC; 
  signal i_dlyrst_gate_0_mux0003 : STD_LOGIC; 
  signal i_dlyrst_gate_1_mux0003 : STD_LOGIC; 
  signal i_dlyrst_gate_2_mux0003 : STD_LOGIC; 
  signal i_dlyrst_gate_3_mux0003 : STD_LOGIC; 
  signal i_dlyrst_gate_4_mux0003 : STD_LOGIC; 
  signal i_dlyrst_gate_5_mux0003 : STD_LOGIC; 
  signal i_dlyrst_gate_6_mux0003 : STD_LOGIC; 
  signal i_dlyrst_gate_7_mux0003 : STD_LOGIC; 
  signal idel_set_cnt_or0000 : STD_LOGIC; 
  signal idel_set_wait : STD_LOGIC; 
  signal idel_set_wait_and0000_inv : STD_LOGIC; 
  signal next_count_dq_5_rstpot_8088 : STD_LOGIC; 
  signal phy_init_rden_r_8107 : STD_LOGIC; 
  signal phy_init_rden_r1_8108 : STD_LOGIC; 
  signal rdd_fall_q1_8437 : STD_LOGIC; 
  signal rdd_fall_q1_bit1_mux0000 : STD_LOGIC; 
  signal rdd_fall_q1_bit1_r_8439 : STD_LOGIC; 
  signal rdd_fall_q1_bit1_r1_8440 : STD_LOGIC; 
  signal rdd_fall_q1_mux0000 : STD_LOGIC; 
  signal rdd_fall_q1_r_8442 : STD_LOGIC; 
  signal rdd_fall_q1_r1_8443 : STD_LOGIC; 
  signal rdd_fall_q2_8444 : STD_LOGIC; 
  signal rdd_fall_q2_bit1_8445 : STD_LOGIC; 
  signal rdd_fall_q2_bit1_mux0000 : STD_LOGIC; 
  signal rdd_fall_q2_bit1_r_8447 : STD_LOGIC; 
  signal rdd_fall_q2_mux0000 : STD_LOGIC; 
  signal rdd_fall_q2_r_8449 : STD_LOGIC; 
  signal rdd_rise_q1_8456 : STD_LOGIC; 
  signal rdd_rise_q1_bit1_8457 : STD_LOGIC; 
  signal rdd_rise_q1_bit1_mux0000 : STD_LOGIC; 
  signal rdd_rise_q1_bit1_r_8459 : STD_LOGIC; 
  signal rdd_rise_q1_bit1_r1_8460 : STD_LOGIC; 
  signal rdd_rise_q1_mux0000 : STD_LOGIC; 
  signal rdd_rise_q1_r_8462 : STD_LOGIC; 
  signal rdd_rise_q1_r1_8463 : STD_LOGIC; 
  signal rdd_rise_q2_8464 : STD_LOGIC; 
  signal rdd_rise_q2_bit1_8465 : STD_LOGIC; 
  signal rdd_rise_q2_bit1_mux0000 : STD_LOGIC; 
  signal rdd_rise_q2_bit1_r_8467 : STD_LOGIC; 
  signal rdd_rise_q2_mux0000 : STD_LOGIC; 
  signal rdd_rise_q2_r_8469 : STD_LOGIC; 
  signal rden_dly_0_not0002 : STD_LOGIC; 
  signal NlwRenamedSig_OI_rden_dly_0_ren : STD_LOGIC; 
  signal rden_dly_0_ren_rstpot_8477 : STD_LOGIC; 
  signal rden_dly_10_mux0000 : STD_LOGIC; 
  signal rden_dly_10_not0001 : STD_LOGIC; 
  signal rden_dly_11_mux0000 : STD_LOGIC; 
  signal rden_dly_12_mux0000 : STD_LOGIC; 
  signal rden_dly_13_mux0000 : STD_LOGIC; 
  signal rden_dly_14_mux0000 : STD_LOGIC; 
  signal rden_dly_15_mux0000 : STD_LOGIC; 
  signal rden_dly_16_mux0000 : STD_LOGIC; 
  signal rden_dly_17_mux0000 : STD_LOGIC; 
  signal rden_dly_18_mux0000 : STD_LOGIC; 
  signal rden_dly_19_mux0000 : STD_LOGIC; 
  signal rden_dly_1_mux0000 : STD_LOGIC; 
  signal rden_dly_20_mux0000 : STD_LOGIC; 
  signal rden_dly_21_mux0000 : STD_LOGIC; 
  signal rden_dly_22_mux0000 : STD_LOGIC; 
  signal rden_dly_23_mux0000 : STD_LOGIC; 
  signal rden_dly_24_mux0000 : STD_LOGIC; 
  signal rden_dly_25_mux0000_8513 : STD_LOGIC; 
  signal rden_dly_26_mux0000 : STD_LOGIC; 
  signal rden_dly_27_mux0000 : STD_LOGIC; 
  signal rden_dly_28_mux0000 : STD_LOGIC; 
  signal rden_dly_29_mux0000 : STD_LOGIC; 
  signal rden_dly_2_mux0000 : STD_LOGIC; 
  signal rden_dly_30_mux0000 : STD_LOGIC; 
  signal rden_dly_31_mux0000 : STD_LOGIC; 
  signal rden_dly_32_mux0000 : STD_LOGIC; 
  signal rden_dly_33_mux0000_8531 : STD_LOGIC; 
  signal rden_dly_34_mux0000 : STD_LOGIC; 
  signal rden_dly_35_mux0000_8535 : STD_LOGIC; 
  signal rden_dly_36_mux0000_8537 : STD_LOGIC; 
  signal rden_dly_37_mux0000 : STD_LOGIC; 
  signal rden_dly_38_mux0000 : STD_LOGIC; 
  signal rden_dly_39_rstpot_8543 : STD_LOGIC; 
  signal rden_dly_3_mux0000_8544 : STD_LOGIC; 
  signal rden_dly_4_mux0000 : STD_LOGIC; 
  signal rden_dly_5_mux0000 : STD_LOGIC; 
  signal rden_dly_6_mux0000 : STD_LOGIC; 
  signal rden_dly_7_mux0000 : STD_LOGIC; 
  signal rden_dly_8_mux0000 : STD_LOGIC; 
  signal rden_dly_9_mux0000_8556 : STD_LOGIC; 
  signal rden_inc_8597 : STD_LOGIC; 
  signal rden_inc_cmp_le00001_8598 : STD_LOGIC; 
  signal rden_inc_rstpot_8599 : STD_LOGIC; 
  signal rden_mux_0_rstpot_8601 : STD_LOGIC; 
  signal rden_mux_1_cmp_eq0000 : STD_LOGIC; 
  signal rden_mux_1_rstpot_8604 : STD_LOGIC; 
  signal rden_mux_2_rstpot_8606 : STD_LOGIC; 
  signal rden_mux_3_rstpot_8608 : STD_LOGIC; 
  signal rden_mux_4_rstpot_8610 : STD_LOGIC; 
  signal rden_mux_5_rstpot_8612 : STD_LOGIC; 
  signal rden_mux_6_rstpot_8614 : STD_LOGIC; 
  signal rden_mux_7_rstpot_8616 : STD_LOGIC; 
  signal NLW_u_calib_rden_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_rden_0_u_rden_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_rden_1_u_rden_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_rden_2_u_rden_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_rden_3_u_rden_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_rden_4_u_rden_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_rden_5_u_rden_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_rden_6_u_rden_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_rden_7_u_rden_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_gate_0_u_gate_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_gate_1_u_gate_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_gate_2_u_gate_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_gate_3_u_gate_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_gate_4_u_gate_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_gate_5_u_gate_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_gate_6_u_gate_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_gate_7_u_gate_srl_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_rdd_fall_q1_bit1_r_Q15_UNCONNECTED : STD_LOGIC; 
  signal Madd_cal1_bit_time_tap_cnt_add0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Madd_cal1_bit_time_tap_cnt_add0000_lut : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal Madd_cal1_idel_inc_cnt_addsub0000_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Madd_cal3_rden_srl_a_addsub0000_cy : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal Madd_next_count_dq_addsub0000_cy : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal Madd_next_count_gate_addsub0000_cy : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Maddsub_cal1_idel_dec_cnt_share0000_cy : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal Maddsub_cal1_idel_dec_cnt_share0000_lut : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Mmult_calib_rden_dly_mult0000_Madd_lut : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal Msub_cal1_bit_time_tap_cnt_addsub0000_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Msub_cal1_bit_time_tap_cnt_addsub0000_lut : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal Msub_cal4_idel_adj_cnt_addsub0000_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal cal1_bit_time_tap_cnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal1_bit_time_tap_cnt_add0000 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal1_data_chk_last : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal cal1_data_chk_last_mux0000 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal cal1_data_chk_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal cal1_first_edge_tap_cnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal1_idel_dec_cnt : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal cal1_idel_dec_cnt_mux0001 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal cal1_idel_dec_cnt_mux0002 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal1_idel_dec_cnt_share0000 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal cal1_idel_inc_cnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal1_idel_inc_cnt_mux0000 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal1_idel_max_tap : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal1_idel_tap_cnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal1_low_freq_idel_dec : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal cal1_low_freq_idel_dec_add0000 : STD_LOGIC_VECTOR ( 5 downto 2 ); 
  signal cal1_window_cnt : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal cal2_idel_dec_cnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal2_idel_tap_cnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal2_idel_tap_limit : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal2_idel_tap_limit_hit_addsub0000 : STD_LOGIC_VECTOR ( 5 downto 4 ); 
  signal NlwRenamedSig_OI_cal2_rd_data_sel : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal cal2_rd_data_sel_r : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal cal3_rden_dly : STD_LOGIC_VECTOR ( 4 downto 3 ); 
  signal cal3_rden_srl_a : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal cal3_rden_srl_a_mux0000 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal cal4_gate_srl_a : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal cal4_gate_srl_a_mux0000 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal cal4_idel_adj_cnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal4_idel_adj_cnt_mux0000 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal cal4_idel_tap_cnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal cal4_rden_srl_a : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal cal4_window_cnt : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal calib_done_r : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal calib_rden_dly : STD_LOGIC_VECTOR ( 39 downto 0 ); 
  signal calib_rden_dly_mult0000 : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal calib_rden_pipe_cnt : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal calib_rden_sel_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal calib_rden_srl_a : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal calib_rden_srl_a_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal calib_rden_srl_a_r : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal count_dq : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal count_dq_mux0000 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal count_dqs : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal count_dqs_mux0000 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal count_gate : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal count_gate_mux0000 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal count_rden : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal count_rden_mux0000 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal NlwRenamedSig_OI_dbg_calib_err : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal NlwRenamedSig_OI_gate_dly : STD_LOGIC_VECTOR ( 39 downto 0 ); 
  signal gate_dly_r : STD_LOGIC_VECTOR ( 39 downto 0 ); 
  signal gate_srl_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal NlwRenamedSig_OI_i_calib_done : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal i_dlyce_dq : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal i_dlyce_dqs : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal i_dlyce_gate : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal i_dlyinc_dq : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal i_dlyinc_dqs : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal i_dlyinc_gate : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal i_dlyrst_gate : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal idel_set_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal next_count_dq : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal next_count_dq_mux0000 : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal next_count_dqs : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal next_count_dqs_mux0000 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal next_count_gate : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal next_count_gate_mux0000 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal rd_data_fall_1x_bit1_r1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rd_data_fall_1x_r1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rd_data_fall_1x_r : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal rd_data_fall_2x_bit1_r : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rd_data_fall_2x_r : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rd_data_rise_1x_bit1_r1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rd_data_rise_1x_r1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rd_data_rise_1x_r : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal rd_data_rise_2x_bit1_r : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rd_data_rise_2x_r : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rdd_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal rdd_mux_sel_mux0000 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal rden_dly_0 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal NlwRenamedSig_OI_rden_dly : STD_LOGIC_VECTOR ( 39 downto 1 ); 
  signal rden_dly_r : STD_LOGIC_VECTOR ( 39 downto 0 ); 
  signal rden_mux : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rden_srl_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  dlyrst_dq <= NlwRenamedSignal_i_dlyrst_dq;
  dlyrst_dqs <= NlwRenamedSignal_i_dlyrst_dq;
  dbg_calib_err(1) <= NlwRenamedSig_OI_dbg_calib_err(0);
  dbg_calib_err(0) <= NlwRenamedSig_OI_dbg_calib_err(0);
  dlyinc_dqs(7) <= i_dlyinc_dqs(7);
  dlyinc_dqs(6) <= i_dlyinc_dqs(6);
  dlyinc_dqs(5) <= i_dlyinc_dqs(5);
  dlyinc_dqs(4) <= i_dlyinc_dqs(4);
  dlyinc_dqs(3) <= i_dlyinc_dqs(3);
  dlyinc_dqs(2) <= i_dlyinc_dqs(2);
  dlyinc_dqs(1) <= i_dlyinc_dqs(1);
  dlyinc_dqs(0) <= i_dlyinc_dqs(0);
  dlyce_dqs(7) <= i_dlyce_dqs(7);
  dlyce_dqs(6) <= i_dlyce_dqs(6);
  dlyce_dqs(5) <= i_dlyce_dqs(5);
  dlyce_dqs(4) <= i_dlyce_dqs(4);
  dlyce_dqs(3) <= i_dlyce_dqs(3);
  dlyce_dqs(2) <= i_dlyce_dqs(2);
  dlyce_dqs(1) <= i_dlyce_dqs(1);
  dlyce_dqs(0) <= i_dlyce_dqs(0);
  dlyinc_gate(7) <= i_dlyinc_gate(7);
  dlyinc_gate(6) <= i_dlyinc_gate(6);
  dlyinc_gate(5) <= i_dlyinc_gate(5);
  dlyinc_gate(4) <= i_dlyinc_gate(4);
  dlyinc_gate(3) <= i_dlyinc_gate(3);
  dlyinc_gate(2) <= i_dlyinc_gate(2);
  dlyinc_gate(1) <= i_dlyinc_gate(1);
  dlyinc_gate(0) <= i_dlyinc_gate(0);
  dbg_calib_rden_dly(39) <= NlwRenamedSig_OI_rden_dly(39);
  dbg_calib_rden_dly(38) <= NlwRenamedSig_OI_rden_dly(38);
  dbg_calib_rden_dly(37) <= NlwRenamedSig_OI_rden_dly(37);
  dbg_calib_rden_dly(36) <= NlwRenamedSig_OI_rden_dly(36);
  dbg_calib_rden_dly(35) <= NlwRenamedSig_OI_rden_dly(35);
  dbg_calib_rden_dly(34) <= NlwRenamedSig_OI_rden_dly(34);
  dbg_calib_rden_dly(33) <= NlwRenamedSig_OI_rden_dly(33);
  dbg_calib_rden_dly(32) <= NlwRenamedSig_OI_rden_dly(32);
  dbg_calib_rden_dly(31) <= NlwRenamedSig_OI_rden_dly(31);
  dbg_calib_rden_dly(30) <= NlwRenamedSig_OI_rden_dly(30);
  dbg_calib_rden_dly(29) <= NlwRenamedSig_OI_rden_dly(29);
  dbg_calib_rden_dly(28) <= NlwRenamedSig_OI_rden_dly(28);
  dbg_calib_rden_dly(27) <= NlwRenamedSig_OI_rden_dly(27);
  dbg_calib_rden_dly(26) <= NlwRenamedSig_OI_rden_dly(26);
  dbg_calib_rden_dly(25) <= NlwRenamedSig_OI_rden_dly(25);
  dbg_calib_rden_dly(24) <= NlwRenamedSig_OI_rden_dly(24);
  dbg_calib_rden_dly(23) <= NlwRenamedSig_OI_rden_dly(23);
  dbg_calib_rden_dly(22) <= NlwRenamedSig_OI_rden_dly(22);
  dbg_calib_rden_dly(21) <= NlwRenamedSig_OI_rden_dly(21);
  dbg_calib_rden_dly(20) <= NlwRenamedSig_OI_rden_dly(20);
  dbg_calib_rden_dly(19) <= NlwRenamedSig_OI_rden_dly(19);
  dbg_calib_rden_dly(18) <= NlwRenamedSig_OI_rden_dly(18);
  dbg_calib_rden_dly(17) <= NlwRenamedSig_OI_rden_dly(17);
  dbg_calib_rden_dly(16) <= NlwRenamedSig_OI_rden_dly(16);
  dbg_calib_rden_dly(15) <= NlwRenamedSig_OI_rden_dly(15);
  dbg_calib_rden_dly(14) <= NlwRenamedSig_OI_rden_dly(14);
  dbg_calib_rden_dly(13) <= NlwRenamedSig_OI_rden_dly(13);
  dbg_calib_rden_dly(12) <= NlwRenamedSig_OI_rden_dly(12);
  dbg_calib_rden_dly(11) <= NlwRenamedSig_OI_rden_dly(11);
  dbg_calib_rden_dly(10) <= NlwRenamedSig_OI_rden_dly(10);
  dbg_calib_rden_dly(9) <= NlwRenamedSig_OI_rden_dly(9);
  dbg_calib_rden_dly(8) <= NlwRenamedSig_OI_rden_dly(8);
  dbg_calib_rden_dly(7) <= NlwRenamedSig_OI_rden_dly(7);
  dbg_calib_rden_dly(6) <= NlwRenamedSig_OI_rden_dly(6);
  dbg_calib_rden_dly(5) <= NlwRenamedSig_OI_rden_dly(5);
  dbg_calib_rden_dly(4) <= NlwRenamedSig_OI_rden_dly(4);
  dbg_calib_rden_dly(3) <= NlwRenamedSig_OI_rden_dly(3);
  dbg_calib_rden_dly(2) <= NlwRenamedSig_OI_rden_dly(2);
  dbg_calib_rden_dly(1) <= NlwRenamedSig_OI_rden_dly(1);
  dbg_calib_rden_dly(0) <= NlwRenamedSig_OI_rden_dly_0_ren;
  dlyce_gate(7) <= i_dlyce_gate(7);
  dlyce_gate(6) <= i_dlyce_gate(6);
  dlyce_gate(5) <= i_dlyce_gate(5);
  dlyce_gate(4) <= i_dlyce_gate(4);
  dlyce_gate(3) <= i_dlyce_gate(3);
  dlyce_gate(2) <= i_dlyce_gate(2);
  dlyce_gate(1) <= i_dlyce_gate(1);
  dlyce_gate(0) <= i_dlyce_gate(0);
  dlyinc_dq(63) <= i_dlyinc_dq(63);
  dlyinc_dq(62) <= i_dlyinc_dq(62);
  dlyinc_dq(61) <= i_dlyinc_dq(61);
  dlyinc_dq(60) <= i_dlyinc_dq(60);
  dlyinc_dq(59) <= i_dlyinc_dq(59);
  dlyinc_dq(58) <= i_dlyinc_dq(58);
  dlyinc_dq(57) <= i_dlyinc_dq(57);
  dlyinc_dq(56) <= i_dlyinc_dq(56);
  dlyinc_dq(55) <= i_dlyinc_dq(55);
  dlyinc_dq(54) <= i_dlyinc_dq(54);
  dlyinc_dq(53) <= i_dlyinc_dq(53);
  dlyinc_dq(52) <= i_dlyinc_dq(52);
  dlyinc_dq(51) <= i_dlyinc_dq(51);
  dlyinc_dq(50) <= i_dlyinc_dq(50);
  dlyinc_dq(49) <= i_dlyinc_dq(49);
  dlyinc_dq(48) <= i_dlyinc_dq(48);
  dlyinc_dq(47) <= i_dlyinc_dq(47);
  dlyinc_dq(46) <= i_dlyinc_dq(46);
  dlyinc_dq(45) <= i_dlyinc_dq(45);
  dlyinc_dq(44) <= i_dlyinc_dq(44);
  dlyinc_dq(43) <= i_dlyinc_dq(43);
  dlyinc_dq(42) <= i_dlyinc_dq(42);
  dlyinc_dq(41) <= i_dlyinc_dq(41);
  dlyinc_dq(40) <= i_dlyinc_dq(40);
  dlyinc_dq(39) <= i_dlyinc_dq(39);
  dlyinc_dq(38) <= i_dlyinc_dq(38);
  dlyinc_dq(37) <= i_dlyinc_dq(37);
  dlyinc_dq(36) <= i_dlyinc_dq(36);
  dlyinc_dq(35) <= i_dlyinc_dq(35);
  dlyinc_dq(34) <= i_dlyinc_dq(34);
  dlyinc_dq(33) <= i_dlyinc_dq(33);
  dlyinc_dq(32) <= i_dlyinc_dq(32);
  dlyinc_dq(31) <= i_dlyinc_dq(31);
  dlyinc_dq(30) <= i_dlyinc_dq(30);
  dlyinc_dq(29) <= i_dlyinc_dq(29);
  dlyinc_dq(28) <= i_dlyinc_dq(28);
  dlyinc_dq(27) <= i_dlyinc_dq(27);
  dlyinc_dq(26) <= i_dlyinc_dq(26);
  dlyinc_dq(25) <= i_dlyinc_dq(25);
  dlyinc_dq(24) <= i_dlyinc_dq(24);
  dlyinc_dq(23) <= i_dlyinc_dq(23);
  dlyinc_dq(22) <= i_dlyinc_dq(22);
  dlyinc_dq(21) <= i_dlyinc_dq(21);
  dlyinc_dq(20) <= i_dlyinc_dq(20);
  dlyinc_dq(19) <= i_dlyinc_dq(19);
  dlyinc_dq(18) <= i_dlyinc_dq(18);
  dlyinc_dq(17) <= i_dlyinc_dq(17);
  dlyinc_dq(16) <= i_dlyinc_dq(16);
  dlyinc_dq(15) <= i_dlyinc_dq(15);
  dlyinc_dq(14) <= i_dlyinc_dq(14);
  dlyinc_dq(13) <= i_dlyinc_dq(13);
  dlyinc_dq(12) <= i_dlyinc_dq(12);
  dlyinc_dq(11) <= i_dlyinc_dq(11);
  dlyinc_dq(10) <= i_dlyinc_dq(10);
  dlyinc_dq(9) <= i_dlyinc_dq(9);
  dlyinc_dq(8) <= i_dlyinc_dq(8);
  dlyinc_dq(7) <= i_dlyinc_dq(7);
  dlyinc_dq(6) <= i_dlyinc_dq(6);
  dlyinc_dq(5) <= i_dlyinc_dq(5);
  dlyinc_dq(4) <= i_dlyinc_dq(4);
  dlyinc_dq(3) <= i_dlyinc_dq(3);
  dlyinc_dq(2) <= i_dlyinc_dq(2);
  dlyinc_dq(1) <= i_dlyinc_dq(1);
  dlyinc_dq(0) <= i_dlyinc_dq(0);
  dbg_calib_gate_dly(39) <= NlwRenamedSig_OI_gate_dly(39);
  dbg_calib_gate_dly(38) <= NlwRenamedSig_OI_gate_dly(38);
  dbg_calib_gate_dly(37) <= NlwRenamedSig_OI_gate_dly(37);
  dbg_calib_gate_dly(36) <= NlwRenamedSig_OI_gate_dly(36);
  dbg_calib_gate_dly(35) <= NlwRenamedSig_OI_gate_dly(35);
  dbg_calib_gate_dly(34) <= NlwRenamedSig_OI_gate_dly(34);
  dbg_calib_gate_dly(33) <= NlwRenamedSig_OI_gate_dly(33);
  dbg_calib_gate_dly(32) <= NlwRenamedSig_OI_gate_dly(32);
  dbg_calib_gate_dly(31) <= NlwRenamedSig_OI_gate_dly(31);
  dbg_calib_gate_dly(30) <= NlwRenamedSig_OI_gate_dly(30);
  dbg_calib_gate_dly(29) <= NlwRenamedSig_OI_gate_dly(29);
  dbg_calib_gate_dly(28) <= NlwRenamedSig_OI_gate_dly(28);
  dbg_calib_gate_dly(27) <= NlwRenamedSig_OI_gate_dly(27);
  dbg_calib_gate_dly(26) <= NlwRenamedSig_OI_gate_dly(26);
  dbg_calib_gate_dly(25) <= NlwRenamedSig_OI_gate_dly(25);
  dbg_calib_gate_dly(24) <= NlwRenamedSig_OI_gate_dly(24);
  dbg_calib_gate_dly(23) <= NlwRenamedSig_OI_gate_dly(23);
  dbg_calib_gate_dly(22) <= NlwRenamedSig_OI_gate_dly(22);
  dbg_calib_gate_dly(21) <= NlwRenamedSig_OI_gate_dly(21);
  dbg_calib_gate_dly(20) <= NlwRenamedSig_OI_gate_dly(20);
  dbg_calib_gate_dly(19) <= NlwRenamedSig_OI_gate_dly(19);
  dbg_calib_gate_dly(18) <= NlwRenamedSig_OI_gate_dly(18);
  dbg_calib_gate_dly(17) <= NlwRenamedSig_OI_gate_dly(17);
  dbg_calib_gate_dly(16) <= NlwRenamedSig_OI_gate_dly(16);
  dbg_calib_gate_dly(15) <= NlwRenamedSig_OI_gate_dly(15);
  dbg_calib_gate_dly(14) <= NlwRenamedSig_OI_gate_dly(14);
  dbg_calib_gate_dly(13) <= NlwRenamedSig_OI_gate_dly(13);
  dbg_calib_gate_dly(12) <= NlwRenamedSig_OI_gate_dly(12);
  dbg_calib_gate_dly(11) <= NlwRenamedSig_OI_gate_dly(11);
  dbg_calib_gate_dly(10) <= NlwRenamedSig_OI_gate_dly(10);
  dbg_calib_gate_dly(9) <= NlwRenamedSig_OI_gate_dly(9);
  dbg_calib_gate_dly(8) <= NlwRenamedSig_OI_gate_dly(8);
  dbg_calib_gate_dly(7) <= NlwRenamedSig_OI_gate_dly(7);
  dbg_calib_gate_dly(6) <= NlwRenamedSig_OI_gate_dly(6);
  dbg_calib_gate_dly(5) <= NlwRenamedSig_OI_gate_dly(5);
  dbg_calib_gate_dly(4) <= NlwRenamedSig_OI_gate_dly(4);
  dbg_calib_gate_dly(3) <= NlwRenamedSig_OI_gate_dly(3);
  dbg_calib_gate_dly(2) <= NlwRenamedSig_OI_gate_dly(2);
  dbg_calib_gate_dly(1) <= NlwRenamedSig_OI_gate_dly(1);
  dbg_calib_gate_dly(0) <= NlwRenamedSig_OI_gate_dly(0);
  dbg_calib_rd_data_sel(7) <= NlwRenamedSig_OI_cal2_rd_data_sel(7);
  dbg_calib_rd_data_sel(6) <= NlwRenamedSig_OI_cal2_rd_data_sel(6);
  dbg_calib_rd_data_sel(5) <= NlwRenamedSig_OI_cal2_rd_data_sel(5);
  dbg_calib_rd_data_sel(4) <= NlwRenamedSig_OI_cal2_rd_data_sel(4);
  dbg_calib_rd_data_sel(3) <= NlwRenamedSig_OI_cal2_rd_data_sel(3);
  dbg_calib_rd_data_sel(2) <= NlwRenamedSig_OI_cal2_rd_data_sel(2);
  dbg_calib_rd_data_sel(1) <= NlwRenamedSig_OI_cal2_rd_data_sel(1);
  dbg_calib_rd_data_sel(0) <= NlwRenamedSig_OI_cal2_rd_data_sel(0);
  dlyrst_gate(7) <= i_dlyrst_gate(7);
  dlyrst_gate(6) <= i_dlyrst_gate(6);
  dlyrst_gate(5) <= i_dlyrst_gate(5);
  dlyrst_gate(4) <= i_dlyrst_gate(4);
  dlyrst_gate(3) <= i_dlyrst_gate(3);
  dlyrst_gate(2) <= i_dlyrst_gate(2);
  dlyrst_gate(1) <= i_dlyrst_gate(1);
  dlyrst_gate(0) <= i_dlyrst_gate(0);
  calib_done(3) <= NlwRenamedSig_OI_i_calib_done(3);
  calib_done(2) <= NlwRenamedSig_OI_i_calib_done(2);
  calib_done(1) <= NlwRenamedSig_OI_i_calib_done(1);
  calib_done(0) <= NlwRenamedSig_OI_i_calib_done(0);
  dbg_calib_done(3) <= NlwRenamedSig_OI_i_calib_done(3);
  dbg_calib_done(2) <= NlwRenamedSig_OI_i_calib_done(2);
  dbg_calib_done(1) <= NlwRenamedSig_OI_i_calib_done(1);
  dbg_calib_done(0) <= NlwRenamedSig_OI_i_calib_done(0);
  dlyce_dq(63) <= i_dlyce_dq(63);
  dlyce_dq(62) <= i_dlyce_dq(62);
  dlyce_dq(61) <= i_dlyce_dq(61);
  dlyce_dq(60) <= i_dlyce_dq(60);
  dlyce_dq(59) <= i_dlyce_dq(59);
  dlyce_dq(58) <= i_dlyce_dq(58);
  dlyce_dq(57) <= i_dlyce_dq(57);
  dlyce_dq(56) <= i_dlyce_dq(56);
  dlyce_dq(55) <= i_dlyce_dq(55);
  dlyce_dq(54) <= i_dlyce_dq(54);
  dlyce_dq(53) <= i_dlyce_dq(53);
  dlyce_dq(52) <= i_dlyce_dq(52);
  dlyce_dq(51) <= i_dlyce_dq(51);
  dlyce_dq(50) <= i_dlyce_dq(50);
  dlyce_dq(49) <= i_dlyce_dq(49);
  dlyce_dq(48) <= i_dlyce_dq(48);
  dlyce_dq(47) <= i_dlyce_dq(47);
  dlyce_dq(46) <= i_dlyce_dq(46);
  dlyce_dq(45) <= i_dlyce_dq(45);
  dlyce_dq(44) <= i_dlyce_dq(44);
  dlyce_dq(43) <= i_dlyce_dq(43);
  dlyce_dq(42) <= i_dlyce_dq(42);
  dlyce_dq(41) <= i_dlyce_dq(41);
  dlyce_dq(40) <= i_dlyce_dq(40);
  dlyce_dq(39) <= i_dlyce_dq(39);
  dlyce_dq(38) <= i_dlyce_dq(38);
  dlyce_dq(37) <= i_dlyce_dq(37);
  dlyce_dq(36) <= i_dlyce_dq(36);
  dlyce_dq(35) <= i_dlyce_dq(35);
  dlyce_dq(34) <= i_dlyce_dq(34);
  dlyce_dq(33) <= i_dlyce_dq(33);
  dlyce_dq(32) <= i_dlyce_dq(32);
  dlyce_dq(31) <= i_dlyce_dq(31);
  dlyce_dq(30) <= i_dlyce_dq(30);
  dlyce_dq(29) <= i_dlyce_dq(29);
  dlyce_dq(28) <= i_dlyce_dq(28);
  dlyce_dq(27) <= i_dlyce_dq(27);
  dlyce_dq(26) <= i_dlyce_dq(26);
  dlyce_dq(25) <= i_dlyce_dq(25);
  dlyce_dq(24) <= i_dlyce_dq(24);
  dlyce_dq(23) <= i_dlyce_dq(23);
  dlyce_dq(22) <= i_dlyce_dq(22);
  dlyce_dq(21) <= i_dlyce_dq(21);
  dlyce_dq(20) <= i_dlyce_dq(20);
  dlyce_dq(19) <= i_dlyce_dq(19);
  dlyce_dq(18) <= i_dlyce_dq(18);
  dlyce_dq(17) <= i_dlyce_dq(17);
  dlyce_dq(16) <= i_dlyce_dq(16);
  dlyce_dq(15) <= i_dlyce_dq(15);
  dlyce_dq(14) <= i_dlyce_dq(14);
  dlyce_dq(13) <= i_dlyce_dq(13);
  dlyce_dq(12) <= i_dlyce_dq(12);
  dlyce_dq(11) <= i_dlyce_dq(11);
  dlyce_dq(10) <= i_dlyce_dq(10);
  dlyce_dq(9) <= i_dlyce_dq(9);
  dlyce_dq(8) <= i_dlyce_dq(8);
  dlyce_dq(7) <= i_dlyce_dq(7);
  dlyce_dq(6) <= i_dlyce_dq(6);
  dlyce_dq(5) <= i_dlyce_dq(5);
  dlyce_dq(4) <= i_dlyce_dq(4);
  dlyce_dq(3) <= i_dlyce_dq(3);
  dlyce_dq(2) <= i_dlyce_dq(2);
  dlyce_dq(1) <= i_dlyce_dq(1);
  dlyce_dq(0) <= i_dlyce_dq(0);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_dbg_calib_err(0)
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  i_dlyce_dqs_1 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyce_dqs_1_or0000,
      Q => i_dlyce_dqs(1)
    );
  i_dlyce_dqs_4 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyce_dqs_4_or0000,
      Q => i_dlyce_dqs(4)
    );
  i_dlyce_dqs_2 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyce_dqs_2_or0000,
      Q => i_dlyce_dqs(2)
    );
  i_dlyce_dqs_3 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyce_dqs_3_or0000,
      Q => i_dlyce_dqs(3)
    );
  i_dlyce_dqs_6 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyce_dqs_6_or0000,
      Q => i_dlyce_dqs(6)
    );
  i_dlyce_dqs_5 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyce_dqs_5_or0000,
      Q => i_dlyce_dqs(5)
    );
  i_dlyce_dqs_7 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyce_dqs_7_or0000,
      Q => i_dlyce_dqs(7)
    );
  cal2_rd_data_last_valid_pos : FD
    port map (
      C => clkdiv,
      D => cal2_rd_data_last_valid_pos_mux0000,
      Q => cal2_rd_data_last_valid_pos_7240
    );
  calib_rden_dly_10 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_10_mux0000,
      Q => calib_rden_dly(10)
    );
  calib_rden_dly_11 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_11_mux0000,
      Q => calib_rden_dly(11)
    );
  calib_rden_dly_12 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_12_mux0000,
      Q => calib_rden_dly(12)
    );
  calib_rden_dly_13 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_13_mux0000,
      Q => calib_rden_dly(13)
    );
  calib_rden_dly_14 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_14_mux0000,
      Q => calib_rden_dly(14)
    );
  calib_rden_dly_20 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_20_mux0000,
      Q => calib_rden_dly(20)
    );
  calib_rden_dly_15 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_15_mux0000,
      Q => calib_rden_dly(15)
    );
  calib_rden_dly_16 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_16_mux0000,
      Q => calib_rden_dly(16)
    );
  calib_rden_dly_21 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_21_mux0000,
      Q => calib_rden_dly(21)
    );
  calib_rden_dly_22 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_22_mux0000,
      Q => calib_rden_dly(22)
    );
  calib_rden_dly_17 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_17_mux0000,
      Q => calib_rden_dly(17)
    );
  calib_rden_dly_18 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_18_mux0000,
      Q => calib_rden_dly(18)
    );
  calib_rden_dly_23 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_23_mux0000,
      Q => calib_rden_dly(23)
    );
  calib_rden_dly_24 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_24_mux0000,
      Q => calib_rden_dly(24)
    );
  calib_rden_dly_19 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_19_mux0000,
      Q => calib_rden_dly(19)
    );
  calib_rden_dly_25 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_25_mux0000_7463,
      Q => calib_rden_dly(25)
    );
  calib_rden_dly_30 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_30_mux0000,
      Q => calib_rden_dly(30)
    );
  calib_rden_dly_31 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_31_mux0000,
      Q => calib_rden_dly(31)
    );
  calib_rden_dly_26 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_26_mux0000,
      Q => calib_rden_dly(26)
    );
  calib_rden_dly_32 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_32_mux0000,
      Q => calib_rden_dly(32)
    );
  calib_rden_dly_27 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_27_mux0000,
      Q => calib_rden_dly(27)
    );
  calib_ctrl_rden_r : FD
    port map (
      C => clk,
      D => ctrl_rden,
      Q => calib_ctrl_rden_r_7405
    );
  calib_rden_dly_33 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_33_mux0000_7481,
      Q => calib_rden_dly(33)
    );
  calib_rden_dly_28 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_28_mux0000,
      Q => calib_rden_dly(28)
    );
  calib_rden_dly_34 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_34_mux0000,
      Q => calib_rden_dly(34)
    );
  calib_rden_dly_29 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_29_mux0000,
      Q => calib_rden_dly(29)
    );
  calib_rden_dly_35 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_35_mux0000_7485,
      Q => calib_rden_dly(35)
    );
  calib_rden_dly_36 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_36_mux0000_7487,
      Q => calib_rden_dly(36)
    );
  calib_rden_dly_37 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_37_mux0000,
      Q => calib_rden_dly(37)
    );
  calib_rden_dly_38 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_38_mux0000,
      Q => calib_rden_dly(38)
    );
  rd_data_fall_2x_bit1_r_0 : FD
    port map (
      C => clk,
      D => rd_data_fall(1),
      Q => rd_data_fall_2x_bit1_r(0)
    );
  count_rden_0 : FDR
    port map (
      C => clkdiv,
      D => count_rden_mux0000(2),
      R => rstdiv,
      Q => count_rden(0)
    );
  count_rden_1 : FDR
    port map (
      C => clkdiv,
      D => count_rden_mux0000(1),
      R => rstdiv,
      Q => count_rden(1)
    );
  count_rden_2 : FDR
    port map (
      C => clkdiv,
      D => count_rden_mux0000(0),
      R => rstdiv,
      Q => count_rden(2)
    );
  cal1_idel_inc_cnt_0 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_inc_cnt_mux0000(0),
      Q => cal1_idel_inc_cnt(0)
    );
  cal1_idel_inc_cnt_1 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_inc_cnt_mux0000(1),
      Q => cal1_idel_inc_cnt(1)
    );
  cal1_idel_inc_cnt_2 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_inc_cnt_mux0000(2),
      Q => cal1_idel_inc_cnt(2)
    );
  cal1_idel_inc_cnt_3 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_inc_cnt_mux0000(3),
      Q => cal1_idel_inc_cnt(3)
    );
  cal1_idel_inc_cnt_4 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_inc_cnt_mux0000(4),
      Q => cal1_idel_inc_cnt(4)
    );
  cal1_idel_inc_cnt_5 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_inc_cnt_mux0000(5),
      Q => cal1_idel_inc_cnt(5)
    );
  rd_data_fall_2x_bit1_r_3 : FD
    port map (
      C => clk,
      D => rd_data_fall(25),
      Q => rd_data_fall_2x_bit1_r(3)
    );
  rd_data_fall_2x_bit1_r_1 : FD
    port map (
      C => clk,
      D => rd_data_fall(9),
      Q => rd_data_fall_2x_bit1_r(1)
    );
  rd_data_fall_2x_bit1_r_2 : FD
    port map (
      C => clk,
      D => rd_data_fall(17),
      Q => rd_data_fall_2x_bit1_r(2)
    );
  rd_data_fall_2x_bit1_r_4 : FD
    port map (
      C => clk,
      D => rd_data_fall(33),
      Q => rd_data_fall_2x_bit1_r(4)
    );
  rd_data_fall_2x_bit1_r_5 : FD
    port map (
      C => clk,
      D => rd_data_fall(41),
      Q => rd_data_fall_2x_bit1_r(5)
    );
  rd_data_fall_2x_bit1_r_6 : FD
    port map (
      C => clk,
      D => rd_data_fall(49),
      Q => rd_data_fall_2x_bit1_r(6)
    );
  rd_data_fall_2x_bit1_r_7 : FD
    port map (
      C => clk,
      D => rd_data_fall(57),
      Q => rd_data_fall_2x_bit1_r(7)
    );
  cal3_rden_srl_a_0 : FD
    port map (
      C => clkdiv,
      D => cal3_rden_srl_a_mux0000(0),
      Q => cal3_rden_srl_a(0)
    );
  cal3_rden_srl_a_1 : FD
    port map (
      C => clkdiv,
      D => cal3_rden_srl_a_mux0000(1),
      Q => cal3_rden_srl_a(1)
    );
  cal3_rden_srl_a_2 : FD
    port map (
      C => clkdiv,
      D => cal3_rden_srl_a_mux0000(2),
      Q => cal3_rden_srl_a(2)
    );
  cal3_rden_srl_a_3 : FD
    port map (
      C => clkdiv,
      D => cal3_rden_srl_a_mux0000(3),
      Q => cal3_rden_srl_a(3)
    );
  cal3_rden_srl_a_4 : FD
    port map (
      C => clkdiv,
      D => cal3_rden_srl_a_mux0000(4),
      Q => cal3_rden_srl_a(4)
    );
  count_gate_0 : FDR
    port map (
      C => clkdiv,
      D => count_gate_mux0000(2),
      R => rstdiv,
      Q => count_gate(0)
    );
  count_gate_1 : FDR
    port map (
      C => clkdiv,
      D => count_gate_mux0000(1),
      R => rstdiv,
      Q => count_gate(1)
    );
  count_gate_2 : FDR
    port map (
      C => clkdiv,
      D => count_gate_mux0000(0),
      R => rstdiv,
      Q => count_gate(2)
    );
  count_dqs_0 : FDR
    port map (
      C => clkdiv,
      D => count_dqs_mux0000(2),
      R => rstdiv,
      Q => count_dqs(0)
    );
  count_dqs_1 : FDR
    port map (
      C => clkdiv,
      D => count_dqs_mux0000(1),
      R => rstdiv,
      Q => count_dqs(1)
    );
  count_dqs_2 : FDR
    port map (
      C => clkdiv,
      D => count_dqs_mux0000(0),
      R => rstdiv,
      Q => count_dqs(2)
    );
  cal4_gate_srl_a_0 : FD
    port map (
      C => clkdiv,
      D => cal4_gate_srl_a_mux0000(0),
      Q => cal4_gate_srl_a(0)
    );
  cal4_gate_srl_a_1 : FD
    port map (
      C => clkdiv,
      D => cal4_gate_srl_a_mux0000(1),
      Q => cal4_gate_srl_a(1)
    );
  cal4_gate_srl_a_2 : FD
    port map (
      C => clkdiv,
      D => cal4_gate_srl_a_mux0000(2),
      Q => cal4_gate_srl_a(2)
    );
  cal4_gate_srl_a_3 : FD
    port map (
      C => clkdiv,
      D => cal4_gate_srl_a_mux0000(3),
      Q => cal4_gate_srl_a(3)
    );
  cal4_gate_srl_a_4 : FD
    port map (
      C => clkdiv,
      D => cal4_gate_srl_a_mux0000(4),
      Q => cal4_gate_srl_a(4)
    );
  cal1_idel_dec_cnt_0 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_dec_cnt_mux0001(0),
      Q => cal1_idel_dec_cnt(0)
    );
  cal1_idel_dec_cnt_1 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_dec_cnt_mux0001(1),
      Q => cal1_idel_dec_cnt(1)
    );
  cal1_idel_dec_cnt_2 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_dec_cnt_mux0001(2),
      Q => cal1_idel_dec_cnt(2)
    );
  cal1_idel_dec_cnt_3 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_dec_cnt_mux0001(3),
      Q => cal1_idel_dec_cnt(3)
    );
  cal1_idel_dec_cnt_4 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_dec_cnt_mux0001(4),
      Q => cal1_idel_dec_cnt(4)
    );
  cal1_idel_dec_cnt_5 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_dec_cnt_mux0001(5),
      Q => cal1_idel_dec_cnt(5)
    );
  cal1_idel_dec_cnt_6 : FD
    port map (
      C => clkdiv,
      D => cal1_idel_dec_cnt_mux0001(6),
      Q => cal1_idel_dec_cnt(6)
    );
  rd_data_fall_2x_r_0 : FD
    port map (
      C => clk,
      D => rd_data_fall(0),
      Q => rd_data_fall_2x_r(0)
    );
  rd_data_fall_1x_r_0 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(0),
      Q => rd_data_fall_1x_r(0)
    );
  rd_data_fall_1x_r_1 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(1),
      Q => rd_data_fall_1x_r(1)
    );
  rd_data_fall_1x_r_2 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(2),
      Q => rd_data_fall_1x_r(2)
    );
  rd_data_fall_1x_r_3 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(3),
      Q => rd_data_fall_1x_r(3)
    );
  rd_data_fall_1x_r_4 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(4),
      Q => rd_data_fall_1x_r(4)
    );
  rd_data_fall_1x_r_5 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(5),
      Q => rd_data_fall_1x_r(5)
    );
  rd_data_fall_1x_r_6 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(6),
      Q => rd_data_fall_1x_r(6)
    );
  rd_data_fall_1x_r_7 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(7),
      Q => rd_data_fall_1x_r(7)
    );
  rd_data_fall_1x_r_8 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(8),
      Q => rd_data_fall_1x_r(8)
    );
  rd_data_fall_1x_r_9 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(9),
      Q => rd_data_fall_1x_r(9)
    );
  rd_data_fall_1x_r_10 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(10),
      Q => rd_data_fall_1x_r(10)
    );
  rd_data_fall_1x_r_11 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(11),
      Q => rd_data_fall_1x_r(11)
    );
  rd_data_fall_1x_r_12 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(12),
      Q => rd_data_fall_1x_r(12)
    );
  rd_data_fall_1x_r_13 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(13),
      Q => rd_data_fall_1x_r(13)
    );
  rd_data_fall_1x_r_14 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(14),
      Q => rd_data_fall_1x_r(14)
    );
  rd_data_fall_1x_r_15 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(15),
      Q => rd_data_fall_1x_r(15)
    );
  rd_data_fall_1x_r_16 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(16),
      Q => rd_data_fall_1x_r(16)
    );
  rd_data_fall_1x_r_17 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(17),
      Q => rd_data_fall_1x_r(17)
    );
  rd_data_fall_1x_r_18 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(18),
      Q => rd_data_fall_1x_r(18)
    );
  rd_data_fall_1x_r_19 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(19),
      Q => rd_data_fall_1x_r(19)
    );
  rd_data_fall_1x_r_20 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(20),
      Q => rd_data_fall_1x_r(20)
    );
  rd_data_fall_1x_r_21 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(21),
      Q => rd_data_fall_1x_r(21)
    );
  rd_data_fall_1x_r_22 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(22),
      Q => rd_data_fall_1x_r(22)
    );
  rd_data_fall_1x_r_23 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(23),
      Q => rd_data_fall_1x_r(23)
    );
  rd_data_fall_1x_r_24 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(24),
      Q => rd_data_fall_1x_r(24)
    );
  rd_data_fall_1x_r_25 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(25),
      Q => rd_data_fall_1x_r(25)
    );
  rd_data_fall_1x_r_26 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(26),
      Q => rd_data_fall_1x_r(26)
    );
  rd_data_fall_1x_r_27 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(27),
      Q => rd_data_fall_1x_r(27)
    );
  rd_data_fall_1x_r_28 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(28),
      Q => rd_data_fall_1x_r(28)
    );
  rd_data_fall_1x_r_29 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(29),
      Q => rd_data_fall_1x_r(29)
    );
  rd_data_fall_1x_r_30 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(30),
      Q => rd_data_fall_1x_r(30)
    );
  rd_data_fall_1x_r_31 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(31),
      Q => rd_data_fall_1x_r(31)
    );
  rd_data_fall_1x_r_32 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(32),
      Q => rd_data_fall_1x_r(32)
    );
  rd_data_fall_1x_r_33 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(33),
      Q => rd_data_fall_1x_r(33)
    );
  rd_data_fall_1x_r_34 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(34),
      Q => rd_data_fall_1x_r(34)
    );
  rd_data_fall_1x_r_35 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(35),
      Q => rd_data_fall_1x_r(35)
    );
  rd_data_fall_1x_r_36 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(36),
      Q => rd_data_fall_1x_r(36)
    );
  rd_data_fall_1x_r_37 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(37),
      Q => rd_data_fall_1x_r(37)
    );
  rd_data_fall_1x_r_38 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(38),
      Q => rd_data_fall_1x_r(38)
    );
  rd_data_fall_1x_r_39 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(39),
      Q => rd_data_fall_1x_r(39)
    );
  rd_data_fall_1x_r_40 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(40),
      Q => rd_data_fall_1x_r(40)
    );
  rd_data_fall_1x_r_41 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(41),
      Q => rd_data_fall_1x_r(41)
    );
  rd_data_fall_1x_r_42 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(42),
      Q => rd_data_fall_1x_r(42)
    );
  rd_data_fall_1x_r_43 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(43),
      Q => rd_data_fall_1x_r(43)
    );
  rd_data_fall_1x_r_44 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(44),
      Q => rd_data_fall_1x_r(44)
    );
  rd_data_fall_1x_r_45 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(45),
      Q => rd_data_fall_1x_r(45)
    );
  rd_data_fall_1x_r_46 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(46),
      Q => rd_data_fall_1x_r(46)
    );
  rd_data_fall_1x_r_47 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(47),
      Q => rd_data_fall_1x_r(47)
    );
  rd_data_fall_1x_r_48 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(48),
      Q => rd_data_fall_1x_r(48)
    );
  rd_data_fall_1x_r_49 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(49),
      Q => rd_data_fall_1x_r(49)
    );
  rd_data_fall_1x_r_50 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(50),
      Q => rd_data_fall_1x_r(50)
    );
  rd_data_fall_1x_r_51 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(51),
      Q => rd_data_fall_1x_r(51)
    );
  rd_data_fall_1x_r_52 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(52),
      Q => rd_data_fall_1x_r(52)
    );
  rd_data_fall_1x_r_53 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(53),
      Q => rd_data_fall_1x_r(53)
    );
  rd_data_fall_1x_r_54 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(54),
      Q => rd_data_fall_1x_r(54)
    );
  rd_data_fall_1x_r_55 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(55),
      Q => rd_data_fall_1x_r(55)
    );
  rd_data_fall_1x_r_56 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(56),
      Q => rd_data_fall_1x_r(56)
    );
  rd_data_fall_1x_r_57 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(57),
      Q => rd_data_fall_1x_r(57)
    );
  rd_data_fall_1x_r_58 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(58),
      Q => rd_data_fall_1x_r(58)
    );
  rd_data_fall_1x_r_59 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(59),
      Q => rd_data_fall_1x_r(59)
    );
  rd_data_fall_1x_r_60 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(60),
      Q => rd_data_fall_1x_r(60)
    );
  rd_data_fall_1x_r_61 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(61),
      Q => rd_data_fall_1x_r(61)
    );
  rd_data_fall_1x_r_62 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(62),
      Q => rd_data_fall_1x_r(62)
    );
  rd_data_fall_1x_r_63 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall(63),
      Q => rd_data_fall_1x_r(63)
    );
  rd_data_fall_2x_r_2 : FD
    port map (
      C => clk,
      D => rd_data_fall(16),
      Q => rd_data_fall_2x_r(2)
    );
  rd_data_fall_2x_r_1 : FD
    port map (
      C => clk,
      D => rd_data_fall(8),
      Q => rd_data_fall_2x_r(1)
    );
  rd_data_fall_2x_r_4 : FD
    port map (
      C => clk,
      D => rd_data_fall(32),
      Q => rd_data_fall_2x_r(4)
    );
  rd_data_fall_2x_r_3 : FD
    port map (
      C => clk,
      D => rd_data_fall(24),
      Q => rd_data_fall_2x_r(3)
    );
  rd_data_fall_2x_r_6 : FD
    port map (
      C => clk,
      D => rd_data_fall(48),
      Q => rd_data_fall_2x_r(6)
    );
  rd_data_fall_2x_r_5 : FD
    port map (
      C => clk,
      D => rd_data_fall(40),
      Q => rd_data_fall_2x_r(5)
    );
  i_dlyrst_gate_1 : FDS
    port map (
      C => clkdiv,
      D => i_dlyrst_gate_1_mux0003,
      S => rstdiv,
      Q => i_dlyrst_gate(1)
    );
  i_dlyrst_gate_0 : FDS
    port map (
      C => clkdiv,
      D => i_dlyrst_gate_0_mux0003,
      S => rstdiv,
      Q => i_dlyrst_gate(0)
    );
  rd_data_fall_2x_r_7 : FD
    port map (
      C => clk,
      D => rd_data_fall(56),
      Q => rd_data_fall_2x_r(7)
    );
  i_dlyrst_gate_3 : FDS
    port map (
      C => clkdiv,
      D => i_dlyrst_gate_3_mux0003,
      S => rstdiv,
      Q => i_dlyrst_gate(3)
    );
  cal4_dlyrst_gate : FDR
    port map (
      C => clkdiv,
      D => cal4_dlyrst_gate_mux0006,
      R => rstdiv,
      Q => cal4_dlyrst_gate_7328
    );
  i_dlyrst_gate_2 : FDS
    port map (
      C => clkdiv,
      D => i_dlyrst_gate_2_mux0003,
      S => rstdiv,
      Q => i_dlyrst_gate(2)
    );
  i_dlyrst_gate_5 : FDS
    port map (
      C => clkdiv,
      D => i_dlyrst_gate_5_mux0003,
      S => rstdiv,
      Q => i_dlyrst_gate(5)
    );
  cal1_dqs_dq_init_phase : FD
    port map (
      C => clkdiv,
      D => cal1_dqs_dq_init_phase_mux0000,
      Q => cal1_dqs_dq_init_phase_7065
    );
  i_dlyrst_gate_4 : FDS
    port map (
      C => clkdiv,
      D => i_dlyrst_gate_4_mux0003,
      S => rstdiv,
      Q => i_dlyrst_gate(4)
    );
  i_dlyrst_gate_7 : FDS
    port map (
      C => clkdiv,
      D => i_dlyrst_gate_7_mux0003,
      S => rstdiv,
      Q => i_dlyrst_gate(7)
    );
  i_dlyrst_gate_6 : FDS
    port map (
      C => clkdiv,
      D => i_dlyrst_gate_6_mux0003,
      S => rstdiv,
      Q => i_dlyrst_gate(6)
    );
  cal1_ref_req : FDR
    port map (
      C => clkdiv,
      D => cal1_ref_req_mux0004,
      R => rstdiv,
      Q => cal1_ref_req_7153
    );
  calib_rden_srl_a_0 : FD
    port map (
      C => clkdiv,
      D => calib_rden_srl_a_mux0001(0),
      Q => calib_rden_srl_a(0)
    );
  calib_rden_srl_a_1 : FD
    port map (
      C => clkdiv,
      D => calib_rden_srl_a_mux0001(1),
      Q => calib_rden_srl_a(1)
    );
  calib_rden_srl_a_2 : FD
    port map (
      C => clkdiv,
      D => calib_rden_srl_a_mux0001(2),
      Q => calib_rden_srl_a(2)
    );
  calib_rden_srl_a_3 : FD
    port map (
      C => clkdiv,
      D => calib_rden_srl_a_mux0001(3),
      Q => calib_rden_srl_a(3)
    );
  calib_rden_srl_a_4 : FD
    port map (
      C => clkdiv,
      D => calib_rden_srl_a_mux0001(4),
      Q => calib_rden_srl_a(4)
    );
  next_count_dq_0 : FDR
    port map (
      C => clkdiv,
      D => next_count_dq_mux0000(5),
      R => rstdiv,
      Q => next_count_dq(0)
    );
  next_count_dq_1 : FDR
    port map (
      C => clkdiv,
      D => next_count_dq_mux0000(4),
      R => rstdiv,
      Q => next_count_dq(1)
    );
  next_count_dq_2 : FDR
    port map (
      C => clkdiv,
      D => next_count_dq_mux0000(3),
      R => rstdiv,
      Q => next_count_dq(2)
    );
  next_count_dq_3 : FDR
    port map (
      C => clkdiv,
      D => next_count_dq_mux0000(2),
      R => rstdiv,
      Q => next_count_dq(3)
    );
  next_count_dq_4 : FDR
    port map (
      C => clkdiv,
      D => next_count_dq_mux0000(1),
      R => rstdiv,
      Q => next_count_dq(4)
    );
  rdd_mux_sel_0 : FD
    port map (
      C => clkdiv,
      D => rdd_mux_sel_mux0000(0),
      Q => rdd_mux_sel(0)
    );
  rdd_mux_sel_1 : FD
    port map (
      C => clkdiv,
      D => rdd_mux_sel_mux0000(1),
      Q => rdd_mux_sel(1)
    );
  rdd_mux_sel_2 : FD
    port map (
      C => clkdiv,
      D => rdd_mux_sel_mux0000(2),
      Q => rdd_mux_sel(2)
    );
  rden_dly_10 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_10_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(10)
    );
  rden_dly_11 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_11_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(11)
    );
  cal2_rd_data_sel_0 : FDR
    port map (
      C => clkdiv,
      D => cal2_rd_data_sel_0_mux0001_7245,
      R => rstdiv,
      Q => NlwRenamedSig_OI_cal2_rd_data_sel(0)
    );
  rden_dly_12 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_12_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(12)
    );
  cal2_rd_data_sel_1 : FDR
    port map (
      C => clkdiv,
      D => cal2_rd_data_sel_1_mux0001_7247,
      R => rstdiv,
      Q => NlwRenamedSig_OI_cal2_rd_data_sel(1)
    );
  rden_dly_13 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_13_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(13)
    );
  cal2_rd_data_sel_2 : FDR
    port map (
      C => clkdiv,
      D => cal2_rd_data_sel_2_mux0001_7249,
      R => rstdiv,
      Q => NlwRenamedSig_OI_cal2_rd_data_sel(2)
    );
  rden_dly_14 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_14_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(14)
    );
  rden_dly_15 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_15_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(15)
    );
  cal2_rd_data_sel_3 : FDR
    port map (
      C => clkdiv,
      D => cal2_rd_data_sel_3_mux0001_7251,
      R => rstdiv,
      Q => NlwRenamedSig_OI_cal2_rd_data_sel(3)
    );
  rden_dly_20 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_20_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(20)
    );
  rden_dly_16 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_16_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(16)
    );
  cal2_rd_data_sel_4 : FDR
    port map (
      C => clkdiv,
      D => cal2_rd_data_sel_4_mux0001_7253,
      R => rstdiv,
      Q => NlwRenamedSig_OI_cal2_rd_data_sel(4)
    );
  rden_dly_21 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_21_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(21)
    );
  rden_dly_17 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_17_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(17)
    );
  rden_dly_22 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_22_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(22)
    );
  cal2_rd_data_sel_5 : FDR
    port map (
      C => clkdiv,
      D => cal2_rd_data_sel_5_mux0001_7255,
      R => rstdiv,
      Q => NlwRenamedSig_OI_cal2_rd_data_sel(5)
    );
  cal2_rd_data_sel_6 : FDR
    port map (
      C => clkdiv,
      D => cal2_rd_data_sel_6_mux0001_7257,
      R => rstdiv,
      Q => NlwRenamedSig_OI_cal2_rd_data_sel(6)
    );
  rden_dly_18 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_18_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(18)
    );
  rden_dly_23 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_23_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(23)
    );
  rden_dly_19 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_19_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(19)
    );
  gate_dly_0 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_0_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(0)
    );
  rden_dly_24 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_24_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(24)
    );
  cal2_rd_data_sel_7 : FDR
    port map (
      C => clkdiv,
      D => cal2_rd_data_sel_7_mux0001_7259,
      R => rstdiv,
      Q => NlwRenamedSig_OI_cal2_rd_data_sel(7)
    );
  gate_dly_1 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_1_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(1)
    );
  rden_dly_25 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_25_mux0000_8513,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(25)
    );
  rden_dly_30 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_30_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(30)
    );
  rden_dly_26 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_26_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(26)
    );
  rden_dly_31 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_31_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(31)
    );
  gate_dly_2 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_2_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(2)
    );
  rden_dly_32 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_32_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(32)
    );
  rden_dly_27 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_27_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(27)
    );
  gate_dly_3 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_3_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(3)
    );
  count_dq_0 : FDR
    port map (
      C => clkdiv,
      D => count_dq_mux0000(5),
      R => rstdiv,
      Q => count_dq(0)
    );
  count_dq_1 : FDR
    port map (
      C => clkdiv,
      D => count_dq_mux0000(4),
      R => rstdiv,
      Q => count_dq(1)
    );
  count_dq_2 : FDR
    port map (
      C => clkdiv,
      D => count_dq_mux0000(3),
      R => rstdiv,
      Q => count_dq(2)
    );
  count_dq_3 : FDR
    port map (
      C => clkdiv,
      D => count_dq_mux0000(2),
      R => rstdiv,
      Q => count_dq(3)
    );
  count_dq_4 : FDR
    port map (
      C => clkdiv,
      D => count_dq_mux0000(1),
      R => rstdiv,
      Q => count_dq(4)
    );
  count_dq_5 : FDR
    port map (
      C => clkdiv,
      D => count_dq_mux0000(0),
      R => rstdiv,
      Q => count_dq(5)
    );
  rden_dly_28 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_28_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(28)
    );
  rden_dly_33 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_33_mux0000_8531,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(33)
    );
  gate_dly_4 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_4_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(4)
    );
  gate_dly_5 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_5_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(5)
    );
  rden_dly_29 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_29_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(29)
    );
  rden_dly_34 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_34_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(34)
    );
  rden_dly_35 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_35_mux0000_8535,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(35)
    );
  gate_dly_6 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_6_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(6)
    );
  rden_dly_36 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_36_mux0000_8537,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(36)
    );
  gate_dly_7 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_7_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(7)
    );
  rden_dly_37 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_37_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(37)
    );
  gate_dly_8 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_8_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(8)
    );
  rden_dly_38 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_38_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(38)
    );
  gate_dly_9 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_9_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(9)
    );
  cal2_idel_dec_cnt_0 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_dec_cnt_mux0000_0_Q,
      Q => cal2_idel_dec_cnt(0)
    );
  cal2_idel_dec_cnt_2 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_dec_cnt_mux0000_2_Q_7203,
      Q => cal2_idel_dec_cnt(2)
    );
  cal2_idel_dec_cnt_4 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_dec_cnt_mux0000_4_Q,
      Q => cal2_idel_dec_cnt(4)
    );
  cal2_idel_dec_cnt_5 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_dec_cnt_mux0000_5_Q_7209,
      Q => cal2_idel_dec_cnt(5)
    );
  cal2_ref_req : FDR
    port map (
      C => clkdiv,
      D => cal2_ref_req_mux0003,
      R => rstdiv,
      Q => cal2_ref_req_7268
    );
  cal4_dlyinc_gate : FDR
    port map (
      C => clkdiv,
      D => cal4_dlyinc_gate_mux0002,
      R => rstdiv,
      Q => cal4_dlyinc_gate_7325
    );
  cal4_dlyce_gate : FDR
    port map (
      C => clkdiv,
      D => cal4_dlyce_gate_mux0007,
      R => rstdiv,
      Q => cal4_dlyce_gate_7323
    );
  rd_data_rise_2x_bit1_r_1 : FD
    port map (
      C => clk,
      D => rd_data_rise(9),
      Q => rd_data_rise_2x_bit1_r(1)
    );
  rd_data_rise_2x_bit1_r_0 : FD
    port map (
      C => clk,
      D => rd_data_rise(1),
      Q => rd_data_rise_2x_bit1_r(0)
    );
  rd_data_rise_2x_bit1_r_2 : FD
    port map (
      C => clk,
      D => rd_data_rise(17),
      Q => rd_data_rise_2x_bit1_r(2)
    );
  rd_data_rise_2x_bit1_r_4 : FD
    port map (
      C => clk,
      D => rd_data_rise(33),
      Q => rd_data_rise_2x_bit1_r(4)
    );
  rd_data_rise_2x_bit1_r_3 : FD
    port map (
      C => clk,
      D => rd_data_rise(25),
      Q => rd_data_rise_2x_bit1_r(3)
    );
  calib_done_tmp_0 : FD
    port map (
      C => clkdiv,
      D => calib_done_tmp_0_mux0000,
      Q => calib_done_tmp_0_Q
    );
  rd_data_rise_2x_bit1_r_5 : FD
    port map (
      C => clk,
      D => rd_data_rise(41),
      Q => rd_data_rise_2x_bit1_r(5)
    );
  rd_data_rise_2x_bit1_r_7 : FD
    port map (
      C => clk,
      D => rd_data_rise(57),
      Q => rd_data_rise_2x_bit1_r(7)
    );
  calib_done_tmp_1 : FD
    port map (
      C => clkdiv,
      D => calib_done_tmp_1_mux0000,
      Q => calib_done_tmp_1_Q
    );
  rd_data_rise_2x_bit1_r_6 : FD
    port map (
      C => clk,
      D => rd_data_rise(49),
      Q => rd_data_rise_2x_bit1_r(6)
    );
  cal2_dlyinc_dqs : FDR
    port map (
      C => clkdiv,
      D => cal2_dlyinc_dqs_mux0002,
      R => rstdiv,
      Q => cal2_dlyinc_dqs_7191
    );
  gate_dly_10 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_10_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(10)
    );
  cal1_data_chk_last_0 : FD
    port map (
      C => clkdiv,
      D => cal1_data_chk_last_mux0000(0),
      Q => cal1_data_chk_last(0)
    );
  cal1_data_chk_last_1 : FD
    port map (
      C => clkdiv,
      D => cal1_data_chk_last_mux0000(1),
      Q => cal1_data_chk_last(1)
    );
  gate_dly_11 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_11_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(11)
    );
  gate_dly_12 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_12_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(12)
    );
  gate_dly_13 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_13_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(13)
    );
  gate_dly_14 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_14_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(14)
    );
  gate_dly_15 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_15_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(15)
    );
  gate_dly_20 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_20_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(20)
    );
  gate_dly_21 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_21_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(21)
    );
  gate_dly_16 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_16_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(16)
    );
  gate_dly_17 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_17_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(17)
    );
  gate_dly_22 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_22_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(22)
    );
  gate_dly_18 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_18_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(18)
    );
  gate_dly_23 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_23_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(23)
    );
  gate_dly_19 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_19_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(19)
    );
  gate_dly_24 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_24_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(24)
    );
  gate_dly_25 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_25_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(25)
    );
  gate_dly_30 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_30_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(30)
    );
  gate_dly_31 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_31_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(31)
    );
  rd_data_rise_2x_r_0 : FD
    port map (
      C => clk,
      D => rd_data_rise(0),
      Q => rd_data_rise_2x_r(0)
    );
  gate_dly_32 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_32_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(32)
    );
  gate_dly_26 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_26_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(26)
    );
  rd_data_rise_2x_r_1 : FD
    port map (
      C => clk,
      D => rd_data_rise(8),
      Q => rd_data_rise_2x_r(1)
    );
  gate_dly_33 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_33_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(33)
    );
  gate_dly_27 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_27_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(27)
    );
  rd_data_rise_2x_r_2 : FD
    port map (
      C => clk,
      D => rd_data_rise(16),
      Q => rd_data_rise_2x_r(2)
    );
  gate_dly_34 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_34_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(34)
    );
  gate_dly_28 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_28_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(28)
    );
  rd_data_rise_2x_r_3 : FD
    port map (
      C => clk,
      D => rd_data_rise(24),
      Q => rd_data_rise_2x_r(3)
    );
  i_dlyce_gate_0 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyinc_gate_0_or0000,
      Q => i_dlyce_gate(0)
    );
  gate_dly_29 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_29_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(29)
    );
  rd_data_rise_2x_r_4 : FD
    port map (
      C => clk,
      D => rd_data_rise(32),
      Q => rd_data_rise_2x_r(4)
    );
  i_dlyce_gate_1 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyinc_gate_1_or0000,
      Q => i_dlyce_gate(1)
    );
  gate_dly_35 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_35_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(35)
    );
  rd_data_rise_2x_r_5 : FD
    port map (
      C => clk,
      D => rd_data_rise(40),
      Q => rd_data_rise_2x_r(5)
    );
  rd_data_rise_2x_r_6 : FD
    port map (
      C => clk,
      D => rd_data_rise(48),
      Q => rd_data_rise_2x_r(6)
    );
  gate_dly_36 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_36_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(36)
    );
  next_count_dqs_0 : FDR
    port map (
      C => clkdiv,
      D => next_count_dqs_mux0000(2),
      R => rstdiv,
      Q => next_count_dqs(0)
    );
  next_count_dqs_1 : FDR
    port map (
      C => clkdiv,
      D => next_count_dqs_mux0000(1),
      R => rstdiv,
      Q => next_count_dqs(1)
    );
  next_count_dqs_2 : FDR
    port map (
      C => clkdiv,
      D => next_count_dqs_mux0000(0),
      R => rstdiv,
      Q => next_count_dqs(2)
    );
  rd_data_rise_2x_r_7 : FD
    port map (
      C => clk,
      D => rd_data_rise(56),
      Q => rd_data_rise_2x_r(7)
    );
  i_dlyce_gate_2 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyinc_gate_2_or0000,
      Q => i_dlyce_gate(2)
    );
  gate_dly_37 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_37_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(37)
    );
  i_dlyce_gate_4 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyinc_gate_4_or0000,
      Q => i_dlyce_gate(4)
    );
  i_dlyce_gate_3 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyinc_gate_3_or0000,
      Q => i_dlyce_gate(3)
    );
  gate_dly_38 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_38_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(38)
    );
  gate_dly_39 : FDR
    port map (
      C => clkdiv,
      D => gate_dly_39_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_gate_dly(39)
    );
  i_dlyce_gate_5 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyinc_gate_5_or0000,
      Q => i_dlyce_gate(5)
    );
  i_dlyce_gate_7 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyinc_gate_7_or0000,
      Q => i_dlyce_gate(7)
    );
  i_dlyce_gate_6 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyinc_gate_6_or0000,
      Q => i_dlyce_gate(6)
    );
  cal4_ref_req : FDR
    port map (
      C => clkdiv,
      D => cal4_ref_req_mux0003,
      R => rstdiv,
      Q => cal4_ref_req_7370
    );
  calib_rden_dly_1 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_1_mux0000,
      Q => calib_rden_dly(1)
    );
  calib_rden_dly_2 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_2_mux0000,
      Q => calib_rden_dly(2)
    );
  calib_rden_dly_3 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_3_mux0000_7494,
      Q => calib_rden_dly(3)
    );
  calib_rden_dly_4 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_4_mux0000,
      Q => calib_rden_dly(4)
    );
  calib_rden_dly_6 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_6_mux0000,
      Q => calib_rden_dly(6)
    );
  calib_rden_dly_5 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_5_mux0000,
      Q => calib_rden_dly(5)
    );
  calib_rden_dly_7 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_7_mux0000,
      Q => calib_rden_dly(7)
    );
  calib_rden_dly_8 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_8_mux0000,
      Q => calib_rden_dly(8)
    );
  calib_rden_dly_9 : FDE
    port map (
      C => clkdiv,
      CE => calib_rden_dly_10_not0001,
      D => calib_rden_dly_9_mux0000_7506,
      Q => calib_rden_dly(9)
    );
  phy_init_rden_r : FD
    port map (
      C => clk,
      D => phy_init_rden,
      Q => phy_init_rden_r_8107
    );
  cal1_first_edge_done : FD
    port map (
      C => clkdiv,
      D => cal1_first_edge_done_mux0000_7068,
      Q => cal1_first_edge_done_7067
    );
  next_count_gate_0 : FDR
    port map (
      C => clkdiv,
      D => next_count_gate_mux0000(2),
      R => rstdiv,
      Q => next_count_gate(0)
    );
  next_count_gate_1 : FDR
    port map (
      C => clkdiv,
      D => next_count_gate_mux0000(1),
      R => rstdiv,
      Q => next_count_gate(1)
    );
  next_count_gate_2 : FDR
    port map (
      C => clkdiv,
      D => next_count_gate_mux0000(0),
      R => rstdiv,
      Q => next_count_gate(2)
    );
  rden_dly_1 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_1_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(1)
    );
  rd_data_rise_1x_r_0 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(0),
      Q => rd_data_rise_1x_r(0)
    );
  rd_data_rise_1x_r_1 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(1),
      Q => rd_data_rise_1x_r(1)
    );
  rd_data_rise_1x_r_2 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(2),
      Q => rd_data_rise_1x_r(2)
    );
  rd_data_rise_1x_r_3 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(3),
      Q => rd_data_rise_1x_r(3)
    );
  rd_data_rise_1x_r_4 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(4),
      Q => rd_data_rise_1x_r(4)
    );
  rd_data_rise_1x_r_5 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(5),
      Q => rd_data_rise_1x_r(5)
    );
  rd_data_rise_1x_r_6 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(6),
      Q => rd_data_rise_1x_r(6)
    );
  rd_data_rise_1x_r_7 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(7),
      Q => rd_data_rise_1x_r(7)
    );
  rd_data_rise_1x_r_8 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(8),
      Q => rd_data_rise_1x_r(8)
    );
  rd_data_rise_1x_r_9 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(9),
      Q => rd_data_rise_1x_r(9)
    );
  rd_data_rise_1x_r_10 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(10),
      Q => rd_data_rise_1x_r(10)
    );
  rd_data_rise_1x_r_11 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(11),
      Q => rd_data_rise_1x_r(11)
    );
  rd_data_rise_1x_r_12 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(12),
      Q => rd_data_rise_1x_r(12)
    );
  rd_data_rise_1x_r_13 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(13),
      Q => rd_data_rise_1x_r(13)
    );
  rd_data_rise_1x_r_14 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(14),
      Q => rd_data_rise_1x_r(14)
    );
  rd_data_rise_1x_r_15 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(15),
      Q => rd_data_rise_1x_r(15)
    );
  rd_data_rise_1x_r_16 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(16),
      Q => rd_data_rise_1x_r(16)
    );
  rd_data_rise_1x_r_17 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(17),
      Q => rd_data_rise_1x_r(17)
    );
  rd_data_rise_1x_r_18 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(18),
      Q => rd_data_rise_1x_r(18)
    );
  rd_data_rise_1x_r_19 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(19),
      Q => rd_data_rise_1x_r(19)
    );
  rd_data_rise_1x_r_20 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(20),
      Q => rd_data_rise_1x_r(20)
    );
  rd_data_rise_1x_r_21 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(21),
      Q => rd_data_rise_1x_r(21)
    );
  rd_data_rise_1x_r_22 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(22),
      Q => rd_data_rise_1x_r(22)
    );
  rd_data_rise_1x_r_23 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(23),
      Q => rd_data_rise_1x_r(23)
    );
  rd_data_rise_1x_r_24 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(24),
      Q => rd_data_rise_1x_r(24)
    );
  rd_data_rise_1x_r_25 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(25),
      Q => rd_data_rise_1x_r(25)
    );
  rd_data_rise_1x_r_26 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(26),
      Q => rd_data_rise_1x_r(26)
    );
  rd_data_rise_1x_r_27 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(27),
      Q => rd_data_rise_1x_r(27)
    );
  rd_data_rise_1x_r_28 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(28),
      Q => rd_data_rise_1x_r(28)
    );
  rd_data_rise_1x_r_29 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(29),
      Q => rd_data_rise_1x_r(29)
    );
  rd_data_rise_1x_r_30 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(30),
      Q => rd_data_rise_1x_r(30)
    );
  rd_data_rise_1x_r_31 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(31),
      Q => rd_data_rise_1x_r(31)
    );
  rd_data_rise_1x_r_32 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(32),
      Q => rd_data_rise_1x_r(32)
    );
  rd_data_rise_1x_r_33 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(33),
      Q => rd_data_rise_1x_r(33)
    );
  rd_data_rise_1x_r_34 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(34),
      Q => rd_data_rise_1x_r(34)
    );
  rd_data_rise_1x_r_35 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(35),
      Q => rd_data_rise_1x_r(35)
    );
  rd_data_rise_1x_r_36 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(36),
      Q => rd_data_rise_1x_r(36)
    );
  rd_data_rise_1x_r_37 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(37),
      Q => rd_data_rise_1x_r(37)
    );
  rd_data_rise_1x_r_38 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(38),
      Q => rd_data_rise_1x_r(38)
    );
  rd_data_rise_1x_r_39 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(39),
      Q => rd_data_rise_1x_r(39)
    );
  rd_data_rise_1x_r_40 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(40),
      Q => rd_data_rise_1x_r(40)
    );
  rd_data_rise_1x_r_41 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(41),
      Q => rd_data_rise_1x_r(41)
    );
  rd_data_rise_1x_r_42 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(42),
      Q => rd_data_rise_1x_r(42)
    );
  rd_data_rise_1x_r_43 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(43),
      Q => rd_data_rise_1x_r(43)
    );
  rd_data_rise_1x_r_44 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(44),
      Q => rd_data_rise_1x_r(44)
    );
  rd_data_rise_1x_r_45 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(45),
      Q => rd_data_rise_1x_r(45)
    );
  rd_data_rise_1x_r_46 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(46),
      Q => rd_data_rise_1x_r(46)
    );
  rd_data_rise_1x_r_47 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(47),
      Q => rd_data_rise_1x_r(47)
    );
  rd_data_rise_1x_r_48 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(48),
      Q => rd_data_rise_1x_r(48)
    );
  rd_data_rise_1x_r_49 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(49),
      Q => rd_data_rise_1x_r(49)
    );
  rd_data_rise_1x_r_50 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(50),
      Q => rd_data_rise_1x_r(50)
    );
  rd_data_rise_1x_r_51 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(51),
      Q => rd_data_rise_1x_r(51)
    );
  rd_data_rise_1x_r_52 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(52),
      Q => rd_data_rise_1x_r(52)
    );
  rd_data_rise_1x_r_53 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(53),
      Q => rd_data_rise_1x_r(53)
    );
  rd_data_rise_1x_r_54 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(54),
      Q => rd_data_rise_1x_r(54)
    );
  rd_data_rise_1x_r_55 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(55),
      Q => rd_data_rise_1x_r(55)
    );
  rd_data_rise_1x_r_56 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(56),
      Q => rd_data_rise_1x_r(56)
    );
  rd_data_rise_1x_r_57 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(57),
      Q => rd_data_rise_1x_r(57)
    );
  rd_data_rise_1x_r_58 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(58),
      Q => rd_data_rise_1x_r(58)
    );
  rd_data_rise_1x_r_59 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(59),
      Q => rd_data_rise_1x_r(59)
    );
  rd_data_rise_1x_r_60 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(60),
      Q => rd_data_rise_1x_r(60)
    );
  rd_data_rise_1x_r_61 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(61),
      Q => rd_data_rise_1x_r(61)
    );
  rd_data_rise_1x_r_62 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(62),
      Q => rd_data_rise_1x_r(62)
    );
  rd_data_rise_1x_r_63 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise(63),
      Q => rd_data_rise_1x_r(63)
    );
  rden_dly_2 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_2_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(2)
    );
  i_calib_done_0 : FDR
    port map (
      C => clkdiv,
      D => i_calib_done_0_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_i_calib_done(0)
    );
  rden_dly_3 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_3_mux0000_8544,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(3)
    );
  rden_dly_4 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_4_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(4)
    );
  i_calib_done_1 : FDR
    port map (
      C => clkdiv,
      D => i_calib_done_1_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_i_calib_done(1)
    );
  rden_dly_5 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_5_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(5)
    );
  i_calib_done_2 : FDR
    port map (
      C => clkdiv,
      D => i_calib_done_2_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_i_calib_done(2)
    );
  rden_dly_6 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_6_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(6)
    );
  rden_dly_7 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_7_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(7)
    );
  i_calib_done_3 : FDR
    port map (
      C => clkdiv,
      D => i_calib_done_3_mux0000_7754,
      R => rstdiv,
      Q => NlwRenamedSig_OI_i_calib_done(3)
    );
  rden_dly_8 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_8_mux0000,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(8)
    );
  cal4_idel_adj_cnt_0 : FD
    port map (
      C => clkdiv,
      D => cal4_idel_adj_cnt_mux0000(0),
      Q => cal4_idel_adj_cnt(0)
    );
  cal4_idel_adj_cnt_1 : FD
    port map (
      C => clkdiv,
      D => cal4_idel_adj_cnt_mux0000(1),
      Q => cal4_idel_adj_cnt(1)
    );
  cal4_idel_adj_cnt_2 : FD
    port map (
      C => clkdiv,
      D => cal4_idel_adj_cnt_mux0000(2),
      Q => cal4_idel_adj_cnt(2)
    );
  cal4_idel_adj_cnt_3 : FD
    port map (
      C => clkdiv,
      D => cal4_idel_adj_cnt_mux0000(3),
      Q => cal4_idel_adj_cnt(3)
    );
  cal4_idel_adj_cnt_4 : FD
    port map (
      C => clkdiv,
      D => cal4_idel_adj_cnt_mux0000(4),
      Q => cal4_idel_adj_cnt(4)
    );
  rden_dly_9 : FDRE
    port map (
      C => clkdiv,
      CE => rden_dly_10_not0001,
      D => rden_dly_9_mux0000_8556,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(9)
    );
  i_dlyce_dqs_0 : FDR
    port map (
      C => clkdiv,
      D => N1,
      R => i_dlyinc_dqs_0_or0000,
      Q => i_dlyce_dqs(0)
    );
  rd_data_fall_1x_r1_0 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_r(0),
      Q => rd_data_fall_1x_r1(0)
    );
  rd_data_fall_1x_r1_1 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_r(1),
      Q => rd_data_fall_1x_r1(1)
    );
  rd_data_fall_1x_r1_2 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_r(2),
      Q => rd_data_fall_1x_r1(2)
    );
  rd_data_fall_1x_r1_3 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_r(3),
      Q => rd_data_fall_1x_r1(3)
    );
  rd_data_fall_1x_r1_4 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_r(4),
      Q => rd_data_fall_1x_r1(4)
    );
  rd_data_fall_1x_r1_5 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_r(5),
      Q => rd_data_fall_1x_r1(5)
    );
  rd_data_fall_1x_r1_6 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_r(6),
      Q => rd_data_fall_1x_r1(6)
    );
  rd_data_fall_1x_r1_7 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_r(7),
      Q => rd_data_fall_1x_r1(7)
    );
  cal2_rd_data_sel_r_0 : FD
    port map (
      C => clkdiv,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(0),
      Q => cal2_rd_data_sel_r(0)
    );
  cal2_rd_data_sel_r_1 : FD
    port map (
      C => clkdiv,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(1),
      Q => cal2_rd_data_sel_r(1)
    );
  cal2_rd_data_sel_r_2 : FD
    port map (
      C => clkdiv,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(2),
      Q => cal2_rd_data_sel_r(2)
    );
  cal2_rd_data_sel_r_3 : FD
    port map (
      C => clkdiv,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(3),
      Q => cal2_rd_data_sel_r(3)
    );
  cal2_rd_data_sel_r_4 : FD
    port map (
      C => clkdiv,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(4),
      Q => cal2_rd_data_sel_r(4)
    );
  cal2_rd_data_sel_r_5 : FD
    port map (
      C => clkdiv,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(5),
      Q => cal2_rd_data_sel_r(5)
    );
  cal2_rd_data_sel_r_6 : FD
    port map (
      C => clkdiv,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(6),
      Q => cal2_rd_data_sel_r(6)
    );
  cal2_rd_data_sel_r_7 : FD
    port map (
      C => clkdiv,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(7),
      Q => cal2_rd_data_sel_r(7)
    );
  rd_data_rise_1x_r1_1 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_r(1),
      Q => rd_data_rise_1x_r1(1)
    );
  rd_data_rise_1x_r1_0 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_r(0),
      Q => rd_data_rise_1x_r1(0)
    );
  rd_data_rise_1x_r1_3 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_r(3),
      Q => rd_data_rise_1x_r1(3)
    );
  rd_data_rise_1x_r1_2 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_r(2),
      Q => rd_data_rise_1x_r1(2)
    );
  rd_data_rise_1x_r1_6 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_r(6),
      Q => rd_data_rise_1x_r1(6)
    );
  rd_data_rise_1x_r1_4 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_r(4),
      Q => rd_data_rise_1x_r1(4)
    );
  rd_data_rise_1x_r1_5 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_r(5),
      Q => rd_data_rise_1x_r1(5)
    );
  rd_data_rise_1x_r1_7 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_r(7),
      Q => rd_data_rise_1x_r1(7)
    );
  cal4_idel_max_tap : FDRE
    port map (
      C => clkdiv,
      CE => cal4_dlyce_gate_7323,
      D => cal4_idel_max_tap_mux0002,
      R => cal4_idel_max_tap_or0000,
      Q => cal4_idel_max_tap_7356
    );
  calib_done_r_2 : FD
    port map (
      C => clk,
      D => NlwRenamedSig_OI_i_calib_done(2),
      Q => calib_done_r(2)
    );
  rden_dly_0_0 : FDE
    port map (
      C => clkdiv,
      CE => rden_dly_0_not0002,
      D => cal3_rden_srl_a(0),
      Q => rden_dly_0(0)
    );
  rden_dly_0_1 : FDE
    port map (
      C => clkdiv,
      CE => rden_dly_0_not0002,
      D => cal3_rden_srl_a(1),
      Q => rden_dly_0(1)
    );
  rden_dly_0_2 : FDE
    port map (
      C => clkdiv,
      CE => rden_dly_0_not0002,
      D => cal3_rden_srl_a(2),
      Q => rden_dly_0(2)
    );
  rden_dly_0_3 : FDE
    port map (
      C => clkdiv,
      CE => rden_dly_0_not0002,
      D => cal3_rden_srl_a(3),
      Q => rden_dly_0(3)
    );
  rden_dly_0_4 : FDE
    port map (
      C => clkdiv,
      CE => rden_dly_0_not0002,
      D => cal3_rden_srl_a(4),
      Q => rden_dly_0(4)
    );
  rd_data_fall_1x_bit1_r1_2 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_bit1_r(2),
      Q => rd_data_fall_1x_bit1_r1(2)
    );
  rd_data_fall_1x_bit1_r1_0 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_bit1_r(0),
      Q => rd_data_fall_1x_bit1_r1(0)
    );
  rd_data_fall_1x_bit1_r1_1 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_bit1_r(1),
      Q => rd_data_fall_1x_bit1_r1(1)
    );
  rd_data_fall_1x_bit1_r1_3 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_bit1_r(3),
      Q => rd_data_fall_1x_bit1_r1(3)
    );
  rd_data_fall_1x_bit1_r1_5 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_bit1_r(5),
      Q => rd_data_fall_1x_bit1_r1(5)
    );
  rd_data_fall_1x_bit1_r1_4 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_bit1_r(4),
      Q => rd_data_fall_1x_bit1_r1(4)
    );
  cal4_idel_bit_tap : FDRE
    port map (
      C => clkdiv,
      CE => cal4_dlyce_gate_7323,
      D => cal4_idel_bit_tap_mux0002,
      R => cal4_idel_max_tap_or0000,
      Q => cal4_idel_bit_tap_7354
    );
  i_dlyinc_dqs_1 : FDR
    port map (
      C => clkdiv,
      D => cal2_dlyinc_dqs_7191,
      R => i_dlyce_dqs_1_or0000,
      Q => i_dlyinc_dqs(1)
    );
  i_dlyinc_dqs_0 : FDR
    port map (
      C => clkdiv,
      D => cal2_dlyinc_dqs_7191,
      R => i_dlyinc_dqs_0_or0000,
      Q => i_dlyinc_dqs(0)
    );
  rd_data_fall_1x_bit1_r1_6 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_bit1_r(6),
      Q => rd_data_fall_1x_bit1_r1(6)
    );
  i_dlyinc_dqs_3 : FDR
    port map (
      C => clkdiv,
      D => cal2_dlyinc_dqs_7191,
      R => i_dlyce_dqs_3_or0000,
      Q => i_dlyinc_dqs(3)
    );
  rd_data_fall_1x_bit1_r1_7 : FD
    port map (
      C => clkdiv,
      D => rd_data_fall_2x_bit1_r(7),
      Q => rd_data_fall_1x_bit1_r1(7)
    );
  i_dlyinc_dqs_2 : FDR
    port map (
      C => clkdiv,
      D => cal2_dlyinc_dqs_7191,
      R => i_dlyce_dqs_2_or0000,
      Q => i_dlyinc_dqs(2)
    );
  i_dlyinc_dqs_6 : FDR
    port map (
      C => clkdiv,
      D => cal2_dlyinc_dqs_7191,
      R => i_dlyce_dqs_6_or0000,
      Q => i_dlyinc_dqs(6)
    );
  i_dlyinc_dqs_4 : FDR
    port map (
      C => clkdiv,
      D => cal2_dlyinc_dqs_7191,
      R => i_dlyce_dqs_4_or0000,
      Q => i_dlyinc_dqs(4)
    );
  i_dlyinc_dqs_5 : FDR
    port map (
      C => clkdiv,
      D => cal2_dlyinc_dqs_7191,
      R => i_dlyce_dqs_5_or0000,
      Q => i_dlyinc_dqs(5)
    );
  i_dlyinc_dqs_7 : FDR
    port map (
      C => clkdiv,
      D => cal2_dlyinc_dqs_7191,
      R => i_dlyce_dqs_7_or0000,
      Q => i_dlyinc_dqs(7)
    );
  i_dlyinc_gate_0 : FDR
    port map (
      C => clkdiv,
      D => cal4_dlyinc_gate_7325,
      R => i_dlyinc_gate_0_or0000,
      Q => i_dlyinc_gate(0)
    );
  i_dlyinc_gate_1 : FDR
    port map (
      C => clkdiv,
      D => cal4_dlyinc_gate_7325,
      R => i_dlyinc_gate_1_or0000,
      Q => i_dlyinc_gate(1)
    );
  i_dlyinc_gate_2 : FDR
    port map (
      C => clkdiv,
      D => cal4_dlyinc_gate_7325,
      R => i_dlyinc_gate_2_or0000,
      Q => i_dlyinc_gate(2)
    );
  i_dlyinc_gate_3 : FDR
    port map (
      C => clkdiv,
      D => cal4_dlyinc_gate_7325,
      R => i_dlyinc_gate_3_or0000,
      Q => i_dlyinc_gate(3)
    );
  i_dlyinc_gate_4 : FDR
    port map (
      C => clkdiv,
      D => cal4_dlyinc_gate_7325,
      R => i_dlyinc_gate_4_or0000,
      Q => i_dlyinc_gate(4)
    );
  i_dlyinc_gate_5 : FDR
    port map (
      C => clkdiv,
      D => cal4_dlyinc_gate_7325,
      R => i_dlyinc_gate_5_or0000,
      Q => i_dlyinc_gate(5)
    );
  i_dlyinc_gate_6 : FDR
    port map (
      C => clkdiv,
      D => cal4_dlyinc_gate_7325,
      R => i_dlyinc_gate_6_or0000,
      Q => i_dlyinc_gate(6)
    );
  i_dlyinc_gate_7 : FDR
    port map (
      C => clkdiv,
      D => cal4_dlyinc_gate_7325,
      R => i_dlyinc_gate_7_or0000,
      Q => i_dlyinc_gate(7)
    );
  cal1_idel_tap_limit_hit : FDRE
    port map (
      C => clkdiv,
      CE => cal1_dlyce_dq_7060,
      D => cal1_idel_tap_limit_hit_mux0002_7139,
      R => cal1_state_FSM_FFd10_7157,
      Q => cal1_idel_tap_limit_hit_7138
    );
  rd_data_rise_1x_bit1_r1_0 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_bit1_r(0),
      Q => rd_data_rise_1x_bit1_r1(0)
    );
  calib_rden_sel_0 : FDE
    port map (
      C => clkdiv,
      CE => NlwRenamedSig_OI_i_calib_done(2),
      D => calib_rden_sel_mux0001(0),
      Q => calib_rden_sel(0)
    );
  calib_rden_sel_1 : FDE
    port map (
      C => clkdiv,
      CE => NlwRenamedSig_OI_i_calib_done(2),
      D => calib_rden_sel_mux0001(1),
      Q => calib_rden_sel(1)
    );
  calib_rden_sel_2 : FDE
    port map (
      C => clkdiv,
      CE => NlwRenamedSig_OI_i_calib_done(2),
      D => calib_rden_sel_mux0001(2),
      Q => calib_rden_sel(2)
    );
  calib_rden_sel_3 : FDE
    port map (
      C => clkdiv,
      CE => NlwRenamedSig_OI_i_calib_done(2),
      D => calib_rden_sel_mux0001(3),
      Q => calib_rden_sel(3)
    );
  calib_rden_sel_4 : FDE
    port map (
      C => clkdiv,
      CE => NlwRenamedSig_OI_i_calib_done(2),
      D => calib_rden_sel_mux0001(4),
      Q => calib_rden_sel(4)
    );
  calib_rden_sel_5 : FDE
    port map (
      C => clkdiv,
      CE => NlwRenamedSig_OI_i_calib_done(2),
      D => calib_rden_sel_mux0001(5),
      Q => calib_rden_sel(5)
    );
  calib_rden_sel_6 : FDE
    port map (
      C => clkdiv,
      CE => NlwRenamedSig_OI_i_calib_done(2),
      D => calib_rden_sel_mux0001(6),
      Q => calib_rden_sel(6)
    );
  calib_rden_sel_7 : FDE
    port map (
      C => clkdiv,
      CE => NlwRenamedSig_OI_i_calib_done(2),
      D => calib_rden_sel_mux0001(7),
      Q => calib_rden_sel(7)
    );
  rd_data_rise_1x_bit1_r1_1 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_bit1_r(1),
      Q => rd_data_rise_1x_bit1_r1(1)
    );
  rd_data_rise_1x_bit1_r1_2 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_bit1_r(2),
      Q => rd_data_rise_1x_bit1_r1(2)
    );
  rd_data_rise_1x_bit1_r1_4 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_bit1_r(4),
      Q => rd_data_rise_1x_bit1_r1(4)
    );
  rd_data_rise_1x_bit1_r1_3 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_bit1_r(3),
      Q => rd_data_rise_1x_bit1_r1(3)
    );
  phy_init_rden_r1 : FD
    port map (
      C => clk,
      D => phy_init_rden_r_8107,
      Q => phy_init_rden_r1_8108
    );
  rd_data_rise_1x_bit1_r1_5 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_bit1_r(5),
      Q => rd_data_rise_1x_bit1_r1(5)
    );
  rd_data_rise_1x_bit1_r1_6 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_bit1_r(6),
      Q => rd_data_rise_1x_bit1_r1(6)
    );
  rd_data_rise_1x_bit1_r1_7 : FD
    port map (
      C => clkdiv,
      D => rd_data_rise_2x_bit1_r(7),
      Q => rd_data_rise_1x_bit1_r1(7)
    );
  rdd_rise_q1_bit1 : FD
    port map (
      C => clkdiv,
      D => rdd_rise_q1_bit1_mux0000,
      Q => rdd_rise_q1_bit1_8457
    );
  cal1_data_chk_r_0 : FD
    port map (
      C => clkdiv,
      D => cal1_data_chk_r_varindex0001,
      Q => cal1_data_chk_r(0)
    );
  cal1_data_chk_r_1 : FD
    port map (
      C => clkdiv,
      D => cal1_data_chk_r_varindex0000,
      Q => cal1_data_chk_r(1)
    );
  cal1_low_freq_idel_dec_1 : FD
    port map (
      C => clkdiv,
      D => cal1_first_edge_tap_cnt(1),
      Q => cal1_low_freq_idel_dec(1)
    );
  cal1_low_freq_idel_dec_2 : FD
    port map (
      C => clkdiv,
      D => cal1_low_freq_idel_dec_add0000(2),
      Q => cal1_low_freq_idel_dec(2)
    );
  cal1_low_freq_idel_dec_3 : FD
    port map (
      C => clkdiv,
      D => cal1_low_freq_idel_dec_add0000(3),
      Q => cal1_low_freq_idel_dec(3)
    );
  cal1_low_freq_idel_dec_4 : FD
    port map (
      C => clkdiv,
      D => cal1_low_freq_idel_dec_add0000(4),
      Q => cal1_low_freq_idel_dec(4)
    );
  cal1_low_freq_idel_dec_5 : FD
    port map (
      C => clkdiv,
      D => cal1_low_freq_idel_dec_add0000(5),
      Q => cal1_low_freq_idel_dec(5)
    );
  rdd_rise_q1 : FD
    port map (
      C => clkdiv,
      D => rdd_rise_q1_mux0000,
      Q => rdd_rise_q1_8456
    );
  rdd_fall_q1 : FD
    port map (
      C => clkdiv,
      D => rdd_fall_q1_mux0000,
      Q => rdd_fall_q1_8437
    );
  rdd_rise_q1_bit1_r : FD
    port map (
      C => clkdiv,
      D => rdd_rise_q1_bit1_8457,
      Q => rdd_rise_q1_bit1_r_8459
    );
  cal4_rden_srl_a_0 : FDE
    port map (
      C => clkdiv,
      CE => cal4_state_FSM_FFd7_7389,
      D => calib_rden_dly_mux0004,
      Q => cal4_rden_srl_a(0)
    );
  cal4_rden_srl_a_1 : FDE
    port map (
      C => clkdiv,
      CE => cal4_state_FSM_FFd7_7389,
      D => calib_rden_dly_mux0003,
      Q => cal4_rden_srl_a(1)
    );
  cal4_rden_srl_a_2 : FDE
    port map (
      C => clkdiv,
      CE => cal4_state_FSM_FFd7_7389,
      D => calib_rden_dly_mux0002,
      Q => cal4_rden_srl_a(2)
    );
  cal4_rden_srl_a_3 : FDE
    port map (
      C => clkdiv,
      CE => cal4_state_FSM_FFd7_7389,
      D => calib_rden_dly_mux0001,
      Q => cal4_rden_srl_a(3)
    );
  cal4_rden_srl_a_4 : FDE
    port map (
      C => clkdiv,
      CE => cal4_state_FSM_FFd7_7389,
      D => calib_rden_dly_mux0000,
      Q => cal4_rden_srl_a(4)
    );
  rdd_rise_q2_bit1 : FD
    port map (
      C => clkdiv,
      D => rdd_rise_q2_bit1_mux0000,
      Q => rdd_rise_q2_bit1_8465
    );
  rdd_rise_q1_r : FD
    port map (
      C => clkdiv,
      D => rdd_rise_q1_8456,
      Q => rdd_rise_q1_r_8462
    );
  rdd_fall_q1_r : FD
    port map (
      C => clkdiv,
      D => rdd_fall_q1_8437,
      Q => rdd_fall_q1_r_8442
    );
  rdd_fall_q2_bit1 : FD
    port map (
      C => clkdiv,
      D => rdd_fall_q2_bit1_mux0000,
      Q => rdd_fall_q2_bit1_8445
    );
  cal2_rd_data_fall_last_neg : FDE
    port map (
      C => clkdiv,
      CE => cal2_rd_data_fall_last_neg_not0001,
      D => rdd_fall_q1_8437,
      Q => cal2_rd_data_fall_last_neg_7234
    );
  rdd_rise_q2 : FD
    port map (
      C => clkdiv,
      D => rdd_rise_q2_mux0000,
      Q => rdd_rise_q2_8464
    );
  rdd_fall_q2 : FD
    port map (
      C => clkdiv,
      D => rdd_fall_q2_mux0000,
      Q => rdd_fall_q2_8444
    );
  cal2_rd_data_fall_last_pos : FDE
    port map (
      C => clkdiv,
      CE => cal2_rd_data_fall_last_pos_not0001,
      D => rdd_fall_q1_8437,
      Q => cal2_rd_data_fall_last_pos_7236
    );
  cal2_rd_data_rise_last_neg : FDE
    port map (
      C => clkdiv,
      CE => cal2_rd_data_fall_last_neg_not0001,
      D => rdd_rise_q1_8456,
      Q => cal2_rd_data_rise_last_neg_7242
    );
  cal2_rd_data_rise_last_pos : FDE
    port map (
      C => clkdiv,
      CE => cal2_rd_data_fall_last_pos_not0001,
      D => rdd_rise_q1_8456,
      Q => cal2_rd_data_rise_last_pos_7243
    );
  cal1_idel_max_tap_0 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_idel_max_tap_and0000,
      D => cal1_idel_tap_cnt(0),
      R => rstdiv,
      Q => cal1_idel_max_tap(0)
    );
  cal1_idel_max_tap_1 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_idel_max_tap_and0000,
      D => cal1_idel_tap_cnt(1),
      R => rstdiv,
      Q => cal1_idel_max_tap(1)
    );
  cal1_idel_max_tap_2 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_idel_max_tap_and0000,
      D => cal1_idel_tap_cnt(2),
      R => rstdiv,
      Q => cal1_idel_max_tap(2)
    );
  cal1_idel_max_tap_3 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_idel_max_tap_and0000,
      D => cal1_idel_tap_cnt(3),
      R => rstdiv,
      Q => cal1_idel_max_tap(3)
    );
  cal1_idel_max_tap_4 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_idel_max_tap_and0000,
      D => cal1_idel_tap_cnt(4),
      R => rstdiv,
      Q => cal1_idel_max_tap(4)
    );
  cal1_idel_max_tap_5 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_idel_max_tap_and0000,
      D => cal1_idel_tap_cnt(5),
      R => rstdiv,
      Q => cal1_idel_max_tap(5)
    );
  cal1_first_edge_tap_cnt_0 : FDE
    port map (
      C => clkdiv,
      CE => cal1_state_FSM_FFd7_In,
      D => cal1_idel_tap_cnt(0),
      Q => cal1_first_edge_tap_cnt(0)
    );
  cal1_first_edge_tap_cnt_1 : FDE
    port map (
      C => clkdiv,
      CE => cal1_state_FSM_FFd7_In,
      D => cal1_idel_tap_cnt(1),
      Q => cal1_first_edge_tap_cnt(1)
    );
  cal1_first_edge_tap_cnt_2 : FDE
    port map (
      C => clkdiv,
      CE => cal1_state_FSM_FFd7_In,
      D => cal1_idel_tap_cnt(2),
      Q => cal1_first_edge_tap_cnt(2)
    );
  cal1_first_edge_tap_cnt_3 : FDE
    port map (
      C => clkdiv,
      CE => cal1_state_FSM_FFd7_In,
      D => cal1_idel_tap_cnt(3),
      Q => cal1_first_edge_tap_cnt(3)
    );
  cal1_first_edge_tap_cnt_4 : FDE
    port map (
      C => clkdiv,
      CE => cal1_state_FSM_FFd7_In,
      D => cal1_idel_tap_cnt(4),
      Q => cal1_first_edge_tap_cnt(4)
    );
  cal1_first_edge_tap_cnt_5 : FDE
    port map (
      C => clkdiv,
      CE => cal1_state_FSM_FFd7_In,
      D => cal1_idel_tap_cnt(5),
      Q => cal1_first_edge_tap_cnt(5)
    );
  rdd_fall_q1_r1 : FD
    port map (
      C => clkdiv,
      D => rdd_fall_q1_r_8442,
      Q => rdd_fall_q1_r1_8443
    );
  calib_rden_valid : FD
    port map (
      C => clkdiv,
      D => calib_rden_srl_out_r,
      Q => calib_rden_valid_7555
    );
  rdd_rise_q1_bit1_r1 : FD
    port map (
      C => clkdiv,
      D => rdd_rise_q1_bit1_r_8459,
      Q => rdd_rise_q1_bit1_r1_8460
    );
  rdd_rise_q2_r : FD
    port map (
      C => clkdiv,
      D => rdd_rise_q2_8464,
      Q => rdd_rise_q2_r_8469
    );
  cal2_idel_tap_limit_hit : FDRE
    port map (
      C => clkdiv,
      CE => cal2_dlyce_dqs_7189,
      D => cal2_idel_tap_limit_hit_cmp_eq0000,
      R => cal2_state_FSM_FFd8_7284,
      Q => cal2_idel_tap_limit_hit_7228
    );
  rdd_rise_q1_r1 : FD
    port map (
      C => clkdiv,
      D => rdd_rise_q1_r_8462,
      Q => rdd_rise_q1_r1_8463
    );
  rdd_rise_q2_bit1_r : FD
    port map (
      C => clkdiv,
      D => rdd_rise_q2_bit1_8465,
      Q => rdd_rise_q2_bit1_r_8467
    );
  rdd_fall_q2_r : FD
    port map (
      C => clkdiv,
      D => rdd_fall_q2_8444,
      Q => rdd_fall_q2_r_8449
    );
  rdd_fall_q2_bit1_r : FD
    port map (
      C => clkdiv,
      D => rdd_fall_q2_bit1_8445,
      Q => rdd_fall_q2_bit1_r_8447
    );
  calib_init_gate_pulse_r1 : FD
    port map (
      C => clk,
      D => calib_init_gate_pulse_r_7413,
      Q => calib_init_gate_pulse_r1_7414
    );
  rdd_fall_q1_bit1_r1 : FD
    port map (
      C => clkdiv,
      D => rdd_fall_q1_bit1_r_8439,
      Q => rdd_fall_q1_bit1_r1_8440
    );
  calib_rden_srl_out_r1 : FD
    port map (
      C => clk,
      D => calib_rden_srl_out_r,
      Q => calib_rden_srl_out_r1_7554
    );
  calib_rden_valid_stgd : FD
    port map (
      C => clkdiv,
      D => calib_rden_srl_out_r1_7554,
      Q => calib_rden_valid_stgd_7556
    );
  cal1_bit_time_tap_cnt_0 : FDE
    port map (
      C => clkdiv,
      CE => cal1_bit_time_tap_cnt_not0001,
      D => cal1_bit_time_tap_cnt_add0000(0),
      Q => cal1_bit_time_tap_cnt(0)
    );
  cal1_bit_time_tap_cnt_1 : FDE
    port map (
      C => clkdiv,
      CE => cal1_bit_time_tap_cnt_not0001,
      D => cal1_bit_time_tap_cnt_add0000(1),
      Q => cal1_bit_time_tap_cnt(1)
    );
  cal1_bit_time_tap_cnt_2 : FDE
    port map (
      C => clkdiv,
      CE => cal1_bit_time_tap_cnt_not0001,
      D => cal1_bit_time_tap_cnt_add0000(2),
      Q => cal1_bit_time_tap_cnt(2)
    );
  cal1_bit_time_tap_cnt_3 : FDE
    port map (
      C => clkdiv,
      CE => cal1_bit_time_tap_cnt_not0001,
      D => cal1_bit_time_tap_cnt_add0000(3),
      Q => cal1_bit_time_tap_cnt(3)
    );
  cal1_bit_time_tap_cnt_4 : FDE
    port map (
      C => clkdiv,
      CE => cal1_bit_time_tap_cnt_not0001,
      D => cal1_bit_time_tap_cnt_add0000(4),
      Q => cal1_bit_time_tap_cnt(4)
    );
  cal1_bit_time_tap_cnt_5 : FDE
    port map (
      C => clkdiv,
      CE => cal1_bit_time_tap_cnt_not0001,
      D => cal1_bit_time_tap_cnt_add0000(5),
      Q => cal1_bit_time_tap_cnt(5)
    );
  gen_rd_data_sel_0_u_ff_rd_data_sel : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(0),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rd_data_sel(0)
    );
  gen_rd_data_sel_1_u_ff_rd_data_sel : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(1),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rd_data_sel(1)
    );
  gen_rd_data_sel_2_u_ff_rd_data_sel : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(2),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rd_data_sel(2)
    );
  gen_rd_data_sel_3_u_ff_rd_data_sel : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(3),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rd_data_sel(3)
    );
  gen_rd_data_sel_4_u_ff_rd_data_sel : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(4),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rd_data_sel(4)
    );
  gen_rd_data_sel_5_u_ff_rd_data_sel : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(5),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rd_data_sel(5)
    );
  gen_rd_data_sel_6_u_ff_rd_data_sel : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(6),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rd_data_sel(6)
    );
  gen_rd_data_sel_7_u_ff_rd_data_sel : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_cal2_rd_data_sel(7),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rd_data_sel(7)
    );
  gen_cal_rden_dly_0_u_ff_cal_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => calib_rden_srl_a(0),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden_srl_a_r(0)
    );
  gen_cal_rden_dly_1_u_ff_cal_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => calib_rden_srl_a(1),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden_srl_a_r(1)
    );
  gen_cal_rden_dly_2_u_ff_cal_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => calib_rden_srl_a(2),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden_srl_a_r(2)
    );
  gen_cal_rden_dly_3_u_ff_cal_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => calib_rden_srl_a(3),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden_srl_a_r(3)
    );
  gen_cal_rden_dly_4_u_ff_cal_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => calib_rden_srl_a(4),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden_srl_a_r(4)
    );
  u_calib_rden_srl_out_r : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => calib_rden_srl_out,
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden_srl_out_r
    );
  gen_rden_dly_0_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly_0_ren,
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(0)
    );
  gen_rden_dly_1_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(1),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(1)
    );
  gen_rden_dly_2_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(2),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(2)
    );
  gen_rden_dly_3_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(3),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(3)
    );
  gen_rden_dly_4_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(4),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(4)
    );
  gen_rden_dly_5_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(5),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(5)
    );
  gen_rden_dly_6_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(6),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(6)
    );
  gen_rden_dly_7_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(7),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(7)
    );
  gen_rden_dly_8_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(8),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(8)
    );
  gen_rden_dly_9_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(9),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(9)
    );
  gen_rden_dly_10_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(10),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(10)
    );
  gen_rden_dly_11_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(11),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(11)
    );
  gen_rden_dly_12_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(12),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(12)
    );
  gen_rden_dly_13_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(13),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(13)
    );
  gen_rden_dly_14_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(14),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(14)
    );
  gen_rden_dly_15_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(15),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(15)
    );
  gen_rden_dly_16_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(16),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(16)
    );
  gen_rden_dly_17_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(17),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(17)
    );
  gen_rden_dly_18_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(18),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(18)
    );
  gen_rden_dly_19_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(19),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(19)
    );
  gen_rden_dly_20_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(20),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(20)
    );
  gen_rden_dly_21_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(21),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(21)
    );
  gen_rden_dly_22_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(22),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(22)
    );
  gen_rden_dly_23_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(23),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(23)
    );
  gen_rden_dly_24_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(24),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(24)
    );
  gen_rden_dly_25_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(25),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(25)
    );
  gen_rden_dly_26_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(26),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(26)
    );
  gen_rden_dly_27_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(27),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(27)
    );
  gen_rden_dly_28_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(28),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(28)
    );
  gen_rden_dly_29_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(29),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(29)
    );
  gen_rden_dly_30_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(30),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(30)
    );
  gen_rden_dly_31_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(31),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(31)
    );
  gen_rden_dly_32_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(32),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(32)
    );
  gen_rden_dly_33_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(33),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(33)
    );
  gen_rden_dly_34_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(34),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(34)
    );
  gen_rden_dly_35_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(35),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(35)
    );
  gen_rden_dly_36_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(36),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(36)
    );
  gen_rden_dly_37_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(37),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(37)
    );
  gen_rden_dly_38_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(38),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(38)
    );
  gen_rden_dly_39_u_ff_rden_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_rden_dly(39),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => rden_dly_r(39)
    );
  gen_rden_0_u_calib_rden_r : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => rden_srl_out(0),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden(0)
    );
  gen_rden_1_u_calib_rden_r : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => rden_srl_out(1),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden(1)
    );
  gen_rden_2_u_calib_rden_r : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => rden_srl_out(2),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden(2)
    );
  gen_rden_3_u_calib_rden_r : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => rden_srl_out(3),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden(3)
    );
  gen_rden_4_u_calib_rden_r : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => rden_srl_out(4),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden(4)
    );
  gen_rden_5_u_calib_rden_r : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => rden_srl_out(5),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden(5)
    );
  gen_rden_6_u_calib_rden_r : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => rden_srl_out(6),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden(6)
    );
  gen_rden_7_u_calib_rden_r : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => rden_srl_out(7),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => calib_rden(7)
    );
  gen_gate_dly_0_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(0),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(0)
    );
  gen_gate_dly_1_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(1),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(1)
    );
  gen_gate_dly_2_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(2),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(2)
    );
  gen_gate_dly_3_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(3),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(3)
    );
  gen_gate_dly_4_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(4),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(4)
    );
  gen_gate_dly_5_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(5),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(5)
    );
  gen_gate_dly_6_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(6),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(6)
    );
  gen_gate_dly_7_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(7),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(7)
    );
  gen_gate_dly_8_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(8),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(8)
    );
  gen_gate_dly_9_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(9),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(9)
    );
  gen_gate_dly_10_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(10),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(10)
    );
  gen_gate_dly_11_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(11),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(11)
    );
  gen_gate_dly_12_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(12),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(12)
    );
  gen_gate_dly_13_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(13),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(13)
    );
  gen_gate_dly_14_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(14),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(14)
    );
  gen_gate_dly_15_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(15),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(15)
    );
  gen_gate_dly_16_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(16),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(16)
    );
  gen_gate_dly_17_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(17),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(17)
    );
  gen_gate_dly_18_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(18),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(18)
    );
  gen_gate_dly_19_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(19),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(19)
    );
  gen_gate_dly_20_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(20),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(20)
    );
  gen_gate_dly_21_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(21),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(21)
    );
  gen_gate_dly_22_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(22),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(22)
    );
  gen_gate_dly_23_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(23),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(23)
    );
  gen_gate_dly_24_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(24),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(24)
    );
  gen_gate_dly_25_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(25),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(25)
    );
  gen_gate_dly_26_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(26),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(26)
    );
  gen_gate_dly_27_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(27),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(27)
    );
  gen_gate_dly_28_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(28),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(28)
    );
  gen_gate_dly_29_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(29),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(29)
    );
  gen_gate_dly_30_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(30),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(30)
    );
  gen_gate_dly_31_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(31),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(31)
    );
  gen_gate_dly_32_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(32),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(32)
    );
  gen_gate_dly_33_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(33),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(33)
    );
  gen_gate_dly_34_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(34),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(34)
    );
  gen_gate_dly_35_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(35),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(35)
    );
  gen_gate_dly_36_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(36),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(36)
    );
  gen_gate_dly_37_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(37),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(37)
    );
  gen_gate_dly_38_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(38),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(38)
    );
  gen_gate_dly_39_u_ff_gate_dly : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      CE => N1,
      D => NlwRenamedSig_OI_gate_dly(39),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => gate_dly_r(39)
    );
  gen_gate_0_u_en_dqs_ff : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => gate_srl_out(0),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => en_dqs(0)
    );
  gen_gate_1_u_en_dqs_ff : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => gate_srl_out(1),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => en_dqs(1)
    );
  gen_gate_2_u_en_dqs_ff : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => gate_srl_out(2),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => en_dqs(2)
    );
  gen_gate_3_u_en_dqs_ff : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => gate_srl_out(3),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => en_dqs(3)
    );
  gen_gate_4_u_en_dqs_ff : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => gate_srl_out(4),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => en_dqs(4)
    );
  gen_gate_5_u_en_dqs_ff : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => gate_srl_out(5),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => en_dqs(5)
    );
  gen_gate_6_u_en_dqs_ff : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => gate_srl_out(6),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => en_dqs(6)
    );
  gen_gate_7_u_en_dqs_ff : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => N1,
      D => gate_srl_out(7),
      R => NlwRenamedSig_OI_dbg_calib_err(0),
      S => NlwRenamedSig_OI_dbg_calib_err(0),
      Q => en_dqs(7)
    );
  idel_set_cnt_0 : FDRE
    port map (
      C => clkdiv,
      CE => idel_set_wait_and0000_inv,
      D => Result_0_62,
      R => idel_set_cnt_or0000,
      Q => idel_set_cnt(0)
    );
  idel_set_cnt_1 : FDRE
    port map (
      C => clkdiv,
      CE => idel_set_wait_and0000_inv,
      D => Result_1_62,
      R => idel_set_cnt_or0000,
      Q => idel_set_cnt(1)
    );
  idel_set_cnt_2 : FDRE
    port map (
      C => clkdiv,
      CE => idel_set_wait_and0000_inv,
      D => Result_2_62,
      R => idel_set_cnt_or0000,
      Q => idel_set_cnt(2)
    );
  cal4_window_cnt_0 : FDRE
    port map (
      C => clkdiv,
      CE => cal4_window_cnt_not0001,
      D => Result_0_63,
      R => cal4_window_cnt_or0000,
      Q => cal4_window_cnt(0)
    );
  cal4_window_cnt_1 : FDRE
    port map (
      C => clkdiv,
      CE => cal4_window_cnt_not0001,
      D => Result_1_63,
      R => cal4_window_cnt_or0000,
      Q => cal4_window_cnt(1)
    );
  cal4_window_cnt_2 : FDRE
    port map (
      C => clkdiv,
      CE => cal4_window_cnt_not0001,
      D => Result_2_63,
      R => cal4_window_cnt_or0000,
      Q => cal4_window_cnt(2)
    );
  cal4_window_cnt_3 : FDRE
    port map (
      C => clkdiv,
      CE => cal4_window_cnt_not0001,
      D => Result_3_62,
      R => cal4_window_cnt_or0000,
      Q => cal4_window_cnt(3)
    );
  cal4_idel_tap_cnt_0 : FDRE
    port map (
      C => clkdiv,
      CE => cal4_dlyce_gate_7323,
      D => Result_0_64,
      R => cal4_idel_max_tap_or0000,
      Q => cal4_idel_tap_cnt(0)
    );
  cal4_idel_tap_cnt_1 : FDRE
    port map (
      C => clkdiv,
      CE => cal4_dlyce_gate_7323,
      D => Result_1_64,
      R => cal4_idel_max_tap_or0000,
      Q => cal4_idel_tap_cnt(1)
    );
  cal4_idel_tap_cnt_2 : FDRE
    port map (
      C => clkdiv,
      CE => cal4_dlyce_gate_7323,
      D => Result_2_64,
      R => cal4_idel_max_tap_or0000,
      Q => cal4_idel_tap_cnt(2)
    );
  cal4_idel_tap_cnt_3 : FDRE
    port map (
      C => clkdiv,
      CE => cal4_dlyce_gate_7323,
      D => Result_3_63,
      R => cal4_idel_max_tap_or0000,
      Q => cal4_idel_tap_cnt(3)
    );
  cal4_idel_tap_cnt_4 : FDRE
    port map (
      C => clkdiv,
      CE => cal4_dlyce_gate_7323,
      D => Result_4_62,
      R => cal4_idel_max_tap_or0000,
      Q => cal4_idel_tap_cnt(4)
    );
  cal4_idel_tap_cnt_5 : FDRE
    port map (
      C => clkdiv,
      CE => cal4_dlyce_gate_7323,
      D => Result_5_62_7032,
      R => cal4_idel_max_tap_or0000,
      Q => cal4_idel_tap_cnt(5)
    );
  calib_rden_pipe_cnt_0 : FDR
    port map (
      C => clkdiv,
      D => Result_0_77,
      R => calib_rden_pipe_cnt_and0000_7520,
      Q => calib_rden_pipe_cnt(0)
    );
  calib_rden_pipe_cnt_1 : FDS
    port map (
      C => clkdiv,
      D => Result_1_77,
      S => calib_rden_pipe_cnt_and0000_7520,
      Q => calib_rden_pipe_cnt(1)
    );
  calib_rden_pipe_cnt_2 : FDS
    port map (
      C => clkdiv,
      D => Result_2_77,
      S => calib_rden_pipe_cnt_and0000_7520,
      Q => calib_rden_pipe_cnt(2)
    );
  calib_rden_pipe_cnt_3 : FDS
    port map (
      C => clkdiv,
      D => Result_3_76,
      S => calib_rden_pipe_cnt_and0000_7520,
      Q => calib_rden_pipe_cnt(3)
    );
  calib_rden_pipe_cnt_4 : FDS
    port map (
      C => clkdiv,
      D => Result_4_75,
      S => calib_rden_pipe_cnt_and0000_7520,
      Q => calib_rden_pipe_cnt(4)
    );
  cal1_window_cnt_0 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_window_cnt_and0000,
      D => Result_0_82,
      R => cal1_window_cnt_or0000,
      Q => cal1_window_cnt(0)
    );
  cal1_window_cnt_1 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_window_cnt_and0000,
      D => Result_1_82,
      R => cal1_window_cnt_or0000,
      Q => cal1_window_cnt(1)
    );
  cal1_window_cnt_2 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_window_cnt_and0000,
      D => Result_2_82,
      R => cal1_window_cnt_or0000,
      Q => cal1_window_cnt(2)
    );
  cal1_window_cnt_3 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_window_cnt_and0000,
      D => Result_3_81,
      R => cal1_window_cnt_or0000,
      Q => cal1_window_cnt(3)
    );
  cal1_idel_tap_cnt_0 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_dlyce_dq_7060,
      D => Result_0_85,
      R => cal1_state_FSM_FFd10_7157,
      Q => cal1_idel_tap_cnt(0)
    );
  cal1_idel_tap_cnt_1 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_dlyce_dq_7060,
      D => Result_1_85,
      R => cal1_state_FSM_FFd10_7157,
      Q => cal1_idel_tap_cnt(1)
    );
  cal1_idel_tap_cnt_2 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_dlyce_dq_7060,
      D => Result_2_85,
      R => cal1_state_FSM_FFd10_7157,
      Q => cal1_idel_tap_cnt(2)
    );
  cal1_idel_tap_cnt_3 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_dlyce_dq_7060,
      D => Result_3_84,
      R => cal1_state_FSM_FFd10_7157,
      Q => cal1_idel_tap_cnt(3)
    );
  cal1_idel_tap_cnt_4 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_dlyce_dq_7060,
      D => Result_4_82,
      R => cal1_state_FSM_FFd10_7157,
      Q => cal1_idel_tap_cnt(4)
    );
  cal1_idel_tap_cnt_5 : FDRE
    port map (
      C => clkdiv,
      CE => cal1_dlyce_dq_7060,
      D => Result_5_81_7033,
      R => cal1_state_FSM_FFd10_7157,
      Q => cal1_idel_tap_cnt(5)
    );
  cal2_idel_tap_cnt_0 : FDRE
    port map (
      C => clkdiv,
      CE => cal2_dlyce_dqs_7189,
      D => Result_0_86,
      R => cal2_state_FSM_FFd8_7284,
      Q => cal2_idel_tap_cnt(0)
    );
  cal2_idel_tap_cnt_1 : FDRE
    port map (
      C => clkdiv,
      CE => cal2_dlyce_dqs_7189,
      D => Result_1_86,
      R => cal2_state_FSM_FFd8_7284,
      Q => cal2_idel_tap_cnt(1)
    );
  cal2_idel_tap_cnt_2 : FDRE
    port map (
      C => clkdiv,
      CE => cal2_dlyce_dqs_7189,
      D => Result_2_86,
      R => cal2_state_FSM_FFd8_7284,
      Q => cal2_idel_tap_cnt(2)
    );
  cal2_idel_tap_cnt_3 : FDRE
    port map (
      C => clkdiv,
      CE => cal2_dlyce_dqs_7189,
      D => Result_3_85,
      R => cal2_state_FSM_FFd8_7284,
      Q => cal2_idel_tap_cnt(3)
    );
  cal2_idel_tap_cnt_4 : FDRE
    port map (
      C => clkdiv,
      CE => cal2_dlyce_dqs_7189,
      D => Result_4_83,
      R => cal2_state_FSM_FFd8_7284,
      Q => cal2_idel_tap_cnt(4)
    );
  cal2_idel_tap_cnt_5 : FDRE
    port map (
      C => clkdiv,
      CE => cal2_dlyce_dqs_7189,
      D => Result_5_82,
      R => cal2_state_FSM_FFd8_7284,
      Q => cal2_idel_tap_cnt(5)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_cy_0_Q : MUXCY
    port map (
      CI => cal1_idel_dec_cnt_mux0002_6_mand,
      DI => cal1_idel_dec_cnt_mux0002(0),
      S => Maddsub_cal1_idel_dec_cnt_share0000_lut(0),
      O => Maddsub_cal1_idel_dec_cnt_share0000_cy(0)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_xor_0_Q : XORCY
    port map (
      CI => cal1_idel_dec_cnt_mux0002_6_mand,
      LI => Maddsub_cal1_idel_dec_cnt_share0000_lut(0),
      O => cal1_idel_dec_cnt_share0000(0)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_cy_1_Q : MUXCY
    port map (
      CI => Maddsub_cal1_idel_dec_cnt_share0000_cy(0),
      DI => cal1_idel_dec_cnt_mux0002(1),
      S => Maddsub_cal1_idel_dec_cnt_share0000_lut(1),
      O => Maddsub_cal1_idel_dec_cnt_share0000_cy(1)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_xor_1_Q : XORCY
    port map (
      CI => Maddsub_cal1_idel_dec_cnt_share0000_cy(0),
      LI => Maddsub_cal1_idel_dec_cnt_share0000_lut(1),
      O => cal1_idel_dec_cnt_share0000(1)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_cy_2_Q : MUXCY
    port map (
      CI => Maddsub_cal1_idel_dec_cnt_share0000_cy(1),
      DI => cal1_idel_dec_cnt_mux0002(2),
      S => Maddsub_cal1_idel_dec_cnt_share0000_lut(2),
      O => Maddsub_cal1_idel_dec_cnt_share0000_cy(2)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_xor_2_Q : XORCY
    port map (
      CI => Maddsub_cal1_idel_dec_cnt_share0000_cy(1),
      LI => Maddsub_cal1_idel_dec_cnt_share0000_lut(2),
      O => cal1_idel_dec_cnt_share0000(2)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_cy_3_Q : MUXCY
    port map (
      CI => Maddsub_cal1_idel_dec_cnt_share0000_cy(2),
      DI => cal1_idel_dec_cnt_mux0002(3),
      S => Maddsub_cal1_idel_dec_cnt_share0000_lut(3),
      O => Maddsub_cal1_idel_dec_cnt_share0000_cy(3)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_xor_3_Q : XORCY
    port map (
      CI => Maddsub_cal1_idel_dec_cnt_share0000_cy(2),
      LI => Maddsub_cal1_idel_dec_cnt_share0000_lut(3),
      O => cal1_idel_dec_cnt_share0000(3)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_cy_4_Q : MUXCY
    port map (
      CI => Maddsub_cal1_idel_dec_cnt_share0000_cy(3),
      DI => cal1_idel_dec_cnt_mux0002(4),
      S => Maddsub_cal1_idel_dec_cnt_share0000_lut(4),
      O => Maddsub_cal1_idel_dec_cnt_share0000_cy(4)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_xor_4_Q : XORCY
    port map (
      CI => Maddsub_cal1_idel_dec_cnt_share0000_cy(3),
      LI => Maddsub_cal1_idel_dec_cnt_share0000_lut(4),
      O => cal1_idel_dec_cnt_share0000(4)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_cy_5_Q : MUXCY
    port map (
      CI => Maddsub_cal1_idel_dec_cnt_share0000_cy(4),
      DI => cal1_idel_dec_cnt_mux0002(5),
      S => Maddsub_cal1_idel_dec_cnt_share0000_lut(5),
      O => Maddsub_cal1_idel_dec_cnt_share0000_cy(5)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_xor_5_Q : XORCY
    port map (
      CI => Maddsub_cal1_idel_dec_cnt_share0000_cy(4),
      LI => Maddsub_cal1_idel_dec_cnt_share0000_lut(5),
      O => cal1_idel_dec_cnt_share0000(5)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_xor_6_Q : XORCY
    port map (
      CI => Maddsub_cal1_idel_dec_cnt_share0000_cy(5),
      LI => Maddsub_cal1_idel_dec_cnt_share0000_lut(6),
      O => cal1_idel_dec_cnt_share0000(6)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => cal1_idel_tap_cnt(0),
      I1 => cal1_first_edge_tap_cnt(0),
      O => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(0)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => N1,
      DI => cal1_idel_tap_cnt(0),
      S => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(0),
      O => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(0)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_xor_0_Q : XORCY
    port map (
      CI => N1,
      LI => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(0),
      O => Madd_cal1_bit_time_tap_cnt_add0000_cy(0)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => cal1_idel_tap_cnt(1),
      I1 => cal1_first_edge_tap_cnt(1),
      O => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(1)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(0),
      DI => cal1_idel_tap_cnt(1),
      S => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(1),
      O => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(1)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_xor_1_Q : XORCY
    port map (
      CI => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(0),
      LI => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(1),
      O => Madd_cal1_bit_time_tap_cnt_add0000_lut(1)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => cal1_idel_tap_cnt(2),
      I1 => cal1_first_edge_tap_cnt(2),
      O => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(2)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(1),
      DI => cal1_idel_tap_cnt(2),
      S => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(2),
      O => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(2)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(1),
      LI => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(2),
      O => Madd_cal1_bit_time_tap_cnt_add0000_lut(2)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => cal1_idel_tap_cnt(3),
      I1 => cal1_first_edge_tap_cnt(3),
      O => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(3)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(2),
      DI => cal1_idel_tap_cnt(3),
      S => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(3),
      O => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(3)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(2),
      LI => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(3),
      O => Madd_cal1_bit_time_tap_cnt_add0000_lut(3)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => cal1_idel_tap_cnt(4),
      I1 => cal1_first_edge_tap_cnt(4),
      O => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(4)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(3),
      DI => cal1_idel_tap_cnt(4),
      S => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(4),
      O => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(4)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(3),
      LI => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(4),
      O => Madd_cal1_bit_time_tap_cnt_add0000_lut(4)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => cal1_idel_tap_cnt(5),
      I1 => cal1_first_edge_tap_cnt(5),
      O => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(5)
    );
  Msub_cal1_bit_time_tap_cnt_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Msub_cal1_bit_time_tap_cnt_addsub0000_cy(4),
      LI => Msub_cal1_bit_time_tap_cnt_addsub0000_lut(5),
      O => Madd_cal1_bit_time_tap_cnt_add0000_lut(5)
    );
  Mmux_cal1_data_chk_r_varindex0001_8 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(2),
      I1 => Mmux_cal1_data_chk_r_varindex0001_133_6787,
      I2 => next_count_dq(3),
      I3 => Mmux_cal1_data_chk_r_varindex0001_132_6786,
      I4 => Mmux_cal1_data_chk_r_varindex0001_125_6783,
      I5 => Mmux_cal1_data_chk_r_varindex0001_14_6788,
      O => Mmux_cal1_data_chk_r_varindex0001_8_6794
    );
  Mmux_cal1_data_chk_r_varindex0001_14 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(46),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(45),
      I4 => rd_data_rise_1x_r(44),
      I5 => rd_data_rise_1x_r(47),
      O => Mmux_cal1_data_chk_r_varindex0001_14_6788
    );
  Mmux_cal1_data_chk_r_varindex0001_133 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(42),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(41),
      I4 => rd_data_rise_1x_r(40),
      I5 => rd_data_rise_1x_r(43),
      O => Mmux_cal1_data_chk_r_varindex0001_133_6787
    );
  Mmux_cal1_data_chk_r_varindex0001_132 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(38),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(37),
      I4 => rd_data_rise_1x_r(36),
      I5 => rd_data_rise_1x_r(39),
      O => Mmux_cal1_data_chk_r_varindex0001_132_6786
    );
  Mmux_cal1_data_chk_r_varindex0001_125 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(34),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(33),
      I4 => rd_data_rise_1x_r(32),
      I5 => rd_data_rise_1x_r(35),
      O => Mmux_cal1_data_chk_r_varindex0001_125_6783
    );
  Mmux_cal1_data_chk_r_varindex0001_71 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(2),
      I1 => Mmux_cal1_data_chk_r_varindex0001_124_6782,
      I2 => next_count_dq(3),
      I3 => Mmux_cal1_data_chk_r_varindex0001_123_6781,
      I4 => Mmux_cal1_data_chk_r_varindex0001_113_6777,
      I5 => Mmux_cal1_data_chk_r_varindex0001_131_6785,
      O => Mmux_cal1_data_chk_r_varindex0001_71_6793
    );
  Mmux_cal1_data_chk_r_varindex0001_131 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(62),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(61),
      I4 => rd_data_rise_1x_r(60),
      I5 => rd_data_rise_1x_r(63),
      O => Mmux_cal1_data_chk_r_varindex0001_131_6785
    );
  Mmux_cal1_data_chk_r_varindex0001_124 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(58),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(57),
      I4 => rd_data_rise_1x_r(56),
      I5 => rd_data_rise_1x_r(59),
      O => Mmux_cal1_data_chk_r_varindex0001_124_6782
    );
  Mmux_cal1_data_chk_r_varindex0001_123 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(54),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(53),
      I4 => rd_data_rise_1x_r(52),
      I5 => rd_data_rise_1x_r(55),
      O => Mmux_cal1_data_chk_r_varindex0001_123_6781
    );
  Mmux_cal1_data_chk_r_varindex0001_113 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(50),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(49),
      I4 => rd_data_rise_1x_r(48),
      I5 => rd_data_rise_1x_r(51),
      O => Mmux_cal1_data_chk_r_varindex0001_113_6777
    );
  Mmux_cal1_data_chk_r_varindex0001_7 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(2),
      I1 => Mmux_cal1_data_chk_r_varindex0001_122_6780,
      I2 => next_count_dq(3),
      I3 => Mmux_cal1_data_chk_r_varindex0001_121_6779,
      I4 => Mmux_cal1_data_chk_r_varindex0001_112_6776,
      I5 => Mmux_cal1_data_chk_r_varindex0001_13_6784,
      O => Mmux_cal1_data_chk_r_varindex0001_7_6792
    );
  Mmux_cal1_data_chk_r_varindex0001_13 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(14),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(13),
      I4 => rd_data_rise_1x_r(12),
      I5 => rd_data_rise_1x_r(15),
      O => Mmux_cal1_data_chk_r_varindex0001_13_6784
    );
  Mmux_cal1_data_chk_r_varindex0001_122 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(10),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(9),
      I4 => rd_data_rise_1x_r(8),
      I5 => rd_data_rise_1x_r(11),
      O => Mmux_cal1_data_chk_r_varindex0001_122_6780
    );
  Mmux_cal1_data_chk_r_varindex0001_121 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(6),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(5),
      I4 => rd_data_rise_1x_r(4),
      I5 => rd_data_rise_1x_r(7),
      O => Mmux_cal1_data_chk_r_varindex0001_121_6779
    );
  Mmux_cal1_data_chk_r_varindex0001_112 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(2),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(1),
      I4 => rd_data_rise_1x_r(0),
      I5 => rd_data_rise_1x_r(3),
      O => Mmux_cal1_data_chk_r_varindex0001_112_6776
    );
  Mmux_cal1_data_chk_r_varindex0001_6 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(2),
      I1 => Mmux_cal1_data_chk_r_varindex0001_111_6775,
      I2 => next_count_dq(3),
      I3 => Mmux_cal1_data_chk_r_varindex0001_11_6774,
      I4 => Mmux_cal1_data_chk_r_varindex0001_10_6773,
      I5 => Mmux_cal1_data_chk_r_varindex0001_12_6778,
      O => Mmux_cal1_data_chk_r_varindex0001_6_6790
    );
  Mmux_cal1_data_chk_r_varindex0001_12 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(30),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(29),
      I4 => rd_data_rise_1x_r(28),
      I5 => rd_data_rise_1x_r(31),
      O => Mmux_cal1_data_chk_r_varindex0001_12_6778
    );
  Mmux_cal1_data_chk_r_varindex0001_111 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(26),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(25),
      I4 => rd_data_rise_1x_r(24),
      I5 => rd_data_rise_1x_r(27),
      O => Mmux_cal1_data_chk_r_varindex0001_111_6775
    );
  Mmux_cal1_data_chk_r_varindex0001_11 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(22),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(21),
      I4 => rd_data_rise_1x_r(20),
      I5 => rd_data_rise_1x_r(23),
      O => Mmux_cal1_data_chk_r_varindex0001_11_6774
    );
  Mmux_cal1_data_chk_r_varindex0001_10 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_rise_1x_r(18),
      I2 => next_count_dq(1),
      I3 => rd_data_rise_1x_r(17),
      I4 => rd_data_rise_1x_r(16),
      I5 => rd_data_rise_1x_r(19),
      O => Mmux_cal1_data_chk_r_varindex0001_10_6773
    );
  Mmux_cal1_data_chk_r_varindex0000_8 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(2),
      I1 => Mmux_cal1_data_chk_r_varindex0000_133_6765,
      I2 => next_count_dq(3),
      I3 => Mmux_cal1_data_chk_r_varindex0000_132_6764,
      I4 => Mmux_cal1_data_chk_r_varindex0000_125_6761,
      I5 => Mmux_cal1_data_chk_r_varindex0000_14_6766,
      O => Mmux_cal1_data_chk_r_varindex0000_8_6772
    );
  Mmux_cal1_data_chk_r_varindex0000_14 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(46),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(45),
      I4 => rd_data_fall_1x_r(44),
      I5 => rd_data_fall_1x_r(47),
      O => Mmux_cal1_data_chk_r_varindex0000_14_6766
    );
  Mmux_cal1_data_chk_r_varindex0000_133 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(42),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(41),
      I4 => rd_data_fall_1x_r(40),
      I5 => rd_data_fall_1x_r(43),
      O => Mmux_cal1_data_chk_r_varindex0000_133_6765
    );
  Mmux_cal1_data_chk_r_varindex0000_132 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(38),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(37),
      I4 => rd_data_fall_1x_r(36),
      I5 => rd_data_fall_1x_r(39),
      O => Mmux_cal1_data_chk_r_varindex0000_132_6764
    );
  Mmux_cal1_data_chk_r_varindex0000_125 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(34),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(33),
      I4 => rd_data_fall_1x_r(32),
      I5 => rd_data_fall_1x_r(35),
      O => Mmux_cal1_data_chk_r_varindex0000_125_6761
    );
  Mmux_cal1_data_chk_r_varindex0000_71 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(2),
      I1 => Mmux_cal1_data_chk_r_varindex0000_124_6760,
      I2 => next_count_dq(3),
      I3 => Mmux_cal1_data_chk_r_varindex0000_123_6759,
      I4 => Mmux_cal1_data_chk_r_varindex0000_113_6755,
      I5 => Mmux_cal1_data_chk_r_varindex0000_131_6763,
      O => Mmux_cal1_data_chk_r_varindex0000_71_6771
    );
  Mmux_cal1_data_chk_r_varindex0000_131 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(62),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(61),
      I4 => rd_data_fall_1x_r(60),
      I5 => rd_data_fall_1x_r(63),
      O => Mmux_cal1_data_chk_r_varindex0000_131_6763
    );
  Mmux_cal1_data_chk_r_varindex0000_124 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(58),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(57),
      I4 => rd_data_fall_1x_r(56),
      I5 => rd_data_fall_1x_r(59),
      O => Mmux_cal1_data_chk_r_varindex0000_124_6760
    );
  Mmux_cal1_data_chk_r_varindex0000_123 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(54),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(53),
      I4 => rd_data_fall_1x_r(52),
      I5 => rd_data_fall_1x_r(55),
      O => Mmux_cal1_data_chk_r_varindex0000_123_6759
    );
  Mmux_cal1_data_chk_r_varindex0000_113 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(50),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(49),
      I4 => rd_data_fall_1x_r(48),
      I5 => rd_data_fall_1x_r(51),
      O => Mmux_cal1_data_chk_r_varindex0000_113_6755
    );
  Mmux_cal1_data_chk_r_varindex0000_7 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(2),
      I1 => Mmux_cal1_data_chk_r_varindex0000_122_6758,
      I2 => next_count_dq(3),
      I3 => Mmux_cal1_data_chk_r_varindex0000_121_6757,
      I4 => Mmux_cal1_data_chk_r_varindex0000_112_6754,
      I5 => Mmux_cal1_data_chk_r_varindex0000_13_6762,
      O => Mmux_cal1_data_chk_r_varindex0000_7_6770
    );
  Mmux_cal1_data_chk_r_varindex0000_13 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(14),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(13),
      I4 => rd_data_fall_1x_r(12),
      I5 => rd_data_fall_1x_r(15),
      O => Mmux_cal1_data_chk_r_varindex0000_13_6762
    );
  Mmux_cal1_data_chk_r_varindex0000_122 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(10),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(9),
      I4 => rd_data_fall_1x_r(8),
      I5 => rd_data_fall_1x_r(11),
      O => Mmux_cal1_data_chk_r_varindex0000_122_6758
    );
  Mmux_cal1_data_chk_r_varindex0000_121 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(6),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(5),
      I4 => rd_data_fall_1x_r(4),
      I5 => rd_data_fall_1x_r(7),
      O => Mmux_cal1_data_chk_r_varindex0000_121_6757
    );
  Mmux_cal1_data_chk_r_varindex0000_112 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(2),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(1),
      I4 => rd_data_fall_1x_r(0),
      I5 => rd_data_fall_1x_r(3),
      O => Mmux_cal1_data_chk_r_varindex0000_112_6754
    );
  Mmux_cal1_data_chk_r_varindex0000_6 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(2),
      I1 => Mmux_cal1_data_chk_r_varindex0000_111_6753,
      I2 => next_count_dq(3),
      I3 => Mmux_cal1_data_chk_r_varindex0000_11_6752,
      I4 => Mmux_cal1_data_chk_r_varindex0000_10_6751,
      I5 => Mmux_cal1_data_chk_r_varindex0000_12_6756,
      O => Mmux_cal1_data_chk_r_varindex0000_6_6768
    );
  Mmux_cal1_data_chk_r_varindex0000_12 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(30),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(29),
      I4 => rd_data_fall_1x_r(28),
      I5 => rd_data_fall_1x_r(31),
      O => Mmux_cal1_data_chk_r_varindex0000_12_6756
    );
  Mmux_cal1_data_chk_r_varindex0000_111 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(26),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(25),
      I4 => rd_data_fall_1x_r(24),
      I5 => rd_data_fall_1x_r(27),
      O => Mmux_cal1_data_chk_r_varindex0000_111_6753
    );
  Mmux_cal1_data_chk_r_varindex0000_11 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(22),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(21),
      I4 => rd_data_fall_1x_r(20),
      I5 => rd_data_fall_1x_r(23),
      O => Mmux_cal1_data_chk_r_varindex0000_11_6752
    );
  Mmux_cal1_data_chk_r_varindex0000_10 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => rd_data_fall_1x_r(18),
      I2 => next_count_dq(1),
      I3 => rd_data_fall_1x_r(17),
      I4 => rd_data_fall_1x_r(16),
      I5 => rd_data_fall_1x_r(19),
      O => Mmux_cal1_data_chk_r_varindex0000_10_6751
    );
  Mmux_rdd_rise_q1_bit1_mux0000_4 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_rise_1x_r(17),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_rise_1x_r(9),
      I4 => rd_data_rise_1x_r(1),
      I5 => rd_data_rise_1x_r(25),
      O => Mmux_rdd_rise_q1_bit1_mux0000_4_6839
    );
  Mmux_rdd_rise_q1_bit1_mux0000_3 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_rise_1x_r(49),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_rise_1x_r(41),
      I4 => rd_data_rise_1x_r(33),
      I5 => rd_data_rise_1x_r(57),
      O => Mmux_rdd_rise_q1_bit1_mux0000_3_6838
    );
  Mmux_rdd_rise_q2_bit1_mux0000_4 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_rise_1x_bit1_r1(2),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_rise_1x_bit1_r1(1),
      I4 => rd_data_rise_1x_bit1_r1(0),
      I5 => rd_data_rise_1x_bit1_r1(3),
      O => Mmux_rdd_rise_q2_bit1_mux0000_4_6843
    );
  Mmux_rdd_rise_q2_bit1_mux0000_3 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_rise_1x_bit1_r1(6),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_rise_1x_bit1_r1(5),
      I4 => rd_data_rise_1x_bit1_r1(4),
      I5 => rd_data_rise_1x_bit1_r1(7),
      O => Mmux_rdd_rise_q2_bit1_mux0000_3_6842
    );
  Mmux_rdd_rise_q1_mux0000_4 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_rise_1x_r(16),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_rise_1x_r(8),
      I4 => rd_data_rise_1x_r(0),
      I5 => rd_data_rise_1x_r(24),
      O => Mmux_rdd_rise_q1_mux0000_4_6841
    );
  Mmux_rdd_rise_q1_mux0000_3 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_rise_1x_r(48),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_rise_1x_r(40),
      I4 => rd_data_rise_1x_r(32),
      I5 => rd_data_rise_1x_r(56),
      O => Mmux_rdd_rise_q1_mux0000_3_6840
    );
  Mmux_rdd_fall_q1_bit1_mux0000_4 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_fall_1x_r(17),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_fall_1x_r(9),
      I4 => rd_data_fall_1x_r(1),
      I5 => rd_data_fall_1x_r(25),
      O => Mmux_rdd_fall_q1_bit1_mux0000_4_6831
    );
  Mmux_rdd_fall_q1_bit1_mux0000_3 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_fall_1x_r(49),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_fall_1x_r(41),
      I4 => rd_data_fall_1x_r(33),
      I5 => rd_data_fall_1x_r(57),
      O => Mmux_rdd_fall_q1_bit1_mux0000_3_6830
    );
  Mmux_rdd_fall_q2_bit1_mux0000_4 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_fall_1x_bit1_r1(2),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_fall_1x_bit1_r1(1),
      I4 => rd_data_fall_1x_bit1_r1(0),
      I5 => rd_data_fall_1x_bit1_r1(3),
      O => Mmux_rdd_fall_q2_bit1_mux0000_4_6835
    );
  Mmux_rdd_fall_q2_bit1_mux0000_3 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_fall_1x_bit1_r1(6),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_fall_1x_bit1_r1(5),
      I4 => rd_data_fall_1x_bit1_r1(4),
      I5 => rd_data_fall_1x_bit1_r1(7),
      O => Mmux_rdd_fall_q2_bit1_mux0000_3_6834
    );
  Mmux_rdd_rise_q2_mux0000_4 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_rise_1x_r1(2),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_rise_1x_r1(1),
      I4 => rd_data_rise_1x_r1(0),
      I5 => rd_data_rise_1x_r1(3),
      O => Mmux_rdd_rise_q2_mux0000_4_6845
    );
  Mmux_rdd_rise_q2_mux0000_3 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_rise_1x_r1(6),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_rise_1x_r1(5),
      I4 => rd_data_rise_1x_r1(4),
      I5 => rd_data_rise_1x_r1(7),
      O => Mmux_rdd_rise_q2_mux0000_3_6844
    );
  Mmux_rdd_fall_q1_mux0000_4 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_fall_1x_r(16),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_fall_1x_r(8),
      I4 => rd_data_fall_1x_r(0),
      I5 => rd_data_fall_1x_r(24),
      O => Mmux_rdd_fall_q1_mux0000_4_6833
    );
  Mmux_rdd_fall_q1_mux0000_3 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_fall_1x_r(48),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_fall_1x_r(40),
      I4 => rd_data_fall_1x_r(32),
      I5 => rd_data_fall_1x_r(56),
      O => Mmux_rdd_fall_q1_mux0000_3_6832
    );
  Mmux_rdd_fall_q2_mux0000_4 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_fall_1x_r1(2),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_fall_1x_r1(1),
      I4 => rd_data_fall_1x_r1(0),
      I5 => rd_data_fall_1x_r1(3),
      O => Mmux_rdd_fall_q2_mux0000_4_6837
    );
  Mmux_rdd_fall_q2_mux0000_3 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => rdd_mux_sel(0),
      I1 => rd_data_fall_1x_r1(6),
      I2 => rdd_mux_sel(1),
      I3 => rd_data_fall_1x_r1(5),
      I4 => rd_data_fall_1x_r1(4),
      I5 => rd_data_fall_1x_r1(7),
      O => Mmux_rdd_fall_q2_mux0000_3_6836
    );
  Mmux_calib_rden_dly_mux0000_13 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(29),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(25),
      I4 => calib_rden_dly(21),
      I5 => calib_rden_dly(33),
      O => Mmux_calib_rden_dly_mux0000_13_6801
    );
  Mmux_calib_rden_dly_mux0000_122 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(13),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(9),
      I4 => calib_rden_dly(5),
      I5 => calib_rden_dly(17),
      O => Mmux_calib_rden_dly_mux0000_122_6800
    );
  Mmux_calib_rden_dly_mux0000_121 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(28),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(24),
      I4 => calib_rden_dly(20),
      I5 => calib_rden_dly(32),
      O => Mmux_calib_rden_dly_mux0000_121_6799
    );
  Mmux_calib_rden_dly_mux0000_112 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(12),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(8),
      I4 => calib_rden_dly(4),
      I5 => calib_rden_dly(16),
      O => Mmux_calib_rden_dly_mux0000_112_6798
    );
  Mmux_calib_rden_dly_mux0000_111 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(15),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(11),
      I4 => calib_rden_dly(7),
      I5 => calib_rden_dly(19),
      O => Mmux_calib_rden_dly_mux0000_111_6797
    );
  Mmux_calib_rden_dly_mux0000_11 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(30),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(26),
      I4 => calib_rden_dly(22),
      I5 => calib_rden_dly(34),
      O => Mmux_calib_rden_dly_mux0000_11_6796
    );
  Mmux_calib_rden_dly_mux0000_10 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(14),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(10),
      I4 => calib_rden_dly(6),
      I5 => calib_rden_dly(18),
      O => Mmux_calib_rden_dly_mux0000_10_6795
    );
  Mmux_calib_rden_dly_mux0001_13 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(28),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(24),
      I4 => calib_rden_dly(20),
      I5 => calib_rden_dly(32),
      O => Mmux_calib_rden_dly_mux0001_13_6808
    );
  Mmux_calib_rden_dly_mux0001_122 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(12),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(8),
      I4 => calib_rden_dly(4),
      I5 => calib_rden_dly(16),
      O => Mmux_calib_rden_dly_mux0001_122_6807
    );
  Mmux_calib_rden_dly_mux0001_121 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(27),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(23),
      I4 => calib_rden_dly(19),
      I5 => calib_rden_dly(31),
      O => Mmux_calib_rden_dly_mux0001_121_6806
    );
  Mmux_calib_rden_dly_mux0001_112 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(11),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(7),
      I4 => calib_rden_dly(3),
      I5 => calib_rden_dly(15),
      O => Mmux_calib_rden_dly_mux0001_112_6805
    );
  Mmux_calib_rden_dly_mux0001_111 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(14),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(10),
      I4 => calib_rden_dly(6),
      I5 => calib_rden_dly(18),
      O => Mmux_calib_rden_dly_mux0001_111_6804
    );
  Mmux_calib_rden_dly_mux0001_11 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(29),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(25),
      I4 => calib_rden_dly(21),
      I5 => calib_rden_dly(33),
      O => Mmux_calib_rden_dly_mux0001_11_6803
    );
  Mmux_calib_rden_dly_mux0001_10 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(13),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(9),
      I4 => calib_rden_dly(5),
      I5 => calib_rden_dly(17),
      O => Mmux_calib_rden_dly_mux0001_10_6802
    );
  Mmux_calib_rden_dly_mux0004_13 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(25),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(21),
      I4 => calib_rden_dly(17),
      I5 => calib_rden_dly(29),
      O => Mmux_calib_rden_dly_mux0004_13_6829
    );
  Mmux_calib_rden_dly_mux0004_122 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(9),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(5),
      I4 => calib_rden_dly(1),
      I5 => calib_rden_dly(13),
      O => Mmux_calib_rden_dly_mux0004_122_6828
    );
  Mmux_calib_rden_dly_mux0004_121 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(24),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(20),
      I4 => calib_rden_dly(16),
      I5 => calib_rden_dly(28),
      O => Mmux_calib_rden_dly_mux0004_121_6827
    );
  Mmux_calib_rden_dly_mux0004_112 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(8),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(4),
      I4 => calib_rden_dly(0),
      I5 => calib_rden_dly(12),
      O => Mmux_calib_rden_dly_mux0004_112_6826
    );
  Mmux_calib_rden_dly_mux0004_111 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(11),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(7),
      I4 => calib_rden_dly(3),
      I5 => calib_rden_dly(15),
      O => Mmux_calib_rden_dly_mux0004_111_6825
    );
  Mmux_calib_rden_dly_mux0004_11 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(26),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(22),
      I4 => calib_rden_dly(18),
      I5 => calib_rden_dly(30),
      O => Mmux_calib_rden_dly_mux0004_11_6824
    );
  Mmux_calib_rden_dly_mux0004_10 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(10),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(6),
      I4 => calib_rden_dly(2),
      I5 => calib_rden_dly(14),
      O => Mmux_calib_rden_dly_mux0004_10_6823
    );
  Mmux_calib_rden_dly_mux0002_13 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(27),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(23),
      I4 => calib_rden_dly(19),
      I5 => calib_rden_dly(31),
      O => Mmux_calib_rden_dly_mux0002_13_6815
    );
  Mmux_calib_rden_dly_mux0002_122 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(11),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(7),
      I4 => calib_rden_dly(3),
      I5 => calib_rden_dly(15),
      O => Mmux_calib_rden_dly_mux0002_122_6814
    );
  Mmux_calib_rden_dly_mux0002_121 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(26),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(22),
      I4 => calib_rden_dly(18),
      I5 => calib_rden_dly(30),
      O => Mmux_calib_rden_dly_mux0002_121_6813
    );
  Mmux_calib_rden_dly_mux0002_112 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(10),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(6),
      I4 => calib_rden_dly(2),
      I5 => calib_rden_dly(14),
      O => Mmux_calib_rden_dly_mux0002_112_6812
    );
  Mmux_calib_rden_dly_mux0002_111 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(13),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(9),
      I4 => calib_rden_dly(5),
      I5 => calib_rden_dly(17),
      O => Mmux_calib_rden_dly_mux0002_111_6811
    );
  Mmux_calib_rden_dly_mux0002_11 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(28),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(24),
      I4 => calib_rden_dly(20),
      I5 => calib_rden_dly(32),
      O => Mmux_calib_rden_dly_mux0002_11_6810
    );
  Mmux_calib_rden_dly_mux0002_10 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(12),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(8),
      I4 => calib_rden_dly(4),
      I5 => calib_rden_dly(16),
      O => Mmux_calib_rden_dly_mux0002_10_6809
    );
  Mmux_calib_rden_dly_mux0003_13 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(26),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(22),
      I4 => calib_rden_dly(18),
      I5 => calib_rden_dly(30),
      O => Mmux_calib_rden_dly_mux0003_13_6822
    );
  Mmux_calib_rden_dly_mux0003_122 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(10),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(6),
      I4 => calib_rden_dly(2),
      I5 => calib_rden_dly(14),
      O => Mmux_calib_rden_dly_mux0003_122_6821
    );
  Mmux_calib_rden_dly_mux0003_121 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(25),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(21),
      I4 => calib_rden_dly(17),
      I5 => calib_rden_dly(29),
      O => Mmux_calib_rden_dly_mux0003_121_6820
    );
  Mmux_calib_rden_dly_mux0003_112 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(9),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(5),
      I4 => calib_rden_dly(1),
      I5 => calib_rden_dly(13),
      O => Mmux_calib_rden_dly_mux0003_112_6819
    );
  Mmux_calib_rden_dly_mux0003_111 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(12),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(8),
      I4 => calib_rden_dly(4),
      I5 => calib_rden_dly(16),
      O => Mmux_calib_rden_dly_mux0003_111_6818
    );
  Mmux_calib_rden_dly_mux0003_11 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(27),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(23),
      I4 => calib_rden_dly(19),
      I5 => calib_rden_dly(31),
      O => Mmux_calib_rden_dly_mux0003_11_6817
    );
  Mmux_calib_rden_dly_mux0003_10 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => Mmult_calib_rden_dly_mult0000_Madd_lut(2),
      I1 => calib_rden_dly(11),
      I2 => calib_rden_dly_mult0000(3),
      I3 => calib_rden_dly(7),
      I4 => calib_rden_dly(3),
      I5 => calib_rden_dly(15),
      O => Mmux_calib_rden_dly_mux0003_10_6816
    );
  u_calib_rden_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => calib_rden_edge_r_7513,
      CE => N1,
      Q => calib_rden_srl_out,
      Q31 => NLW_u_calib_rden_srl_Q31_UNCONNECTED,
      A(4) => calib_rden_srl_a_r(4),
      A(3) => calib_rden_srl_a_r(3),
      A(2) => calib_rden_srl_a_r(2),
      A(1) => calib_rden_srl_a_r(1),
      A(0) => calib_rden_srl_a_r(0)
    );
  gen_rden_0_u_rden_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => calib_ctrl_rden_r_7405,
      CE => N1,
      Q => rden_srl_out(0),
      Q31 => NLW_gen_rden_0_u_rden_srl_Q31_UNCONNECTED,
      A(4) => rden_dly_r(4),
      A(3) => rden_dly_r(3),
      A(2) => rden_dly_r(2),
      A(1) => rden_dly_r(1),
      A(0) => rden_dly_r(0)
    );
  gen_rden_1_u_rden_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => calib_ctrl_rden_r_7405,
      CE => N1,
      Q => rden_srl_out(1),
      Q31 => NLW_gen_rden_1_u_rden_srl_Q31_UNCONNECTED,
      A(4) => rden_dly_r(9),
      A(3) => rden_dly_r(8),
      A(2) => rden_dly_r(7),
      A(1) => rden_dly_r(6),
      A(0) => rden_dly_r(5)
    );
  gen_rden_2_u_rden_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => calib_ctrl_rden_r_7405,
      CE => N1,
      Q => rden_srl_out(2),
      Q31 => NLW_gen_rden_2_u_rden_srl_Q31_UNCONNECTED,
      A(4) => rden_dly_r(14),
      A(3) => rden_dly_r(13),
      A(2) => rden_dly_r(12),
      A(1) => rden_dly_r(11),
      A(0) => rden_dly_r(10)
    );
  gen_rden_3_u_rden_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => calib_ctrl_rden_r_7405,
      CE => N1,
      Q => rden_srl_out(3),
      Q31 => NLW_gen_rden_3_u_rden_srl_Q31_UNCONNECTED,
      A(4) => rden_dly_r(19),
      A(3) => rden_dly_r(18),
      A(2) => rden_dly_r(17),
      A(1) => rden_dly_r(16),
      A(0) => rden_dly_r(15)
    );
  gen_rden_4_u_rden_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => calib_ctrl_rden_r_7405,
      CE => N1,
      Q => rden_srl_out(4),
      Q31 => NLW_gen_rden_4_u_rden_srl_Q31_UNCONNECTED,
      A(4) => rden_dly_r(24),
      A(3) => rden_dly_r(23),
      A(2) => rden_dly_r(22),
      A(1) => rden_dly_r(21),
      A(0) => rden_dly_r(20)
    );
  gen_rden_5_u_rden_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => calib_ctrl_rden_r_7405,
      CE => N1,
      Q => rden_srl_out(5),
      Q31 => NLW_gen_rden_5_u_rden_srl_Q31_UNCONNECTED,
      A(4) => rden_dly_r(29),
      A(3) => rden_dly_r(28),
      A(2) => rden_dly_r(27),
      A(1) => rden_dly_r(26),
      A(0) => rden_dly_r(25)
    );
  gen_rden_6_u_rden_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => calib_ctrl_rden_r_7405,
      CE => N1,
      Q => rden_srl_out(6),
      Q31 => NLW_gen_rden_6_u_rden_srl_Q31_UNCONNECTED,
      A(4) => rden_dly_r(34),
      A(3) => rden_dly_r(33),
      A(2) => rden_dly_r(32),
      A(1) => rden_dly_r(31),
      A(0) => rden_dly_r(30)
    );
  gen_rden_7_u_rden_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => calib_ctrl_rden_r_7405,
      CE => N1,
      Q => rden_srl_out(7),
      Q31 => NLW_gen_rden_7_u_rden_srl_Q31_UNCONNECTED,
      A(4) => rden_dly_r(39),
      A(3) => rden_dly_r(38),
      A(2) => rden_dly_r(37),
      A(1) => rden_dly_r(36),
      A(0) => rden_dly_r(35)
    );
  gen_gate_0_u_gate_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => gate_srl_in_7738,
      CE => N1,
      Q => gate_srl_out(0),
      Q31 => NLW_gen_gate_0_u_gate_srl_Q31_UNCONNECTED,
      A(4) => gate_dly_r(4),
      A(3) => gate_dly_r(3),
      A(2) => gate_dly_r(2),
      A(1) => gate_dly_r(1),
      A(0) => gate_dly_r(0)
    );
  gen_gate_1_u_gate_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => gate_srl_in_7738,
      CE => N1,
      Q => gate_srl_out(1),
      Q31 => NLW_gen_gate_1_u_gate_srl_Q31_UNCONNECTED,
      A(4) => gate_dly_r(9),
      A(3) => gate_dly_r(8),
      A(2) => gate_dly_r(7),
      A(1) => gate_dly_r(6),
      A(0) => gate_dly_r(5)
    );
  gen_gate_2_u_gate_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => gate_srl_in_7738,
      CE => N1,
      Q => gate_srl_out(2),
      Q31 => NLW_gen_gate_2_u_gate_srl_Q31_UNCONNECTED,
      A(4) => gate_dly_r(14),
      A(3) => gate_dly_r(13),
      A(2) => gate_dly_r(12),
      A(1) => gate_dly_r(11),
      A(0) => gate_dly_r(10)
    );
  gen_gate_3_u_gate_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => gate_srl_in_7738,
      CE => N1,
      Q => gate_srl_out(3),
      Q31 => NLW_gen_gate_3_u_gate_srl_Q31_UNCONNECTED,
      A(4) => gate_dly_r(19),
      A(3) => gate_dly_r(18),
      A(2) => gate_dly_r(17),
      A(1) => gate_dly_r(16),
      A(0) => gate_dly_r(15)
    );
  gen_gate_4_u_gate_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => gate_srl_in_7738,
      CE => N1,
      Q => gate_srl_out(4),
      Q31 => NLW_gen_gate_4_u_gate_srl_Q31_UNCONNECTED,
      A(4) => gate_dly_r(24),
      A(3) => gate_dly_r(23),
      A(2) => gate_dly_r(22),
      A(1) => gate_dly_r(21),
      A(0) => gate_dly_r(20)
    );
  gen_gate_5_u_gate_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => gate_srl_in_7738,
      CE => N1,
      Q => gate_srl_out(5),
      Q31 => NLW_gen_gate_5_u_gate_srl_Q31_UNCONNECTED,
      A(4) => gate_dly_r(29),
      A(3) => gate_dly_r(28),
      A(2) => gate_dly_r(27),
      A(1) => gate_dly_r(26),
      A(0) => gate_dly_r(25)
    );
  gen_gate_6_u_gate_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => gate_srl_in_7738,
      CE => N1,
      Q => gate_srl_out(6),
      Q31 => NLW_gen_gate_6_u_gate_srl_Q31_UNCONNECTED,
      A(4) => gate_dly_r(34),
      A(3) => gate_dly_r(33),
      A(2) => gate_dly_r(32),
      A(1) => gate_dly_r(31),
      A(0) => gate_dly_r(30)
    );
  gen_gate_7_u_gate_srl : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => gate_srl_in_7738,
      CE => N1,
      Q => gate_srl_out(7),
      Q31 => NLW_gen_gate_7_u_gate_srl_Q31_UNCONNECTED,
      A(4) => gate_dly_r(39),
      A(3) => gate_dly_r(38),
      A(2) => gate_dly_r(37),
      A(1) => gate_dly_r(36),
      A(0) => gate_dly_r(35)
    );
  cal4_state_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal4_state_FSM_FFd1_In,
      R => rstdiv,
      Q => cal4_state_FSM_FFd1_7377
    );
  cal4_state_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal4_state_FSM_FFd2_In,
      R => rstdiv,
      Q => cal4_state_FSM_FFd2_7379
    );
  cal4_state_FSM_FFd4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal4_state_FSM_FFd4_In,
      R => rstdiv,
      Q => cal4_state_FSM_FFd4_7383
    );
  cal4_state_FSM_FFd5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal4_state_FSM_FFd5_In,
      R => rstdiv,
      Q => cal4_state_FSM_FFd5_7385
    );
  cal4_state_FSM_FFd7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal4_state_FSM_FFd7_In,
      R => rstdiv,
      Q => cal4_state_FSM_FFd7_7389
    );
  cal4_state_FSM_FFd8 : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => clkdiv,
      D => cal4_state_FSM_FFd8_In,
      S => rstdiv,
      Q => cal4_state_FSM_FFd8_7391
    );
  cal3_state_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal3_state_FSM_FFd1_In,
      R => rstdiv,
      Q => cal3_state_FSM_FFd1_7311
    );
  cal2_state_FSM_FFd3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal2_state_FSM_FFd3_In,
      R => rstdiv,
      Q => cal2_state_FSM_FFd3_7274
    );
  cal2_state_FSM_FFd4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal2_state_FSM_FFd4_In,
      R => rstdiv,
      Q => cal2_state_FSM_FFd4_7276
    );
  cal2_state_FSM_FFd6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal2_state_FSM_FFd6_In,
      R => rstdiv,
      Q => cal2_state_FSM_FFd6_7280
    );
  cal2_state_FSM_FFd8 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal2_state_FSM_FFd8_In,
      R => rstdiv,
      Q => cal2_state_FSM_FFd8_7284
    );
  cal2_state_FSM_FFd9 : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => clkdiv,
      D => cal2_state_FSM_FFd9_In,
      S => rstdiv,
      Q => cal2_state_FSM_FFd9_7286
    );
  cal1_state_FSM_FFd3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal1_state_FSM_FFd3_In,
      R => rstdiv,
      Q => cal1_state_FSM_FFd3_7163
    );
  cal1_state_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal1_state_FSM_FFd1_In_7156,
      R => rstdiv,
      Q => cal1_state_FSM_FFd1_7155
    );
  cal1_state_FSM_FFd6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal1_state_FSM_FFd6_In,
      R => rstdiv,
      Q => cal1_state_FSM_FFd6_7169
    );
  cal1_state_FSM_FFd4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal1_state_FSM_FFd4_In,
      R => rstdiv,
      Q => cal1_state_FSM_FFd4_7165
    );
  cal1_state_FSM_FFd7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal1_state_FSM_FFd7_In,
      R => rstdiv,
      Q => cal1_state_FSM_FFd7_7171
    );
  cal1_state_FSM_FFd8 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal1_state_FSM_FFd8_In,
      R => rstdiv,
      Q => cal1_state_FSM_FFd8_7173
    );
  cal1_state_FSM_FFd10 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal1_state_FSM_FFd10_In_7158,
      R => rstdiv,
      Q => cal1_state_FSM_FFd10_7157
    );
  cal1_state_FSM_FFd11 : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => clkdiv,
      D => cal1_state_FSM_FFd11_In,
      S => rstdiv,
      Q => cal1_state_FSM_FFd11_7159
    );
  calib_rden_sel_mux0001_7_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rden_inc_8597,
      I1 => rden_mux(7),
      O => calib_rden_sel_mux0001(7)
    );
  calib_rden_sel_mux0001_6_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rden_inc_8597,
      I1 => rden_mux(6),
      O => calib_rden_sel_mux0001(6)
    );
  calib_rden_sel_mux0001_5_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rden_inc_8597,
      I1 => rden_mux(5),
      O => calib_rden_sel_mux0001(5)
    );
  calib_rden_sel_mux0001_4_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rden_inc_8597,
      I1 => rden_mux(4),
      O => calib_rden_sel_mux0001(4)
    );
  calib_rden_sel_mux0001_3_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rden_inc_8597,
      I1 => rden_mux(3),
      O => calib_rden_sel_mux0001(3)
    );
  calib_rden_sel_mux0001_2_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rden_inc_8597,
      I1 => rden_mux(2),
      O => calib_rden_sel_mux0001(2)
    );
  calib_rden_sel_mux0001_1_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rden_inc_8597,
      I1 => rden_mux(1),
      O => calib_rden_sel_mux0001(1)
    );
  calib_rden_sel_mux0001_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rden_inc_8597,
      I1 => rden_mux(0),
      O => calib_rden_sel_mux0001(0)
    );
  Mcount_idel_set_cnt_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => idel_set_cnt(1),
      I1 => idel_set_cnt(0),
      O => Result_1_62
    );
  Mcount_calib_rden_pipe_cnt_xor_1_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => calib_rden_pipe_cnt(1),
      I1 => calib_rden_pipe_cnt(0),
      O => Result_1_77
    );
  Mcount_cal4_window_cnt_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => cal4_window_cnt(1),
      I1 => cal4_window_cnt(0),
      O => Result_1_63
    );
  Mcount_cal2_idel_tap_cnt_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => cal2_idel_tap_cnt(1),
      I1 => cal2_idel_tap_cnt(0),
      O => Result_1_86
    );
  Mcount_cal1_window_cnt_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => cal1_window_cnt(1),
      I1 => cal1_window_cnt(0),
      O => Result_1_82
    );
  Madd_cal1_low_freq_idel_dec_add0000_Madd_xor_2_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => cal1_first_edge_tap_cnt(2),
      I1 => cal1_first_edge_tap_cnt(1),
      O => cal1_low_freq_idel_dec_add0000(2)
    );
  Result_1_851 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => cal1_dlyinc_dq_7063,
      I1 => cal1_idel_tap_cnt(0),
      I2 => cal1_idel_tap_cnt(1),
      O => Result_1_85
    );
  Result_1_641 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => cal4_dlyinc_gate_7325,
      I1 => cal4_idel_tap_cnt(0),
      I2 => cal4_idel_tap_cnt(1),
      O => Result_1_64
    );
  calib_rden_srl_a_mux0001_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_done(2),
      I1 => cal3_rden_srl_a(4),
      I2 => cal4_rden_srl_a(4),
      O => calib_rden_srl_a_mux0001(4)
    );
  calib_rden_srl_a_mux0001_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_done(2),
      I1 => cal3_rden_srl_a(3),
      I2 => cal4_rden_srl_a(3),
      O => calib_rden_srl_a_mux0001(3)
    );
  calib_rden_srl_a_mux0001_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_done(2),
      I1 => cal3_rden_srl_a(2),
      I2 => cal4_rden_srl_a(2),
      O => calib_rden_srl_a_mux0001(2)
    );
  calib_rden_srl_a_mux0001_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_done(2),
      I1 => cal3_rden_srl_a(1),
      I2 => cal4_rden_srl_a(1),
      O => calib_rden_srl_a_mux0001(1)
    );
  calib_rden_srl_a_mux0001_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_done(2),
      I1 => cal3_rden_srl_a(0),
      I2 => cal4_rden_srl_a(0),
      O => calib_rden_srl_a_mux0001(0)
    );
  Mcount_idel_set_cnt_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => idel_set_cnt(1),
      I1 => idel_set_cnt(2),
      I2 => idel_set_cnt(0),
      O => Result_2_62
    );
  Mcount_calib_rden_pipe_cnt_xor_2_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => calib_rden_pipe_cnt(2),
      I1 => calib_rden_pipe_cnt(1),
      I2 => calib_rden_pipe_cnt(0),
      O => Result_2_77
    );
  Mcount_cal4_window_cnt_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => cal4_window_cnt(0),
      I1 => cal4_window_cnt(2),
      I2 => cal4_window_cnt(1),
      O => Result_2_63
    );
  Mcount_cal2_idel_tap_cnt_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => cal2_idel_tap_cnt(0),
      I1 => cal2_idel_tap_cnt(2),
      I2 => cal2_idel_tap_cnt(1),
      O => Result_2_86
    );
  Mcount_cal1_window_cnt_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => cal1_window_cnt(0),
      I1 => cal1_window_cnt(2),
      I2 => cal1_window_cnt(1),
      O => Result_2_82
    );
  Madd_cal1_low_freq_idel_dec_add0000_Madd_xor_3_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => cal1_first_edge_tap_cnt(1),
      I1 => cal1_first_edge_tap_cnt(3),
      I2 => cal1_first_edge_tap_cnt(2),
      O => cal1_low_freq_idel_dec_add0000(3)
    );
  i_dlyrst_gate_6_mux00031 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => cal4_dlyrst_gate_7328,
      I1 => count_gate(2),
      I2 => count_gate(0),
      I3 => count_gate(1),
      O => i_dlyrst_gate_6_mux0003
    );
  i_dlyrst_gate_5_mux00031 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => count_gate(0),
      I1 => count_gate(2),
      I2 => count_gate(1),
      I3 => cal4_dlyrst_gate_7328,
      O => i_dlyrst_gate_5_mux0003
    );
  i_dlyrst_gate_4_mux00031 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => count_gate(0),
      I1 => cal4_dlyrst_gate_7328,
      I2 => count_gate(1),
      I3 => count_gate(2),
      O => i_dlyrst_gate_4_mux0003
    );
  i_dlyrst_gate_2_mux00031 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => count_gate(2),
      I1 => cal4_dlyrst_gate_7328,
      I2 => count_gate(0),
      I3 => count_gate(1),
      O => i_dlyrst_gate_2_mux0003
    );
  i_dlyrst_gate_1_mux00031 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => count_gate(2),
      I1 => count_gate(0),
      I2 => count_gate(1),
      I3 => cal4_dlyrst_gate_7328,
      O => i_dlyrst_gate_1_mux0003
    );
  i_dlyrst_gate_0_mux00031 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => cal4_dlyrst_gate_7328,
      I1 => count_gate(2),
      I2 => count_gate(0),
      I3 => count_gate(1),
      O => i_dlyrst_gate_0_mux0003
    );
  Mcount_calib_rden_pipe_cnt_xor_3_11 : LUT4
    generic map(
      INIT => X"CCC9"
    )
    port map (
      I0 => calib_rden_pipe_cnt(1),
      I1 => calib_rden_pipe_cnt(3),
      I2 => calib_rden_pipe_cnt(2),
      I3 => calib_rden_pipe_cnt(0),
      O => Result_3_76
    );
  Mcount_cal4_window_cnt_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => cal4_window_cnt(0),
      I1 => cal4_window_cnt(3),
      I2 => cal4_window_cnt(1),
      I3 => cal4_window_cnt(2),
      O => Result_3_62
    );
  Mcount_cal2_idel_tap_cnt_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => cal2_idel_tap_cnt(0),
      I1 => cal2_idel_tap_cnt(3),
      I2 => cal2_idel_tap_cnt(1),
      I3 => cal2_idel_tap_cnt(2),
      O => Result_3_85
    );
  Mcount_cal1_window_cnt_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => cal1_window_cnt(0),
      I1 => cal1_window_cnt(3),
      I2 => cal1_window_cnt(1),
      I3 => cal1_window_cnt(2),
      O => Result_3_81
    );
  Madd_cal1_low_freq_idel_dec_add0000_Madd_xor_4_11 : LUT4
    generic map(
      INIT => X"C999"
    )
    port map (
      I0 => cal1_first_edge_tap_cnt(3),
      I1 => cal1_first_edge_tap_cnt(4),
      I2 => cal1_first_edge_tap_cnt(1),
      I3 => cal1_first_edge_tap_cnt(2),
      O => cal1_low_freq_idel_dec_add0000(4)
    );
  Result_2_851 : LUT4
    generic map(
      INIT => X"7E81"
    )
    port map (
      I0 => cal1_dlyinc_dq_7063,
      I1 => cal1_idel_tap_cnt(0),
      I2 => cal1_idel_tap_cnt(1),
      I3 => cal1_idel_tap_cnt(2),
      O => Result_2_85
    );
  Result_2_641 : LUT4
    generic map(
      INIT => X"7E81"
    )
    port map (
      I0 => cal4_dlyinc_gate_7325,
      I1 => cal4_idel_tap_cnt(0),
      I2 => cal4_idel_tap_cnt(1),
      I3 => cal4_idel_tap_cnt(2),
      O => Result_2_64
    );
  rdd_mux_sel_mux0000_2_1 : LUT5
    generic map(
      INIT => X"B391A280"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_done(1),
      I1 => NlwRenamedSig_OI_i_calib_done(2),
      I2 => next_count_gate(2),
      I3 => count_rden(2),
      I4 => next_count_dqs(2),
      O => rdd_mux_sel_mux0000(2)
    );
  rdd_mux_sel_mux0000_1_1 : LUT5
    generic map(
      INIT => X"B391A280"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_done(1),
      I1 => NlwRenamedSig_OI_i_calib_done(2),
      I2 => next_count_gate(1),
      I3 => count_rden(1),
      I4 => next_count_dqs(1),
      O => rdd_mux_sel_mux0000(1)
    );
  rdd_mux_sel_mux0000_0_1 : LUT5
    generic map(
      INIT => X"B391A280"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_done(1),
      I1 => NlwRenamedSig_OI_i_calib_done(2),
      I2 => next_count_gate(0),
      I3 => count_rden(0),
      I4 => next_count_dqs(0),
      O => rdd_mux_sel_mux0000(0)
    );
  Mcount_calib_rden_pipe_cnt_xor_4_11 : LUT5
    generic map(
      INIT => X"CCCCCCC9"
    )
    port map (
      I0 => calib_rden_pipe_cnt(1),
      I1 => calib_rden_pipe_cnt(4),
      I2 => calib_rden_pipe_cnt(2),
      I3 => calib_rden_pipe_cnt(3),
      I4 => calib_rden_pipe_cnt(0),
      O => Result_4_75
    );
  Mcount_cal2_idel_tap_cnt_xor_4_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => cal2_idel_tap_cnt(0),
      I1 => cal2_idel_tap_cnt(4),
      I2 => cal2_idel_tap_cnt(1),
      I3 => cal2_idel_tap_cnt(2),
      I4 => cal2_idel_tap_cnt(3),
      O => Result_4_83
    );
  Madd_cal1_low_freq_idel_dec_add0000_Madd_xor_5_11 : LUT5
    generic map(
      INIT => X"66666AAA"
    )
    port map (
      I0 => cal1_first_edge_tap_cnt(5),
      I1 => cal1_first_edge_tap_cnt(4),
      I2 => cal1_first_edge_tap_cnt(1),
      I3 => cal1_first_edge_tap_cnt(2),
      I4 => cal1_first_edge_tap_cnt(3),
      O => cal1_low_freq_idel_dec_add0000(5)
    );
  Result_3_841 : LUT5
    generic map(
      INIT => X"7FFE8001"
    )
    port map (
      I0 => cal1_dlyinc_dq_7063,
      I1 => cal1_idel_tap_cnt(0),
      I2 => cal1_idel_tap_cnt(1),
      I3 => cal1_idel_tap_cnt(2),
      I4 => cal1_idel_tap_cnt(3),
      O => Result_3_84
    );
  Result_3_631 : LUT5
    generic map(
      INIT => X"7FFE8001"
    )
    port map (
      I0 => cal4_dlyinc_gate_7325,
      I1 => cal4_idel_tap_cnt(0),
      I2 => cal4_idel_tap_cnt(1),
      I3 => cal4_idel_tap_cnt(2),
      I4 => cal4_idel_tap_cnt(3),
      O => Result_3_63
    );
  count_rden_mux0000_1_1 : LUT6
    generic map(
      INIT => X"FADAA8A8AAAAA8A8"
    )
    port map (
      I0 => count_rden(1),
      I1 => cal3_state_FSM_FFd1_7311,
      I2 => cal3_state_FSM_FFd2_7313,
      I3 => count_rden(2),
      I4 => cal3_state_FSM_FFd3_7315,
      I5 => count_rden(0),
      O => count_rden_mux0000(1)
    );
  Mcount_cal2_idel_tap_cnt_xor_5_11 : LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      I0 => cal2_idel_tap_cnt(0),
      I1 => cal2_idel_tap_cnt(5),
      I2 => cal2_idel_tap_cnt(1),
      I3 => cal2_idel_tap_cnt(2),
      I4 => cal2_idel_tap_cnt(3),
      I5 => cal2_idel_tap_cnt(4),
      O => Result_5_82
    );
  Result_4_821 : LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
    port map (
      I0 => cal1_dlyinc_dq_7063,
      I1 => cal1_idel_tap_cnt(0),
      I2 => cal1_idel_tap_cnt(1),
      I3 => cal1_idel_tap_cnt(2),
      I4 => cal1_idel_tap_cnt(3),
      I5 => cal1_idel_tap_cnt(4),
      O => Result_4_82
    );
  Result_4_621 : LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
    port map (
      I0 => cal4_dlyinc_gate_7325,
      I1 => cal4_idel_tap_cnt(0),
      I2 => cal4_idel_tap_cnt(1),
      I3 => cal4_idel_tap_cnt(2),
      I4 => cal4_idel_tap_cnt(3),
      I5 => cal4_idel_tap_cnt(4),
      O => Result_4_62
    );
  cal1_idel_max_tap_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cal1_state_FSM_FFd1_7155,
      I1 => cal1_idel_max_tap_we_7129,
      O => cal1_idel_max_tap_and0000
    );
  idel_set_wait_and0000_inv1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => idel_set_cnt(1),
      I1 => idel_set_cnt(2),
      I2 => idel_set_cnt(0),
      O => idel_set_wait_and0000_inv
    );
  cal4_stable_window_not00011 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => cal4_state_FSM_FFd5_7385,
      I1 => cal4_seek_left_7372,
      I2 => cal4_window_cnt(0),
      I3 => cal4_window_cnt(1),
      I4 => cal4_window_cnt(2),
      I5 => cal4_window_cnt(3),
      O => cal4_stable_window_not0001
    );
  cal4_idel_max_tap_mux00021 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cal4_idel_tap_cnt(5),
      I1 => N1561,
      O => cal4_idel_max_tap_mux0002
    );
  cal4_idel_bit_tap_mux00022 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => N1561,
      I1 => cal4_idel_tap_cnt(5),
      O => cal4_idel_bit_tap_mux0002
    );
  cal1_idel_dec_cnt_mux0001_0_41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_found_second_edge_7077,
      O => N164
    );
  i_dlyinc_dq_0_cmp_eq000011 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => count_dq(5),
      I1 => count_dq(3),
      I2 => count_dq(4),
      O => N174
    );
  i_dlyce_dq_48_cmp_eq000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_dq(4),
      I1 => count_dq(5),
      I2 => count_dq(3),
      O => N169
    );
  i_dlyce_dq_40_cmp_eq000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_dq(5),
      I1 => count_dq(3),
      I2 => count_dq(4),
      O => N168
    );
  i_dlyce_dq_32_cmp_eq000021 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => count_dq(5),
      I1 => count_dq(3),
      I2 => count_dq(4),
      O => N170
    );
  i_dlyce_dq_24_cmp_eq000021 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_dq(4),
      I1 => count_dq(3),
      I2 => count_dq(5),
      O => N171
    );
  i_dlyce_dq_16_cmp_eq000031 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => count_dq(4),
      I1 => count_dq(5),
      I2 => count_dq(3),
      O => N173
    );
  i_dlyce_dq_16_cmp_eq000011 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => count_dq(0),
      I1 => count_dq(1),
      I2 => count_dq(2),
      O => N120
    );
  i_dlyce_dq_10_cmp_eq000031 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => count_dq(3),
      I1 => count_dq(5),
      I2 => count_dq(4),
      O => N172
    );
  count_rden_mux0000_2_11 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => count_rden(0),
      I1 => count_rden(1),
      I2 => count_rden(2),
      O => N136
    );
  Madd_cal1_idel_inc_cnt_addsub0000_cy_3_11 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => cal1_idel_inc_cnt(3),
      I1 => cal1_idel_inc_cnt(2),
      I2 => cal1_idel_inc_cnt(0),
      I3 => cal1_idel_inc_cnt(1),
      O => Madd_cal1_idel_inc_cnt_addsub0000_cy(3)
    );
  cal4_idel_bit_tap_mux000211 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => cal4_idel_tap_cnt(2),
      I1 => cal4_idel_tap_cnt(3),
      I2 => cal4_idel_tap_cnt(4),
      I3 => cal4_idel_tap_cnt(0),
      I4 => cal4_idel_tap_cnt(1),
      I5 => cal4_dlyinc_gate_7325,
      O => N1561
    );
  cal1_idel_tap_limit_hit_mux0002_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => cal1_dlyinc_dq_7063,
      I1 => cal1_idel_tap_cnt(0),
      O => N01
    );
  cal1_idel_tap_limit_hit_mux0002 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => cal1_idel_tap_cnt(2),
      I1 => cal1_idel_tap_cnt(4),
      I2 => cal1_idel_tap_cnt(3),
      I3 => N01,
      I4 => cal1_idel_tap_cnt(1),
      I5 => cal1_idel_tap_cnt(5),
      O => cal1_idel_tap_limit_hit_mux0002_7139
    );
  cal4_idel_max_tap_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => cal4_state_FSM_FFd7_7389,
      I1 => cal4_dlyrst_gate_7328,
      O => cal4_idel_max_tap_or0000
    );
  i_dlyinc_gate_6_or00001 : LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
    port map (
      I0 => rstdiv,
      I1 => count_gate(2),
      I2 => count_gate(1),
      I3 => cal4_dlyce_gate_7323,
      I4 => count_gate(0),
      O => i_dlyinc_gate_6_or0000
    );
  i_dlyinc_gate_5_or00001 : LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
    port map (
      I0 => count_gate(1),
      I1 => count_gate(2),
      I2 => count_gate(0),
      I3 => cal4_dlyce_gate_7323,
      I4 => rstdiv,
      O => i_dlyinc_gate_5_or0000
    );
  i_dlyinc_gate_4_or00001 : LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
    port map (
      I0 => count_gate(2),
      I1 => count_gate(1),
      I2 => count_gate(0),
      I3 => cal4_dlyce_gate_7323,
      I4 => rstdiv,
      O => i_dlyinc_gate_4_or0000
    );
  i_dlyinc_gate_2_or00001 : LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
    port map (
      I0 => count_gate(1),
      I1 => rstdiv,
      I2 => count_gate(0),
      I3 => cal4_dlyce_gate_7323,
      I4 => count_gate(2),
      O => i_dlyinc_gate_2_or0000
    );
  i_dlyinc_gate_1_or00001 : LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
    port map (
      I0 => count_gate(0),
      I1 => count_gate(1),
      I2 => rstdiv,
      I3 => cal4_dlyce_gate_7323,
      I4 => count_gate(2),
      O => i_dlyinc_gate_1_or0000
    );
  i_dlyinc_gate_0_or00001 : LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => count_gate(1),
      I1 => count_gate(2),
      I2 => count_gate(0),
      I3 => cal4_dlyce_gate_7323,
      I4 => rstdiv,
      O => i_dlyinc_gate_0_or0000
    );
  i_dlyinc_dqs_0_or00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dqs(0),
      I3 => count_dqs(1),
      I4 => count_dqs(2),
      I5 => rstdiv,
      O => i_dlyinc_dqs_0_or0000
    );
  i_dlyce_dqs_7_or00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => count_dqs(2),
      I2 => count_dqs(0),
      I3 => count_dqs(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => rstdiv,
      O => i_dlyce_dqs_7_or0000
    );
  i_dlyce_dqs_6_or00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => count_dqs(2),
      I2 => count_dqs(0),
      I3 => count_dqs(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => rstdiv,
      O => i_dlyce_dqs_6_or0000
    );
  i_dlyce_dqs_5_or00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => count_dqs(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dqs(0),
      I4 => count_dqs(1),
      I5 => rstdiv,
      O => i_dlyce_dqs_5_or0000
    );
  i_dlyce_dqs_4_or00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => count_dqs(1),
      I2 => count_dqs(0),
      I3 => count_dqs(2),
      I4 => cal1_dlyce_dq_7060,
      I5 => rstdiv,
      O => i_dlyce_dqs_4_or0000
    );
  i_dlyce_dqs_3_or00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => count_dqs(0),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dqs(1),
      I4 => count_dqs(2),
      I5 => rstdiv,
      O => i_dlyce_dqs_3_or0000
    );
  i_dlyce_dqs_2_or00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => count_dqs(0),
      I2 => count_dqs(2),
      I3 => count_dqs(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => rstdiv,
      O => i_dlyce_dqs_2_or0000
    );
  i_dlyce_dqs_1_or00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dqs(2),
      I3 => count_dqs(0),
      I4 => count_dqs(1),
      I5 => rstdiv,
      O => i_dlyce_dqs_1_or0000
    );
  cal3_state_cmp_eq00011 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => calib_rden_pipe_cnt(2),
      I1 => calib_rden_pipe_cnt(3),
      I2 => calib_rden_pipe_cnt(4),
      I3 => calib_rden_pipe_cnt(1),
      I4 => calib_rden_pipe_cnt(0),
      O => cal3_state_cmp_eq0001
    );
  cal1_dqs_dq_init_phase_mux00001 : LUT6
    generic map(
      INIT => X"EEAAEAEAEE20E2E0"
    )
    port map (
      I0 => cal1_dqs_dq_init_phase_7065,
      I1 => cal1_found_window_7079,
      I2 => cal1_state_FSM_FFd8_7173,
      I3 => cal1_state_FSM_FFd5_7167,
      I4 => cal1_found_rising_7075,
      I5 => N62,
      O => cal1_dqs_dq_init_phase_mux0000
    );
  Madd_cal1_bit_time_tap_cnt_add0000_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Madd_cal1_bit_time_tap_cnt_add0000_lut(1),
      I1 => Madd_cal1_bit_time_tap_cnt_add0000_cy(0),
      O => cal1_bit_time_tap_cnt_add0000(1)
    );
  Madd_cal1_bit_time_tap_cnt_add0000_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => Madd_cal1_bit_time_tap_cnt_add0000_cy(0),
      I1 => Madd_cal1_bit_time_tap_cnt_add0000_lut(2),
      I2 => Madd_cal1_bit_time_tap_cnt_add0000_lut(1),
      O => cal1_bit_time_tap_cnt_add0000(2)
    );
  gate_dly_0_mux0000111 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => cal4_state_FSM_FFd8_7391,
      I1 => calib_start(3),
      O => N1741
    );
  i_dlyce_dq_56_cmp_eq000011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => count_dq(5),
      I1 => count_dq(3),
      I2 => count_dq(4),
      O => N167
    );
  cal1_state_FSM_FFd4_In1 : LUT4
    generic map(
      INIT => X"F020"
    )
    port map (
      I0 => cal1_first_edge_done_7067,
      I1 => cal1_detect_edge_or0001,
      I2 => cal1_state_FSM_FFd5_7167,
      I3 => cal1_idel_tap_limit_hit_7138,
      O => cal1_state_FSM_FFd4_In
    );
  cal4_dlyinc_gate_mux00022 : LUT5
    generic map(
      INIT => X"8888F888"
    )
    port map (
      I0 => N190,
      I1 => N47,
      I2 => cal4_idel_adj_inc_7352,
      I3 => cal4_state_FSM_FFd3_7381,
      I4 => cal4_dlyinc_gate_or0000,
      O => cal4_dlyinc_gate_mux0002
    );
  cal4_dlyinc_gate_mux000211 : LUT5
    generic map(
      INIT => X"080C191D"
    )
    port map (
      I0 => cal4_data_good,
      I1 => cal4_seek_left_7372,
      I2 => cal4_idel_max_tap_7356,
      I3 => cal4_stable_window_7374,
      I4 => cal4_idel_bit_tap_7354,
      O => N47
    );
  Msub_cal2_idel_tap_limit_hit_addsub0000_xor_4_11 : LUT5
    generic map(
      INIT => X"CCCCCCC9"
    )
    port map (
      I0 => cal2_idel_tap_limit(1),
      I1 => cal2_idel_tap_limit(4),
      I2 => cal2_idel_tap_limit(2),
      I3 => cal2_idel_tap_limit(3),
      I4 => cal2_idel_tap_limit(0),
      O => cal2_idel_tap_limit_hit_addsub0000(4)
    );
  next_count_gate_mux0000_0_111 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => cal4_state_FSM_FFd6_7387,
      I1 => cal4_state_FSM_FFd7_7389,
      I2 => cal4_state_FSM_FFd4_7383,
      I3 => cal4_state_FSM_FFd5_7385,
      I4 => cal4_state_FSM_FFd1_7377,
      I5 => cal4_state_FSM_FFd2_7379,
      O => N66
    );
  gate_dly_0_mux000011 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => N1741,
      I1 => cal4_state_FSM_FFd7_7389,
      I2 => cal4_state_FSM_FFd4_7383,
      I3 => cal4_state_FSM_FFd5_7385,
      I4 => cal4_state_FSM_FFd1_7377,
      I5 => cal4_state_FSM_FFd3_7381,
      O => N0
    );
  calib_done_tmp_1_mux000012 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
    port map (
      I0 => cal2_state_FSM_FFd6_7280,
      I1 => cal2_state_FSM_FFd9_7286,
      I2 => calib_start(1),
      I3 => cal2_state_FSM_FFd3_7274,
      I4 => N65,
      I5 => cal2_state_FSM_FFd8_7284,
      O => N18
    );
  cal3_rden_srl_a_mux0000_0_11 : LUT6
    generic map(
      INIT => X"0020202020202020"
    )
    port map (
      I0 => cal3_data_valid,
      I1 => cal3_match_found,
      I2 => cal3_state_FSM_FFd1_7311,
      I3 => Madd_cal3_rden_srl_a_addsub0000_cy(2),
      I4 => cal3_rden_srl_a(3),
      I5 => cal3_rden_srl_a(4),
      O => N123
    );
  cal1_state_cmp_eq00001 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => cal1_idel_inc_cnt(0),
      I1 => cal1_idel_inc_cnt(1),
      I2 => cal1_idel_inc_cnt(2),
      I3 => cal1_idel_inc_cnt(3),
      I4 => cal1_idel_inc_cnt(4),
      I5 => cal1_idel_inc_cnt(5),
      O => cal1_state_cmp_eq0000
    );
  cal3_rden_srl_a_mux0000_0_1 : LUT6
    generic map(
      INIT => X"EFEFEFEFEEE4EEEE"
    )
    port map (
      I0 => cal3_rden_srl_a(0),
      I1 => N123,
      I2 => cal3_state_FSM_FFd2_7313,
      I3 => N85,
      I4 => cal3_state_FSM_FFd1_7311,
      I5 => cal3_state_FSM_FFd3_7315,
      O => cal3_rden_srl_a_mux0000(0)
    );
  Madd_cal1_bit_time_tap_cnt_add0000_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => Madd_cal1_bit_time_tap_cnt_add0000_cy(0),
      I1 => Madd_cal1_bit_time_tap_cnt_add0000_lut(3),
      I2 => Madd_cal1_bit_time_tap_cnt_add0000_lut(1),
      I3 => Madd_cal1_bit_time_tap_cnt_add0000_lut(2),
      O => cal1_bit_time_tap_cnt_add0000(3)
    );
  i_calib_done_2_mux0000111 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => cal3_state_FSM_FFd1_7311,
      I1 => cal3_state_FSM_FFd3_7315,
      O => N1381
    );
  Mmult_calib_rden_dly_mult0000_ff_151 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => count_gate(0),
      I1 => count_gate(1),
      O => Madd_next_count_gate_addsub0000_cy(1)
    );
  cal4_data_match_stgd_not0001_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rdd_fall_q2_8444,
      I1 => rdd_fall_q1_r1_8443,
      O => N101
    );
  cal4_data_match_not0001_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => rdd_rise_q2_8464,
      I1 => rdd_fall_q2_8444,
      O => N12
    );
  Madd_cal1_bit_time_tap_cnt_add0000_xor_4_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => Madd_cal1_bit_time_tap_cnt_add0000_cy(0),
      I1 => Madd_cal1_bit_time_tap_cnt_add0000_lut(4),
      I2 => Madd_cal1_bit_time_tap_cnt_add0000_lut(1),
      I3 => Madd_cal1_bit_time_tap_cnt_add0000_lut(2),
      I4 => Madd_cal1_bit_time_tap_cnt_add0000_lut(3),
      O => cal1_bit_time_tap_cnt_add0000(4)
    );
  Madd_cal1_bit_time_tap_cnt_add0000_xor_5_11 : LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      I0 => Madd_cal1_bit_time_tap_cnt_add0000_cy(0),
      I1 => Madd_cal1_bit_time_tap_cnt_add0000_lut(5),
      I2 => Madd_cal1_bit_time_tap_cnt_add0000_lut(1),
      I3 => Madd_cal1_bit_time_tap_cnt_add0000_lut(2),
      I4 => Madd_cal1_bit_time_tap_cnt_add0000_lut(3),
      I5 => Madd_cal1_bit_time_tap_cnt_add0000_lut(4),
      O => cal1_bit_time_tap_cnt_add0000(5)
    );
  gate_srl_in : LUT6
    generic map(
      INIT => X"0000010000000101"
    )
    port map (
      I0 => calib_init_gate_pulse_r1_7414,
      I1 => calib_init_gate_pulse_r_7413,
      I2 => calib_ctrl_gate_pulse_r_7401,
      I3 => ctrl_rden,
      I4 => N146,
      I5 => calib_ctrl_rden_negedge_r_7403,
      O => gate_srl_in_7738
    );
  Madd_next_count_dq_addsub0000_cy_2_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => count_dq(2),
      I1 => count_dq(0),
      I2 => count_dq(1),
      O => Madd_next_count_dq_addsub0000_cy(2)
    );
  calib_done_tmp_1_mux0000111 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => cal2_state_FSM_FFd1_7270,
      I1 => cal2_state_FSM_FFd2_7272,
      I2 => cal2_state_FSM_FFd5_7278,
      I3 => cal2_state_FSM_FFd7_7282,
      I4 => cal2_state_FSM_FFd4_7276,
      O => N65
    );
  cal2_state_cmp_eq00001 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => cal2_idel_dec_cnt(5),
      I1 => cal2_idel_dec_cnt(1),
      I2 => cal2_idel_dec_cnt(0),
      I3 => cal2_idel_dec_cnt(2),
      I4 => cal2_idel_dec_cnt(3),
      I5 => cal2_idel_dec_cnt(4),
      O => cal2_state_cmp_eq0000
    );
  cal2_rd_data_last_valid_pos_mux00001 : LUT6
    generic map(
      INIT => X"AAAAAAA8FAFAFAF8"
    )
    port map (
      I0 => cal2_rd_data_last_valid_pos_7240,
      I1 => N65,
      I2 => cal2_state_FSM_FFd6_7280,
      I3 => cal2_state_FSM_FFd9_7286,
      I4 => cal2_state_FSM_FFd3_7274,
      I5 => cal2_detect_edge,
      O => cal2_rd_data_last_valid_pos_mux0000
    );
  Msub_cal2_idel_tap_limit_hit_addsub0000_xor_5_11 : LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCC9"
    )
    port map (
      I0 => cal2_idel_tap_limit(1),
      I1 => cal2_idel_tap_limit(5),
      I2 => cal2_idel_tap_limit(2),
      I3 => cal2_idel_tap_limit(3),
      I4 => cal2_idel_tap_limit(4),
      I5 => cal2_idel_tap_limit(0),
      O => cal2_idel_tap_limit_hit_addsub0000(5)
    );
  cal1_data_chk_last_mux0000_0_11_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cal1_state_FSM_FFd6_7169,
      I1 => cal1_state_FSM_FFd9_7175,
      I2 => cal1_state_FSM_FFd11_7159,
      O => N181
    );
  cal1_data_chk_last_mux0000_0_11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_state_FSM_FFd1_7155,
      I2 => cal1_state_FSM_FFd2_7161,
      I3 => cal1_state_FSM_FFd3_7163,
      I4 => cal1_state_FSM_FFd7_7171,
      I5 => N181,
      O => N62
    );
  cal4_state_FSM_FFd3_In_SW0 : LUT6
    generic map(
      INIT => X"F030A020F0F0A0A0"
    )
    port map (
      I0 => cal4_idel_adj_cnt(5),
      I1 => cal4_state_cmp_eq0002,
      I2 => cal4_state_FSM_FFd3_7381,
      I3 => cal4_dlyinc_gate_7325,
      I4 => Msub_cal4_idel_adj_cnt_addsub0000_cy(4),
      I5 => cal4_dlyce_gate_7323,
      O => N20
    );
  cal2_idel_tap_limit_hit_cmp_eq00006103 : LUT6
    generic map(
      INIT => X"6006000000006006"
    )
    port map (
      I0 => cal2_idel_tap_limit(0),
      I1 => cal2_idel_tap_cnt(0),
      I2 => cal2_idel_tap_cnt(4),
      I3 => cal2_idel_tap_limit_hit_addsub0000(4),
      I4 => cal2_idel_tap_cnt(5),
      I5 => cal2_idel_tap_limit_hit_addsub0000(5),
      O => cal2_idel_tap_limit_hit_cmp_eq00006103_7232
    );
  cal2_idel_tap_limit_hit_cmp_eq00006104 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cal2_idel_tap_limit_hit_cmp_eq0000649_7233,
      I1 => cal2_idel_tap_limit_hit_cmp_eq00006103_7232,
      O => cal2_idel_tap_limit_hit_cmp_eq0000
    );
  calib_rden_pipe_cnt_and0000_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => cal4_state_FSM_FFd3_7381,
      I1 => cal4_state_FSM_FFd8_7391,
      I2 => cal4_state_FSM_FFd1_7377,
      I3 => cal4_state_FSM_FFd7_7389,
      O => N22
    );
  calib_rden_pipe_cnt_and0000 : LUT6
    generic map(
      INIT => X"CFCFCFCFCFCFCF8A"
    )
    port map (
      I0 => cal4_state_FSM_FFd5_7385,
      I1 => N1381,
      I2 => cal3_state_FSM_FFd2_7313,
      I3 => cal4_state_FSM_FFd2_7379,
      I4 => cal4_state_FSM_FFd4_7383,
      I5 => N22,
      O => calib_rden_pipe_cnt_and0000_7520
    );
  cal2_rd_data_fall_last_pos_not00011 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => cal2_state_FSM_FFd6_7280,
      I1 => rstdiv,
      I2 => cal2_detect_edge,
      O => cal2_rd_data_fall_last_pos_not0001
    );
  rden_mux_1_cmp_eq00005_SW0 : LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => rden_dly_0(3),
      I1 => cal3_rden_srl_a(3),
      I2 => rden_dly_0(4),
      I3 => cal3_rden_srl_a(4),
      I4 => cal3_rden_srl_a(0),
      I5 => rden_dly_0(0),
      O => N241
    );
  rden_mux_1_cmp_eq00005 : LUT5
    generic map(
      INIT => X"00008421"
    )
    port map (
      I0 => rden_dly_0(2),
      I1 => rden_dly_0(1),
      I2 => cal3_rden_srl_a(2),
      I3 => cal3_rden_srl_a(1),
      I4 => N241,
      O => rden_mux_1_cmp_eq0000
    );
  cal1_idel_dec_cnt_mux0002_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_idel_dec_cnt(5),
      I2 => cal1_bit_time_tap_cnt(5),
      O => cal1_idel_dec_cnt_mux0002(5)
    );
  cal1_idel_inc_cnt_mux0000_0_111 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_state_FSM_FFd2_7161,
      I2 => N1531,
      O => N75
    );
  Msub_cal3_rden_dly_xor_3_11 : LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      I0 => cal3_rden_srl_a(2),
      I1 => cal3_rden_srl_a(3),
      I2 => cal3_rden_srl_a(1),
      O => cal3_rden_dly(3)
    );
  count_dqs_mux0000_0_111 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => cal2_state_FSM_FFd8_7284,
      I1 => cal2_state_FSM_FFd7_7282,
      I2 => cal2_state_FSM_FFd4_7276,
      I3 => cal2_state_FSM_FFd1_7270,
      O => N1421
    );
  cal1_idel_dec_cnt_or000012 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => cal1_state_FSM_FFd10_7157,
      I1 => cal1_state_FSM_FFd9_7175,
      I2 => cal1_state_FSM_FFd1_7155,
      I3 => N1531,
      O => N1411
    );
  cal1_bit_time_tap_cnt_not00011 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => cal1_idel_tap_limit_hit_7138,
      I1 => cal1_first_edge_done_7067,
      I2 => cal1_detect_edge_or0001,
      I3 => cal1_state_FSM_FFd5_7167,
      O => cal1_bit_time_tap_cnt_not0001
    );
  Msub_cal3_rden_dly_xor_4_11 : LUT4
    generic map(
      INIT => X"C999"
    )
    port map (
      I0 => cal3_rden_srl_a(3),
      I1 => cal3_rden_srl_a(4),
      I2 => cal3_rden_srl_a(1),
      I3 => cal3_rden_srl_a(2),
      O => cal3_rden_dly(4)
    );
  next_count_gate_mux0000_2_1 : LUT5
    generic map(
      INIT => X"8888F888"
    )
    port map (
      I0 => next_count_gate(0),
      I1 => N9,
      I2 => cal4_dlyinc_gate_or0000,
      I3 => cal4_state_FSM_FFd3_7381,
      I4 => count_gate(0),
      O => next_count_gate_mux0000(2)
    );
  calib_done_tmp_0_mux000011 : LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => cal1_state_FSM_FFd2_7161,
      I1 => cal1_state_FSM_FFd4_7165,
      I2 => cal1_state_FSM_FFd11_7159,
      I3 => calib_start(0),
      I4 => N1411,
      O => N16
    );
  cal1_idel_inc_cnt_mux0000_0_11 : LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
    port map (
      I0 => N75,
      I1 => cal1_state_FSM_FFd11_7159,
      I2 => cal1_state_cmp_eq0000,
      I3 => cal1_state_FSM_FFd9_7175,
      I4 => cal1_state_FSM_FFd1_7155,
      O => N6
    );
  cal1_idel_dec_cnt_or0000111 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => cal1_state_FSM_FFd7_7171,
      I1 => cal1_state_FSM_FFd3_7163,
      I2 => cal1_state_FSM_FFd8_7173,
      I3 => cal1_state_FSM_FFd5_7167,
      I4 => cal1_state_FSM_FFd6_7169,
      O => N1531
    );
  cal1_data_chk_last_mux0000_0_21 : LUT5
    generic map(
      INIT => X"AABA2030"
    )
    port map (
      I0 => cal1_detect_edge_or0001,
      I1 => cal1_idel_tap_limit_hit_7138,
      I2 => cal1_state_FSM_FFd5_7167,
      I3 => cal1_first_edge_done_7067,
      I4 => cal1_state_FSM_FFd8_7173,
      O => N64
    );
  cal1_idel_inc_cnt_mux0000_4_1 : LUT5
    generic map(
      INIT => X"BAAA1020"
    )
    port map (
      I0 => cal1_idel_inc_cnt(4),
      I1 => cal1_state_cmp_eq0000,
      I2 => cal1_state_FSM_FFd9_7175,
      I3 => Madd_cal1_idel_inc_cnt_addsub0000_cy(3),
      I4 => N6,
      O => cal1_idel_inc_cnt_mux0000(4)
    );
  next_count_gate_mux0000_1_1 : LUT6
    generic map(
      INIT => X"FFFF088008800880"
    )
    port map (
      I0 => cal4_dlyinc_gate_or0000,
      I1 => cal4_state_FSM_FFd3_7381,
      I2 => count_gate(0),
      I3 => count_gate(1),
      I4 => N9,
      I5 => next_count_gate(1),
      O => next_count_gate_mux0000(1)
    );
  cal3_rden_srl_a_mux0000_4_1 : LUT6
    generic map(
      INIT => X"DAD8AA888A88AA88"
    )
    port map (
      I0 => cal3_rden_srl_a(4),
      I1 => N1221,
      I2 => cal3_rden_srl_a(3),
      I3 => cal3_state_FSM_FFd1_7311,
      I4 => Madd_cal3_rden_srl_a_addsub0000_cy(2),
      I5 => N123,
      O => cal3_rden_srl_a_mux0000(4)
    );
  cal1_idel_inc_cnt_mux0000_3_1 : LUT6
    generic map(
      INIT => X"EAAAAAAA48888888"
    )
    port map (
      I0 => cal1_idel_inc_cnt(3),
      I1 => cal1_state_FSM_FFd9_7175,
      I2 => cal1_idel_inc_cnt(0),
      I3 => cal1_idel_inc_cnt(1),
      I4 => cal1_idel_inc_cnt(2),
      I5 => N6,
      O => cal1_idel_inc_cnt_mux0000(3)
    );
  cal4_gate_srl_a_mux0000_0_1_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => cal4_idel_bit_tap_7354,
      I1 => cal4_seek_left_7372,
      O => N26
    );
  cal4_gate_srl_a_mux0000_0_1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFCFCFCF8"
    )
    port map (
      I0 => cal4_data_good,
      I1 => cal4_state_FSM_FFd5_7385,
      I2 => N77,
      I3 => cal4_state_cmp_eq0000,
      I4 => N26,
      I5 => cal4_state_FSM_FFd3_7381,
      O => N3
    );
  cal1_first_edge_done_mux0000_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => cal1_state_FSM_FFd10_7157,
      I1 => N62,
      O => N281
    );
  cal1_first_edge_done_mux0000 : LUT6
    generic map(
      INIT => X"F8F8F8F8F8A8A8A8"
    )
    port map (
      I0 => cal1_state_FSM_FFd5_7167,
      I1 => cal1_found_window_7079,
      I2 => cal1_first_edge_done_7067,
      I3 => cal1_state_FSM_FFd8_7173,
      I4 => cal1_detect_edge_or0001,
      I5 => N281,
      O => cal1_first_edge_done_mux0000_7068
    );
  cal4_idel_adj_cnt_mux0000_5_SW0 : LUT6
    generic map(
      INIT => X"AAAAAFAAAA88AD88"
    )
    port map (
      I0 => cal4_idel_adj_cnt(5),
      I1 => N66,
      I2 => cal4_dlyinc_gate_or0000,
      I3 => cal4_state_FSM_FFd3_7381,
      I4 => Msub_cal4_idel_adj_cnt_addsub0000_cy(4),
      I5 => cal4_state_FSM_FFd8_7391,
      O => N48
    );
  cal3_data_match_stgd_not00018 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => rdd_fall_q1_bit1_r_8439,
      I1 => rdd_rise_q1_r_8462,
      I2 => rdd_fall_q1_r1_8443,
      I3 => rdd_rise_q2_r_8469,
      I4 => rdd_fall_q2_bit1_r_8447,
      O => cal3_data_match_stgd_not00018_7295
    );
  cal3_data_match_stgd_not000139 : LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => rdd_rise_q1_r1_8463,
      I1 => rdd_fall_q2_r_8449,
      I2 => rdd_rise_q2_bit1_8465,
      I3 => rdd_rise_q1_bit1_r_8459,
      I4 => rdd_rise_q2_bit1_r_8467,
      O => cal3_data_match_stgd_not000139_7294
    );
  cal3_data_match_not00018 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => rdd_fall_q2_bit1_8445,
      I1 => rdd_rise_q2_8464,
      I2 => rdd_fall_q2_r_8449,
      I3 => rdd_rise_q1_r_8462,
      I4 => rdd_fall_q1_bit1_r_8439,
      O => cal3_data_match_not00018_7291
    );
  cal3_data_match_not000139 : LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => rdd_rise_q2_r_8469,
      I1 => rdd_fall_q1_r_8442,
      I2 => rdd_rise_q1_bit1_8457,
      I3 => rdd_rise_q2_bit1_8465,
      I4 => rdd_rise_q1_bit1_r_8459,
      O => cal3_data_match_not000139_7290
    );
  cal1_idel_dec_cnt_mux0002_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_idel_dec_cnt(4),
      I2 => cal1_bit_time_tap_cnt(4),
      O => cal1_idel_dec_cnt_mux0002(4)
    );
  next_count_dq_5_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => next_count_dq(5),
      I1 => Mmux_cal1_data_chk_r_varindex0000_5_f7_6767,
      I2 => Mmux_cal1_data_chk_r_varindex0000_6_f7_6769,
      O => cal1_data_chk_r_varindex0000
    );
  next_count_dq_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => next_count_dq(5),
      I1 => Mmux_cal1_data_chk_r_varindex0001_5_f7_6789,
      I2 => Mmux_cal1_data_chk_r_varindex0001_6_f7_6791,
      O => cal1_data_chk_r_varindex0001
    );
  calib_rden_dly_12_mux000011 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => count_rden(0),
      I1 => count_rden(1),
      O => N89
    );
  cal3_state_cmp_eq000011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => cal3_rden_srl_a(1),
      I1 => cal3_rden_srl_a(0),
      I2 => cal3_rden_srl_a(2),
      O => Madd_cal3_rden_srl_a_addsub0000_cy(2)
    );
  cal3_match_found_or00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => calib_rden_valid_7555,
      I1 => cal3_data_match_7289,
      I2 => calib_rden_valid_stgd_7556,
      I3 => cal3_data_match_stgd_7293,
      O => cal3_match_found
    );
  next_count_dqs_mux0000_0_21 : LUT4
    generic map(
      INIT => X"F8A8"
    )
    port map (
      I0 => cal2_state_FSM_FFd3_7274,
      I1 => cal2_idel_tap_limit_hit_7228,
      I2 => cal2_detect_edge,
      I3 => cal2_state_FSM_FFd6_7280,
      O => N61
    );
  cal4_idel_adj_cnt_mux0000_0_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => cal4_idel_adj_cnt(0),
      I1 => N4,
      I2 => cal4_state_FSM_FFd3_7381,
      I3 => cal4_dlyinc_gate_or0000,
      O => cal4_idel_adj_cnt_mux0000(0)
    );
  cal4_state_cmp_eq00001 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => cal4_gate_srl_a(0),
      I1 => cal4_gate_srl_a(1),
      I2 => cal4_gate_srl_a(2),
      I3 => cal4_gate_srl_a(3),
      I4 => cal4_gate_srl_a(4),
      O => cal4_state_cmp_eq0000
    );
  cal4_dlyinc_gate_or00001 : LUT5
    generic map(
      INIT => X"202020FF"
    )
    port map (
      I0 => cal4_dlyce_gate_7323,
      I1 => cal4_dlyinc_gate_7325,
      I2 => cal4_state_cmp_eq0002,
      I3 => cal4_idel_adj_cnt(5),
      I4 => Msub_cal4_idel_adj_cnt_addsub0000_cy(4),
      O => cal4_dlyinc_gate_or0000
    );
  Msub_cal4_idel_adj_cnt_addsub0000_cy_4_11 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => cal4_idel_adj_cnt(1),
      I1 => cal4_idel_adj_cnt(0),
      I2 => cal4_idel_adj_cnt(2),
      I3 => cal4_idel_adj_cnt(3),
      I4 => cal4_idel_adj_cnt(4),
      O => Msub_cal4_idel_adj_cnt_addsub0000_cy(4)
    );
  cal4_idel_adj_cnt_mux0000_1_1 : LUT5
    generic map(
      INIT => X"AABA2010"
    )
    port map (
      I0 => cal4_idel_adj_cnt(1),
      I1 => cal4_dlyinc_gate_or0000,
      I2 => cal4_state_FSM_FFd3_7381,
      I3 => cal4_idel_adj_cnt(0),
      I4 => N4,
      O => cal4_idel_adj_cnt_mux0000(1)
    );
  calib_done_tmp_1_mux00001 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => calib_done_tmp_1_Q,
      I1 => N18,
      I2 => N61,
      I3 => count_dqs(2),
      I4 => count_dqs(0),
      I5 => count_dqs(1),
      O => calib_done_tmp_1_mux0000
    );
  calib_done_tmp_0_mux00001 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => calib_done_tmp_0_Q,
      I1 => N16,
      I2 => cal1_state_FSM_FFd2_7161,
      I3 => cal1_dlyce_dq_or0000,
      I4 => Madd_next_count_dq_addsub0000_cy(2),
      I5 => N167,
      O => calib_done_tmp_0_mux0000
    );
  cal4_state_cmp_eq00021 : LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => cal4_idel_tap_cnt(0),
      I1 => cal4_idel_tap_cnt(1),
      I2 => cal4_idel_tap_cnt(2),
      I3 => cal4_idel_tap_cnt(3),
      I4 => cal4_idel_tap_cnt(4),
      I5 => cal4_idel_tap_cnt(5),
      O => cal4_state_cmp_eq0002
    );
  cal3_rden_srl_a_mux0000_1_111 : LUT6
    generic map(
      INIT => X"FFFFFFFF808080FF"
    )
    port map (
      I0 => cal3_rden_srl_a(3),
      I1 => cal3_rden_srl_a(4),
      I2 => Madd_cal3_rden_srl_a_addsub0000_cy(2),
      I3 => calib_rden_valid_7555,
      I4 => calib_rden_valid_stgd_7556,
      I5 => cal3_match_found,
      O => N85
    );
  cal1_state_cmp_eq00021 : LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => cal1_idel_tap_cnt(0),
      I1 => cal1_idel_tap_cnt(1),
      I2 => cal1_idel_tap_cnt(2),
      I3 => cal1_idel_tap_cnt(3),
      I4 => cal1_idel_tap_cnt(4),
      I5 => cal1_idel_tap_cnt(5),
      O => cal1_state_cmp_eq0002
    );
  cal4_idel_adj_cnt_mux0000_2_1 : LUT6
    generic map(
      INIT => X"AAAAAABA20202010"
    )
    port map (
      I0 => cal4_idel_adj_cnt(2),
      I1 => cal4_dlyinc_gate_or0000,
      I2 => cal4_state_FSM_FFd3_7381,
      I3 => cal4_idel_adj_cnt(1),
      I4 => cal4_idel_adj_cnt(0),
      I5 => N4,
      O => cal4_idel_adj_cnt_mux0000(2)
    );
  cal4_idel_adj_cnt_mux0000_0_11_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => cal4_state_FSM_FFd1_7377,
      I1 => cal4_state_FSM_FFd6_7387,
      O => N532
    );
  cal4_idel_adj_cnt_mux0000_0_11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
    port map (
      I0 => cal4_state_FSM_FFd4_7383,
      I1 => cal4_state_FSM_FFd5_7385,
      I2 => cal3_data_valid,
      I3 => cal4_state_FSM_FFd8_7391,
      I4 => N532,
      I5 => cal4_state_FSM_FFd2_7379,
      O => N77
    );
  cal1_data_chk_last_mux0000_1_SW0 : LUT5
    generic map(
      INIT => X"F2F23222"
    )
    port map (
      I0 => cal1_state_FSM_FFd8_7173,
      I1 => cal1_detect_edge_or0001,
      I2 => cal1_state_FSM_FFd5_7167,
      I3 => cal1_first_edge_done_7067,
      I4 => cal1_idel_tap_limit_hit_7138,
      O => N60
    );
  cal1_data_chk_last_mux0000_1_Q : LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
    port map (
      I0 => N64,
      I1 => cal1_data_chk_r(1),
      I2 => cal1_data_chk_last(1),
      I3 => cal1_state_FSM_FFd10_7157,
      I4 => N62,
      I5 => N60,
      O => cal1_data_chk_last_mux0000(1)
    );
  cal1_data_chk_last_mux0000_0_SW0 : LUT5
    generic map(
      INIT => X"F2F23222"
    )
    port map (
      I0 => cal1_state_FSM_FFd8_7173,
      I1 => cal1_detect_edge_or0001,
      I2 => cal1_state_FSM_FFd5_7167,
      I3 => cal1_first_edge_done_7067,
      I4 => cal1_idel_tap_limit_hit_7138,
      O => N621
    );
  cal1_data_chk_last_mux0000_0_Q : LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
    port map (
      I0 => N64,
      I1 => cal1_data_chk_r(0),
      I2 => cal1_data_chk_last(0),
      I3 => cal1_state_FSM_FFd10_7157,
      I4 => N62,
      I5 => N621,
      O => cal1_data_chk_last_mux0000(0)
    );
  cal1_idel_max_tap_we_cmp_ge00001 : LUT6
    generic map(
      INIT => X"80A8A0AAEAFEFAFF"
    )
    port map (
      I0 => cal1_idel_max_tap(2),
      I1 => cal1_idel_max_tap(0),
      I2 => cal1_idel_max_tap(1),
      I3 => cal1_idel_tap_cnt(1),
      I4 => cal1_idel_tap_cnt(0),
      I5 => cal1_idel_tap_cnt(2),
      O => cal1_idel_max_tap_we_cmp_ge00001_7130
    );
  cal1_idel_dec_cnt_mux0002_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_idel_dec_cnt(3),
      I2 => cal1_bit_time_tap_cnt(3),
      O => cal1_idel_dec_cnt_mux0002(3)
    );
  cal1_idel_dec_cnt_mux0002_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_idel_dec_cnt(2),
      I2 => cal1_bit_time_tap_cnt(2),
      O => cal1_idel_dec_cnt_mux0002(2)
    );
  cal1_idel_dec_cnt_mux0002_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_idel_dec_cnt(1),
      I2 => cal1_bit_time_tap_cnt(1),
      O => cal1_idel_dec_cnt_mux0002(1)
    );
  cal1_idel_dec_cnt_mux0002_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_idel_dec_cnt(0),
      I2 => cal1_bit_time_tap_cnt(0),
      O => cal1_idel_dec_cnt_mux0002(0)
    );
  rden_inc_cmp_le00001 : LUT6
    generic map(
      INIT => X"80A8A0AAEAFEFAFF"
    )
    port map (
      I0 => cal3_rden_srl_a(2),
      I1 => cal3_rden_srl_a(0),
      I2 => cal3_rden_srl_a(1),
      I3 => rden_dly_0(1),
      I4 => rden_dly_0(0),
      I5 => rden_dly_0(2),
      O => rden_inc_cmp_le00001_8598
    );
  next_count_dqs_mux0000_0_111 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => cal2_state_FSM_FFd3_7274,
      I1 => cal2_detect_edge,
      I2 => cal2_idel_tap_limit_hit_7228,
      O => cal2_dlyinc_dqs_mux0002
    );
  cal4_data_good_or00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => calib_rden_valid_7555,
      I1 => cal4_data_match_7319,
      I2 => calib_rden_valid_stgd_7556,
      I3 => cal4_data_match_stgd_7321,
      O => cal4_data_good
    );
  cal2_idel_dec_cnt_mux0000_0_2 : LUT6
    generic map(
      INIT => X"FFFF88D888D888D8"
    )
    port map (
      I0 => cal2_idel_dec_cnt(0),
      I1 => N2,
      I2 => cal2_state_FSM_FFd2_7272,
      I3 => cal2_state_cmp_eq0000,
      I4 => N122,
      I5 => cal2_idel_tap_limit(1),
      O => cal2_idel_dec_cnt_mux0000_0_Q
    );
  cal4_gate_srl_a_mux0000_3_1 : LUT6
    generic map(
      INIT => X"EAAAAAAA48888888"
    )
    port map (
      I0 => cal4_gate_srl_a(3),
      I1 => cal4_dlyrst_gate_mux0006,
      I2 => cal4_gate_srl_a(0),
      I3 => cal4_gate_srl_a(1),
      I4 => cal4_gate_srl_a(2),
      I5 => N3,
      O => cal4_gate_srl_a_mux0000(3)
    );
  cal4_idel_adj_cnt_mux0000_3_Q : LUT6
    generic map(
      INIT => X"AAAAAAAB0A0A0A09"
    )
    port map (
      I0 => cal4_idel_adj_cnt(3),
      I1 => cal4_idel_adj_cnt(2),
      I2 => N70,
      I3 => cal4_idel_adj_cnt(1),
      I4 => cal4_idel_adj_cnt(0),
      I5 => N4,
      O => cal4_idel_adj_cnt_mux0000(3)
    );
  cal4_gate_srl_a_mux0000_4_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cal4_gate_srl_a(1),
      I1 => cal4_gate_srl_a(0),
      O => N72
    );
  cal4_gate_srl_a_mux0000_4_Q : LUT6
    generic map(
      INIT => X"EAAAAAAA48888888"
    )
    port map (
      I0 => cal4_gate_srl_a(4),
      I1 => cal4_dlyrst_gate_mux0006,
      I2 => cal4_gate_srl_a(3),
      I3 => cal4_gate_srl_a(2),
      I4 => N72,
      I5 => N3,
      O => cal4_gate_srl_a_mux0000(4)
    );
  cal2_idel_dec_cnt_mux0000_0_1_SW0 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => cal2_state_FSM_FFd9_7286,
      I1 => cal2_state_FSM_FFd2_7272,
      I2 => cal2_state_cmp_eq0000,
      I3 => N1421,
      O => N781
    );
  cal2_idel_dec_cnt_mux0000_0_1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8FFFC"
    )
    port map (
      I0 => cal2_detect_edge,
      I1 => cal2_state_FSM_FFd3_7274,
      I2 => N781,
      I3 => cal2_state_FSM_FFd6_7280,
      I4 => cal2_idel_tap_limit_hit_7228,
      I5 => cal2_state_FSM_FFd5_7278,
      O => N2
    );
  cal4_idel_adj_cnt_mux0000_4_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => cal4_idel_adj_cnt(3),
      I1 => cal4_idel_adj_cnt(2),
      I2 => cal4_idel_adj_cnt(1),
      I3 => cal4_idel_adj_cnt(0),
      O => N801
    );
  cal4_idel_adj_cnt_mux0000_4_Q : LUT6
    generic map(
      INIT => X"FF02FF0222020202"
    )
    port map (
      I0 => cal4_state_FSM_FFd3_7381,
      I1 => cal4_dlyinc_gate_or0000,
      I2 => Msub_cal4_idel_adj_cnt_addsub0000_cy(4),
      I3 => cal4_idel_adj_cnt(4),
      I4 => N801,
      I5 => N4,
      O => cal4_idel_adj_cnt_mux0000(4)
    );
  cal3_data_valid1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => calib_rden_valid_7555,
      I1 => calib_rden_valid_stgd_7556,
      O => cal3_data_valid
    );
  cal2_rd_data_sel_0_mux00011111 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => cal2_idel_tap_limit_hit_7228,
      I1 => cal2_state_FSM_FFd3_7274,
      I2 => cal2_detect_edge,
      O => N122
    );
  next_count_dqs_mux0000_2_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => next_count_dqs(0),
      I1 => N17,
      I2 => N61,
      I3 => count_dqs(0),
      O => next_count_dqs_mux0000(2)
    );
  next_count_dq_mux0000_5_1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => N11,
      I2 => N155,
      I3 => count_dq(0),
      O => next_count_dq_mux0000(5)
    );
  cal2_state_FSM_FFd4_In1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => cal2_state_FSM_FFd4_7276,
      I1 => idel_set_wait,
      I2 => cal2_state_FSM_FFd6_7280,
      I3 => cal2_detect_edge,
      O => cal2_state_FSM_FFd4_In
    );
  cal1_state_FSM_FFd8_In1 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => cal1_state_FSM_FFd9_7175,
      I1 => cal1_state_cmp_eq0000,
      I2 => idel_set_wait,
      I3 => cal1_state_FSM_FFd6_7169,
      O => cal1_state_FSM_FFd8_In
    );
  cal1_state_FSM_FFd6_In1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => cal1_state_FSM_FFd6_7169,
      I1 => idel_set_wait,
      I2 => cal1_detect_edge_or0001,
      I3 => cal1_state_FSM_FFd8_7173,
      O => cal1_state_FSM_FFd6_In
    );
  i_calib_done_1_mux00001 : LUT5
    generic map(
      INIT => X"8888F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_done(1),
      I1 => N18,
      I2 => cal2_state_FSM_FFd5_7278,
      I3 => calib_done_tmp_1_Q,
      I4 => idel_set_wait,
      O => i_calib_done_1_mux0000
    );
  i_calib_done_0_mux00001 : LUT5
    generic map(
      INIT => X"8888F888"
    )
    port map (
      I0 => N16,
      I1 => NlwRenamedSig_OI_i_calib_done(0),
      I2 => cal1_state_FSM_FFd1_7155,
      I3 => calib_done_tmp_0_Q,
      I4 => idel_set_wait,
      O => i_calib_done_0_mux0000
    );
  cal2_state_FSM_FFd9_In1 : LUT5
    generic map(
      INIT => X"0808FF08"
    )
    port map (
      I0 => calib_done_tmp_1_Q,
      I1 => cal2_state_FSM_FFd5_7278,
      I2 => idel_set_wait,
      I3 => cal2_state_FSM_FFd9_7286,
      I4 => calib_start(1),
      O => cal2_state_FSM_FFd9_In
    );
  cal1_state_FSM_FFd11_In1 : LUT5
    generic map(
      INIT => X"0808FF08"
    )
    port map (
      I0 => cal1_state_FSM_FFd1_7155,
      I1 => calib_done_tmp_0_Q,
      I2 => idel_set_wait,
      I3 => cal1_state_FSM_FFd11_7159,
      I4 => calib_start(0),
      O => cal1_state_FSM_FFd11_In
    );
  next_count_dqs_mux0000_1_1 : LUT5
    generic map(
      INIT => X"FF282828"
    )
    port map (
      I0 => N61,
      I1 => count_dqs(0),
      I2 => count_dqs(1),
      I3 => N17,
      I4 => next_count_dqs(1),
      O => next_count_dqs_mux0000(1)
    );
  next_count_dq_mux0000_4_1 : LUT5
    generic map(
      INIT => X"FF282828"
    )
    port map (
      I0 => N155,
      I1 => count_dq(0),
      I2 => count_dq(1),
      I3 => N11,
      I4 => next_count_dq(1),
      O => next_count_dq_mux0000(4)
    );
  next_count_dq_mux0000_2_1 : LUT5
    generic map(
      INIT => X"FF282828"
    )
    port map (
      I0 => N155,
      I1 => count_dq(3),
      I2 => Madd_next_count_dq_addsub0000_cy(2),
      I3 => next_count_dq(3),
      I4 => N11,
      O => next_count_dq_mux0000(2)
    );
  next_count_dq_mux0000_0_11 : LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAFFAA"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => N167,
      I2 => Madd_next_count_dq_addsub0000_cy(2),
      I3 => cal1_state_FSM_FFd2_7161,
      I4 => cal1_dlyce_dq_or0000,
      I5 => N1411,
      O => N11
    );
  cal4_state_FSM_FFd8_In1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFF080808"
    )
    port map (
      I0 => cal4_state_FSM_FFd1_7377,
      I1 => calib_done_tmp_3_Q,
      I2 => idel_set_wait,
      I3 => N158,
      I4 => cal4_state_cmp_eq0000,
      I5 => N1741,
      O => cal4_state_FSM_FFd8_In
    );
  cal4_state_FSM_FFd1_In1 : LUT6
    generic map(
      INIT => X"FFFF888A888A888A"
    )
    port map (
      I0 => cal4_state_FSM_FFd1_7377,
      I1 => idel_set_wait,
      I2 => calib_done_tmp_3_Q,
      I3 => calib_ref_done,
      I4 => cal4_state_FSM_FFd3_7381,
      I5 => cal4_dlyinc_gate_or0000,
      O => cal4_state_FSM_FFd1_In
    );
  cal1_state_FSM_FFd3_In1 : LUT6
    generic map(
      INIT => X"FFFF404440444044"
    )
    port map (
      I0 => cal1_idel_tap_limit_hit_7138,
      I1 => cal1_state_FSM_FFd5_7167,
      I2 => cal1_detect_edge_or0001,
      I3 => cal1_first_edge_done_7067,
      I4 => cal1_state_FSM_FFd3_7163,
      I5 => idel_set_wait,
      O => cal1_state_FSM_FFd3_In
    );
  cal1_idel_dec_cnt_mux0001_6_1 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => cal1_low_freq_idel_dec(6),
      I1 => N164,
      I2 => cal1_idel_dec_cnt(6),
      I3 => N63,
      I4 => cal1_idel_dec_cnt_share0000(6),
      I5 => N15,
      O => cal1_idel_dec_cnt_mux0001(6)
    );
  cal1_idel_dec_cnt_mux0001_5_1 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => cal1_low_freq_idel_dec(5),
      I1 => N164,
      I2 => cal1_idel_dec_cnt(5),
      I3 => N63,
      I4 => cal1_idel_dec_cnt_share0000(5),
      I5 => N15,
      O => cal1_idel_dec_cnt_mux0001(5)
    );
  next_count_dqs_mux0000_0_2 : LUT6
    generic map(
      INIT => X"FFFF288828882888"
    )
    port map (
      I0 => N61,
      I1 => count_dqs(2),
      I2 => count_dqs(0),
      I3 => count_dqs(1),
      I4 => next_count_dqs(2),
      I5 => N17,
      O => next_count_dqs_mux0000(0)
    );
  next_count_dq_mux0000_3_1 : LUT6
    generic map(
      INIT => X"FFFF288828882888"
    )
    port map (
      I0 => N155,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => next_count_dq(2),
      I5 => N11,
      O => next_count_dq_mux0000(3)
    );
  next_count_dq_mux0000_1_1 : LUT6
    generic map(
      INIT => X"FFFF288828882888"
    )
    port map (
      I0 => N155,
      I1 => count_dq(4),
      I2 => Madd_next_count_dq_addsub0000_cy(2),
      I3 => count_dq(3),
      I4 => next_count_dq(4),
      I5 => N11,
      O => next_count_dq_mux0000(1)
    );
  cal2_idel_dec_cnt_mux0000_5_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => cal2_idel_dec_cnt(0),
      I1 => cal2_idel_dec_cnt(3),
      I2 => cal2_idel_dec_cnt(2),
      I3 => cal2_idel_dec_cnt(1),
      O => N1011
    );
  cal2_idel_dec_cnt_mux0000_5_Q : LUT6
    generic map(
      INIT => X"AAAAAABA20202010"
    )
    port map (
      I0 => cal2_idel_dec_cnt(5),
      I1 => cal2_state_cmp_eq0000,
      I2 => cal2_state_FSM_FFd2_7272,
      I3 => cal2_idel_dec_cnt(4),
      I4 => N1011,
      I5 => N2,
      O => cal2_idel_dec_cnt_mux0000_5_Q_7209
    );
  cal2_detect_edge_or0002_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => cal2_rd_data_last_valid_pos_7240,
      I1 => cal2_rd_data_fall_last_pos_7236,
      I2 => rdd_fall_q1_8437,
      I3 => cal2_rd_data_rise_last_pos_7243,
      O => N103
    );
  cal2_detect_edge_or0002_SW1 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => cal2_rd_data_last_valid_neg_7238,
      I1 => cal2_rd_data_rise_last_neg_7242,
      I2 => rdd_fall_q1_8437,
      I3 => cal2_rd_data_fall_last_neg_7234,
      O => N104
    );
  cal2_detect_edge_or0002_SW2 : LUT4
    generic map(
      INIT => X"C444"
    )
    port map (
      I0 => cal2_rd_data_last_valid_pos_7240,
      I1 => rdd_fall_q1_8437,
      I2 => cal2_rd_data_rise_last_pos_7243,
      I3 => cal2_rd_data_fall_last_pos_7236,
      O => N105
    );
  cal2_detect_edge_or0002_SW3 : LUT4
    generic map(
      INIT => X"C444"
    )
    port map (
      I0 => cal2_rd_data_last_valid_neg_7238,
      I1 => rdd_fall_q1_8437,
      I2 => cal2_rd_data_fall_last_neg_7234,
      I3 => cal2_rd_data_rise_last_neg_7242,
      O => N106
    );
  cal2_detect_edge_or0002 : LUT6
    generic map(
      INIT => X"57DF46CE139B028A"
    )
    port map (
      I0 => rdd_rise_q1_8456,
      I1 => cal2_curr_sel_7186,
      I2 => N105,
      I3 => N106,
      I4 => N103,
      I5 => N104,
      O => cal2_detect_edge
    );
  cal2_idel_dec_cnt_mux0000_2_SW0 : LUT6
    generic map(
      INIT => X"CCCCFFFF4CCC5FFF"
    )
    port map (
      I0 => cal2_idel_tap_limit_hit_7228,
      I1 => cal2_state_cmp_eq0000,
      I2 => cal2_state_FSM_FFd3_7274,
      I3 => cal2_idel_tap_limit(3),
      I4 => cal2_state_FSM_FFd2_7272,
      I5 => cal2_detect_edge,
      O => N108
    );
  cal2_idel_dec_cnt_mux0000_2_SW1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => cal2_state_FSM_FFd3_7274,
      I1 => cal2_idel_tap_limit(3),
      I2 => cal2_idel_tap_limit_hit_7228,
      I3 => cal2_detect_edge,
      O => N109
    );
  cal2_idel_dec_cnt_mux0000_2_Q : LUT6
    generic map(
      INIT => X"CCFFCDEF0C3F096F"
    )
    port map (
      I0 => cal2_idel_dec_cnt(0),
      I1 => cal2_idel_dec_cnt(2),
      I2 => N108,
      I3 => N109,
      I4 => cal2_idel_dec_cnt(1),
      I5 => N2,
      O => cal2_idel_dec_cnt_mux0000_2_Q_7203
    );
  cal2_idel_dec_cnt_mux0000_3_56 : LUT6
    generic map(
      INIT => X"0088008800880082"
    )
    port map (
      I0 => cal2_state_FSM_FFd2_7272,
      I1 => cal2_idel_dec_cnt(3),
      I2 => cal2_idel_dec_cnt(2),
      I3 => cal2_state_cmp_eq0000,
      I4 => cal2_idel_dec_cnt(0),
      I5 => cal2_idel_dec_cnt(1),
      O => cal2_idel_dec_cnt_mux0000_3_56_7204
    );
  cal2_idel_dec_cnt_mux0000_3_59 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => cal2_idel_tap_limit(4),
      I1 => cal2_idel_tap_limit_hit_7228,
      I2 => cal2_state_FSM_FFd3_7274,
      O => cal2_idel_dec_cnt_mux0000_3_59_7205
    );
  cal2_idel_dec_cnt_mux0000_4_60 : LUT6
    generic map(
      INIT => X"8888888888888882"
    )
    port map (
      I0 => cal2_state_FSM_FFd2_7272,
      I1 => cal2_idel_dec_cnt(4),
      I2 => cal2_idel_dec_cnt(1),
      I3 => cal2_idel_dec_cnt(2),
      I4 => cal2_idel_dec_cnt(3),
      I5 => cal2_idel_dec_cnt(0),
      O => cal2_idel_dec_cnt_mux0000_4_60_7207
    );
  cal2_idel_dec_cnt_mux0000_4_80 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => cal2_idel_tap_limit(5),
      I1 => cal2_idel_tap_limit_hit_7228,
      I2 => cal2_state_FSM_FFd3_7274,
      O => cal2_idel_dec_cnt_mux0000_4_80_7208
    );
  idel_set_cnt_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rstdiv,
      I1 => dlyce_or,
      O => idel_set_cnt_or0000
    );
  Mmult_calib_rden_dly_mult0000_Madd_lut_2_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => count_gate(2),
      I1 => count_gate(0),
      O => Mmult_calib_rden_dly_mult0000_Madd_lut(2)
    );
  cal1_dlyce_dq_or00001 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => cal1_state_cmp_eq0001_7178,
      I1 => cal1_dlyce_dq_7060,
      I2 => cal1_state_cmp_eq0002,
      O => cal1_dlyce_dq_or0000
    );
  cal1_idel_dec_cnt_mux0001_0_11 : LUT5
    generic map(
      INIT => X"0808FF08"
    )
    port map (
      I0 => cal1_found_second_edge_7077,
      I1 => cal1_state_FSM_FFd4_7165,
      I2 => cal1_dqs_dq_init_phase_7065,
      I3 => cal1_state_FSM_FFd2_7161,
      I4 => cal1_dlyce_dq_or0000,
      O => N15
    );
  i_calib_done_3_mux0000 : LUT6
    generic map(
      INIT => X"AAAAFAAA8888F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_done(3),
      I1 => cal4_state_FSM_FFd3_7381,
      I2 => calib_done_tmp_3_Q,
      I3 => cal4_state_FSM_FFd1_7377,
      I4 => idel_set_wait,
      I5 => N111,
      O => i_calib_done_3_mux0000_7754
    );
  cal1_state_cmp_eq0001_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => cal1_idel_dec_cnt(0),
      I1 => cal1_idel_dec_cnt(1),
      O => N113
    );
  cal1_state_cmp_eq0001 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => cal1_idel_dec_cnt(6),
      I1 => cal1_idel_dec_cnt(5),
      I2 => cal1_idel_dec_cnt(4),
      I3 => cal1_idel_dec_cnt(3),
      I4 => cal1_idel_dec_cnt(2),
      I5 => N113,
      O => cal1_state_cmp_eq0001_7178
    );
  cal1_state_FSM_FFd10_In : LUT6
    generic map(
      INIT => X"FFFF000400040004"
    )
    port map (
      I0 => idel_set_wait,
      I1 => cal1_state_FSM_FFd1_7155,
      I2 => calib_done_tmp_0_Q,
      I3 => N1151,
      I4 => calib_start(0),
      I5 => cal1_state_FSM_FFd11_7159,
      O => cal1_state_FSM_FFd10_In_7158
    );
  cal1_state_FSM_FFd1_In : LUT6
    generic map(
      INIT => X"FFFF888A888A888A"
    )
    port map (
      I0 => cal1_state_FSM_FFd1_7155,
      I1 => idel_set_wait,
      I2 => calib_done_tmp_0_Q,
      I3 => N1172,
      I4 => cal1_state_FSM_FFd2_7161,
      I5 => cal1_dlyce_dq_or0000,
      O => cal1_state_FSM_FFd1_In_7156
    );
  cal2_rd_data_sel_7_mux0001_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => count_dqs(1),
      I1 => count_dqs(0),
      O => N1191
    );
  cal2_rd_data_sel_7_mux0001 : LUT6
    generic map(
      INIT => X"FFA8A8A888A8A8A8"
    )
    port map (
      I0 => NlwRenamedSig_OI_cal2_rd_data_sel(7),
      I1 => N56,
      I2 => cal2_state_FSM_FFd3_7274,
      I3 => count_dqs(2),
      I4 => N1191,
      I5 => cal2_state_FSM_FFd6_7280,
      O => cal2_rd_data_sel_7_mux0001_7259
    );
  cal2_rd_data_sel_6_mux0001_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => count_dqs(1),
      I1 => count_dqs(0),
      O => N121
    );
  cal2_rd_data_sel_6_mux0001 : LUT6
    generic map(
      INIT => X"A8FFA8A8A888A8A8"
    )
    port map (
      I0 => NlwRenamedSig_OI_cal2_rd_data_sel(6),
      I1 => N56,
      I2 => cal2_state_FSM_FFd3_7274,
      I3 => N121,
      I4 => count_dqs(2),
      I5 => cal2_state_FSM_FFd6_7280,
      O => cal2_rd_data_sel_6_mux0001_7257
    );
  cal2_rd_data_sel_5_mux0001_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => count_dqs(0),
      I1 => count_dqs(1),
      O => N1231
    );
  cal2_rd_data_sel_5_mux0001 : LUT6
    generic map(
      INIT => X"A8FFA8A8A888A8A8"
    )
    port map (
      I0 => NlwRenamedSig_OI_cal2_rd_data_sel(5),
      I1 => N56,
      I2 => cal2_state_FSM_FFd3_7274,
      I3 => N1231,
      I4 => count_dqs(2),
      I5 => cal2_state_FSM_FFd6_7280,
      O => cal2_rd_data_sel_5_mux0001_7255
    );
  cal2_rd_data_sel_4_mux0001_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => count_dqs(1),
      I1 => count_dqs(0),
      O => N125
    );
  cal2_rd_data_sel_4_mux0001 : LUT6
    generic map(
      INIT => X"A8FFA8A8A888A8A8"
    )
    port map (
      I0 => NlwRenamedSig_OI_cal2_rd_data_sel(4),
      I1 => N56,
      I2 => cal2_state_FSM_FFd3_7274,
      I3 => N125,
      I4 => count_dqs(2),
      I5 => cal2_state_FSM_FFd6_7280,
      O => cal2_rd_data_sel_4_mux0001_7253
    );
  cal2_rd_data_sel_3_mux0001_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => count_dqs(1),
      I1 => count_dqs(0),
      O => N127
    );
  cal2_rd_data_sel_3_mux0001 : LUT6
    generic map(
      INIT => X"A8FFA8A8A888A8A8"
    )
    port map (
      I0 => NlwRenamedSig_OI_cal2_rd_data_sel(3),
      I1 => N56,
      I2 => cal2_state_FSM_FFd3_7274,
      I3 => count_dqs(2),
      I4 => N127,
      I5 => cal2_state_FSM_FFd6_7280,
      O => cal2_rd_data_sel_3_mux0001_7251
    );
  cal2_rd_data_sel_2_mux0001_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => count_dqs(1),
      I1 => count_dqs(0),
      O => N1291
    );
  cal2_rd_data_sel_2_mux0001 : LUT6
    generic map(
      INIT => X"AAAAAFA888888F88"
    )
    port map (
      I0 => NlwRenamedSig_OI_cal2_rd_data_sel(2),
      I1 => N56,
      I2 => count_dqs(2),
      I3 => cal2_state_FSM_FFd6_7280,
      I4 => N1291,
      I5 => cal2_state_FSM_FFd3_7274,
      O => cal2_rd_data_sel_2_mux0001_7249
    );
  cal2_rd_data_sel_1_mux0001_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => count_dqs(0),
      I1 => count_dqs(1),
      O => N1311
    );
  cal2_rd_data_sel_1_mux0001 : LUT6
    generic map(
      INIT => X"AAAAAFA888888F88"
    )
    port map (
      I0 => NlwRenamedSig_OI_cal2_rd_data_sel(1),
      I1 => N56,
      I2 => count_dqs(2),
      I3 => cal2_state_FSM_FFd6_7280,
      I4 => N1311,
      I5 => cal2_state_FSM_FFd3_7274,
      O => cal2_rd_data_sel_1_mux0001_7247
    );
  cal2_rd_data_sel_0_mux0001_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => count_dqs(1),
      I1 => count_dqs(0),
      O => N1331
    );
  cal2_rd_data_sel_0_mux0001 : LUT6
    generic map(
      INIT => X"AAAAAFA888888F88"
    )
    port map (
      I0 => NlwRenamedSig_OI_cal2_rd_data_sel(0),
      I1 => N56,
      I2 => count_dqs(2),
      I3 => cal2_state_FSM_FFd6_7280,
      I4 => N1331,
      I5 => cal2_state_FSM_FFd3_7274,
      O => cal2_rd_data_sel_0_mux0001_7245
    );
  cal2_state_FSM_FFd5_In_SW0 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => cal2_state_FSM_FFd3_7274,
      I1 => cal2_detect_edge,
      I2 => cal2_state_FSM_FFd2_7272,
      I3 => cal2_state_cmp_eq0000,
      I4 => cal2_state_FSM_FFd6_7280,
      O => N1371
    );
  count_dqs_mux0000_2_1 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => next_count_dqs(0),
      I1 => cal2_state_FSM_FFd5_7278,
      I2 => count_dqs(0),
      I3 => idel_set_wait,
      I4 => N10,
      O => count_dqs_mux0000(2)
    );
  count_dqs_mux0000_1_1 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => next_count_dqs(1),
      I1 => cal2_state_FSM_FFd5_7278,
      I2 => count_dqs(1),
      I3 => idel_set_wait,
      I4 => N10,
      O => count_dqs_mux0000(1)
    );
  count_dqs_mux0000_0_2 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => next_count_dqs(2),
      I1 => cal2_state_FSM_FFd5_7278,
      I2 => count_dqs(2),
      I3 => idel_set_wait,
      I4 => N10,
      O => count_dqs_mux0000(0)
    );
  count_dq_mux0000_5_1 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => cal1_state_FSM_FFd1_7155,
      I1 => next_count_dq(0),
      I2 => count_dq(0),
      I3 => idel_set_wait,
      I4 => N5,
      O => count_dq_mux0000(5)
    );
  count_dq_mux0000_4_1 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => cal1_state_FSM_FFd1_7155,
      I1 => next_count_dq(1),
      I2 => count_dq(1),
      I3 => idel_set_wait,
      I4 => N5,
      O => count_dq_mux0000(4)
    );
  count_dq_mux0000_3_1 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => next_count_dq(2),
      I1 => cal1_state_FSM_FFd1_7155,
      I2 => count_dq(2),
      I3 => idel_set_wait,
      I4 => N5,
      O => count_dq_mux0000(3)
    );
  count_dq_mux0000_2_1 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => next_count_dq(3),
      I1 => cal1_state_FSM_FFd1_7155,
      I2 => count_dq(3),
      I3 => idel_set_wait,
      I4 => N5,
      O => count_dq_mux0000(2)
    );
  count_dq_mux0000_1_1 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => next_count_dq(4),
      I1 => cal1_state_FSM_FFd1_7155,
      I2 => count_dq(4),
      I3 => idel_set_wait,
      I4 => N5,
      O => count_dq_mux0000(1)
    );
  count_dq_mux0000_0_11 : LUT5
    generic map(
      INIT => X"FFFEFFEE"
    )
    port map (
      I0 => cal1_state_FSM_FFd9_7175,
      I1 => cal1_state_FSM_FFd10_7157,
      I2 => cal1_state_FSM_FFd1_7155,
      I3 => N75,
      I4 => idel_set_wait,
      O => N5
    );
  count_dq_mux0000_0_1 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => next_count_dq(5),
      I1 => cal1_state_FSM_FFd1_7155,
      I2 => count_dq(5),
      I3 => idel_set_wait,
      I4 => N5,
      O => count_dq_mux0000(0)
    );
  count_dqs_mux0000_0_11 : LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFC"
    )
    port map (
      I0 => cal2_state_FSM_FFd5_7278,
      I1 => cal2_state_FSM_FFd2_7272,
      I2 => cal2_state_FSM_FFd6_7280,
      I3 => cal2_state_FSM_FFd3_7274,
      I4 => N1421,
      I5 => idel_set_wait,
      O => N10
    );
  cal1_idel_dec_cnt_mux0001_4_SW0 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => cal1_found_second_edge_7077,
      I1 => cal1_low_freq_idel_dec(4),
      I2 => cal1_bit_time_tap_cnt(5),
      I3 => cal1_dqs_dq_init_phase_7065,
      O => N149
    );
  cal1_idel_dec_cnt_mux0001_4_Q : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => cal1_idel_dec_cnt_share0000(4),
      I1 => N15,
      I2 => cal1_idel_dec_cnt(4),
      I3 => N63,
      I4 => cal1_state_FSM_FFd4_7165,
      I5 => N149,
      O => cal1_idel_dec_cnt_mux0001(4)
    );
  cal1_idel_dec_cnt_mux0001_3_SW0 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => cal1_found_second_edge_7077,
      I1 => cal1_low_freq_idel_dec(3),
      I2 => cal1_bit_time_tap_cnt(4),
      I3 => cal1_dqs_dq_init_phase_7065,
      O => N151
    );
  cal1_idel_dec_cnt_mux0001_3_Q : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => cal1_idel_dec_cnt_share0000(3),
      I1 => N15,
      I2 => cal1_idel_dec_cnt(3),
      I3 => N63,
      I4 => cal1_state_FSM_FFd4_7165,
      I5 => N151,
      O => cal1_idel_dec_cnt_mux0001(3)
    );
  cal1_idel_dec_cnt_mux0001_2_SW0 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => cal1_found_second_edge_7077,
      I1 => cal1_low_freq_idel_dec(2),
      I2 => cal1_bit_time_tap_cnt(3),
      I3 => cal1_dqs_dq_init_phase_7065,
      O => N1532
    );
  cal1_idel_dec_cnt_mux0001_2_Q : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => cal1_idel_dec_cnt_share0000(2),
      I1 => N15,
      I2 => cal1_idel_dec_cnt(2),
      I3 => N63,
      I4 => cal1_state_FSM_FFd4_7165,
      I5 => N1532,
      O => cal1_idel_dec_cnt_mux0001(2)
    );
  cal1_idel_dec_cnt_mux0001_1_SW0 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => cal1_found_second_edge_7077,
      I1 => cal1_low_freq_idel_dec(1),
      I2 => cal1_bit_time_tap_cnt(2),
      I3 => cal1_dqs_dq_init_phase_7065,
      O => N1551
    );
  cal1_idel_dec_cnt_mux0001_1_Q : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => cal1_idel_dec_cnt_share0000(1),
      I1 => N15,
      I2 => cal1_state_FSM_FFd4_7165,
      I3 => N1551,
      I4 => cal1_idel_dec_cnt(1),
      I5 => N63,
      O => cal1_idel_dec_cnt_mux0001(1)
    );
  cal1_idel_dec_cnt_mux0001_0_SW0 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => cal1_found_second_edge_7077,
      I1 => cal1_low_freq_idel_dec(0),
      I2 => cal1_bit_time_tap_cnt(1),
      I3 => cal1_dqs_dq_init_phase_7065,
      O => N157
    );
  cal1_idel_dec_cnt_mux0001_0_Q : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => cal1_idel_dec_cnt_share0000(0),
      I1 => N15,
      I2 => cal1_state_FSM_FFd4_7165,
      I3 => N157,
      I4 => cal1_idel_dec_cnt(0),
      I5 => N63,
      O => cal1_idel_dec_cnt_mux0001(0)
    );
  cal1_found_window_not00011 : LUT6
    generic map(
      INIT => X"0004FFFF00000000"
    )
    port map (
      I0 => cal1_window_cnt(3),
      I1 => cal1_window_cnt(2),
      I2 => cal1_window_cnt(1),
      I3 => cal1_window_cnt(0),
      I4 => cal1_detect_stable,
      I5 => cal1_window_cnt_and0000,
      O => cal1_found_window_not0001
    );
  count_gate_mux0000_2_1 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => next_count_gate(0),
      I1 => cal4_state_FSM_FFd1_7377,
      I2 => count_gate(0),
      I3 => idel_set_wait,
      I4 => N14,
      O => count_gate_mux0000(2)
    );
  count_gate_mux0000_1_1 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => next_count_gate(1),
      I1 => cal4_state_FSM_FFd1_7377,
      I2 => count_gate(1),
      I3 => idel_set_wait,
      I4 => N14,
      O => count_gate_mux0000(1)
    );
  count_gate_mux0000_0_2 : LUT5
    generic map(
      INIT => X"F0F80088"
    )
    port map (
      I0 => next_count_gate(2),
      I1 => cal4_state_FSM_FFd1_7377,
      I2 => count_gate(2),
      I3 => idel_set_wait,
      I4 => N14,
      O => count_gate_mux0000(0)
    );
  count_gate_mux0000_0_1_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cal4_state_FSM_FFd3_7381,
      I1 => cal4_state_FSM_FFd6_7387,
      I2 => cal4_state_FSM_FFd7_7389,
      O => N159
    );
  count_gate_mux0000_0_1 : LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFA"
    )
    port map (
      I0 => cal4_state_FSM_FFd4_7383,
      I1 => cal4_state_FSM_FFd1_7377,
      I2 => cal4_state_FSM_FFd5_7385,
      I3 => cal4_state_FSM_FFd2_7379,
      I4 => N159,
      I5 => idel_set_wait,
      O => N14
    );
  idel_set_wait_or00001 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => idel_set_cnt(0),
      I1 => idel_set_cnt(1),
      I2 => idel_set_cnt(2),
      I3 => dlyce_or,
      O => idel_set_wait
    );
  cal1_window_cnt_or00001 : LUT4
    generic map(
      INIT => X"DFDD"
    )
    port map (
      I0 => cal1_data_chk_last_valid_7052,
      I1 => cal1_state_FSM_FFd10_7157,
      I2 => cal1_detect_stable,
      I3 => cal1_window_cnt_and0000,
      O => cal1_window_cnt_or0000
    );
  dlyce_or13 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
    port map (
      I0 => cal2_rd_data_sel_r(1),
      I1 => NlwRenamedSig_OI_cal2_rd_data_sel(1),
      I2 => cal4_dlyrst_gate_7328,
      I3 => cal4_dlyce_gate_7323,
      I4 => cal2_dlyce_dqs_7189,
      I5 => cal1_dlyce_dq_7060,
      O => dlyce_or13_7599
    );
  dlyce_or49 : LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
    port map (
      I0 => cal2_rd_data_sel_r(1),
      I1 => NlwRenamedSig_OI_cal2_rd_data_sel(1),
      I2 => cal2_rd_data_sel_r(0),
      I3 => NlwRenamedSig_OI_cal2_rd_data_sel(0),
      I4 => NlwRenamedSig_OI_cal2_rd_data_sel(6),
      I5 => cal2_rd_data_sel_r(6),
      O => dlyce_or49_7600
    );
  dlyce_or85 : LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
    port map (
      I0 => cal2_rd_data_sel_r(6),
      I1 => NlwRenamedSig_OI_cal2_rd_data_sel(6),
      I2 => cal2_rd_data_sel_r(7),
      I3 => NlwRenamedSig_OI_cal2_rd_data_sel(7),
      I4 => NlwRenamedSig_OI_cal2_rd_data_sel(5),
      I5 => cal2_rd_data_sel_r(5),
      O => dlyce_or85_7601
    );
  cal2_idel_dec_cnt_mux0000_1_1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => cal2_idel_tap_limit(2),
      I1 => cal2_state_FSM_FFd3_7274,
      I2 => cal2_detect_edge,
      I3 => cal2_idel_tap_limit_hit_7228,
      O => cal2_idel_dec_cnt_mux0000_1_1_7202
    );
  cal1_dlyce_dq : FDRS
    port map (
      C => clkdiv,
      D => cal1_dlyce_dq_mux00021,
      R => rstdiv,
      S => N64,
      Q => cal1_dlyce_dq_7060
    );
  cal2_dlyce_dqs : FDRS
    port map (
      C => clkdiv,
      D => cal2_dlyce_dqs_mux00031,
      R => rstdiv,
      S => cal2_dlyinc_dqs_mux0002,
      Q => cal2_dlyce_dqs_7189
    );
  cal2_dlyce_dqs_mux000311 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => cal2_state_FSM_FFd2_7272,
      I1 => cal2_state_cmp_eq0000,
      O => cal2_dlyce_dqs_mux00031
    );
  cal1_dlyinc_dq : FDRS
    port map (
      C => clkdiv,
      D => cal1_dlyinc_dq_mux00041,
      R => rstdiv,
      S => N64,
      Q => cal1_dlyinc_dq_7063
    );
  cal1_dlyinc_dq_mux000411 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => cal1_state_FSM_FFd9_7175,
      I1 => cal1_state_cmp_eq0000,
      O => cal1_dlyinc_dq_mux00041
    );
  i_dlyce_dq_12 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_12_mux00051,
      R => rstdiv,
      S => N134,
      Q => i_dlyce_dq(12)
    );
  i_dlyce_dq_10 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_10_mux00051,
      R => rstdiv,
      S => N134,
      Q => i_dlyce_dq(10)
    );
  i_dlyce_dq_11 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_11_mux00051,
      R => rstdiv,
      S => N134,
      Q => i_dlyce_dq(11)
    );
  i_dlyce_dq_13 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_13_mux00051,
      R => rstdiv,
      S => N134,
      Q => i_dlyce_dq(13)
    );
  i_dlyce_dq_20 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_20_mux00051,
      R => rstdiv,
      S => N130,
      Q => i_dlyce_dq(20)
    );
  i_dlyce_dq_14 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_14_mux00051,
      R => rstdiv,
      S => N134,
      Q => i_dlyce_dq(14)
    );
  i_dlyce_dq_15 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_15_mux00051,
      R => rstdiv,
      S => N134,
      Q => i_dlyce_dq(15)
    );
  i_dlyce_dq_21 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_21_mux00051,
      R => rstdiv,
      S => N130,
      Q => i_dlyce_dq(21)
    );
  i_dlyce_dq_16 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_16_mux00051,
      R => rstdiv,
      S => N130,
      Q => i_dlyce_dq(16)
    );
  i_dlyce_dq_17 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_17_mux00051,
      R => rstdiv,
      S => N130,
      Q => i_dlyce_dq(17)
    );
  i_dlyce_dq_22 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_22_mux00051,
      R => rstdiv,
      S => N130,
      Q => i_dlyce_dq(22)
    );
  i_dlyce_dq_23 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_23_mux00051,
      R => rstdiv,
      S => N130,
      Q => i_dlyce_dq(23)
    );
  i_dlyce_dq_18 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_18_mux00051,
      R => rstdiv,
      S => N130,
      Q => i_dlyce_dq(18)
    );
  i_dlyce_dq_24 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_24_mux00051,
      R => rstdiv,
      S => N133,
      Q => i_dlyce_dq(24)
    );
  i_dlyce_dq_19 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_19_mux00051,
      R => rstdiv,
      S => N130,
      Q => i_dlyce_dq(19)
    );
  i_dlyce_dq_25 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_25_mux00051,
      R => rstdiv,
      S => N133,
      Q => i_dlyce_dq(25)
    );
  i_dlyce_dq_30 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_30_mux00051,
      R => rstdiv,
      S => N133,
      Q => i_dlyce_dq(30)
    );
  i_dlyce_dq_31 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_31_mux00051,
      R => rstdiv,
      S => N133,
      Q => i_dlyce_dq(31)
    );
  i_dlyce_dq_26 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_26_mux00051,
      R => rstdiv,
      S => N133,
      Q => i_dlyce_dq(26)
    );
  i_dlyce_dq_27 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_27_mux00051,
      R => rstdiv,
      S => N133,
      Q => i_dlyce_dq(27)
    );
  i_dlyce_dq_32 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_32_mux00051,
      R => rstdiv,
      S => N129,
      Q => i_dlyce_dq(32)
    );
  i_dlyce_dq_28 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_28_mux00051,
      R => rstdiv,
      S => N133,
      Q => i_dlyce_dq(28)
    );
  i_dlyce_dq_33 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_33_mux00051,
      R => rstdiv,
      S => N129,
      Q => i_dlyce_dq(33)
    );
  i_dlyce_dq_34 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_34_mux00051,
      R => rstdiv,
      S => N129,
      Q => i_dlyce_dq(34)
    );
  i_dlyce_dq_29 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_29_mux00051,
      R => rstdiv,
      S => N133,
      Q => i_dlyce_dq(29)
    );
  i_dlyce_dq_40 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_40_mux00051,
      R => rstdiv,
      S => N132,
      Q => i_dlyce_dq(40)
    );
  i_dlyce_dq_35 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_35_mux00051,
      R => rstdiv,
      S => N129,
      Q => i_dlyce_dq(35)
    );
  i_dlyce_dq_36 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_36_mux00051,
      R => rstdiv,
      S => N129,
      Q => i_dlyce_dq(36)
    );
  i_dlyce_dq_41 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_41_mux00051,
      R => rstdiv,
      S => N132,
      Q => i_dlyce_dq(41)
    );
  i_dlyce_dq_37 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_37_mux00051,
      R => rstdiv,
      S => N129,
      Q => i_dlyce_dq(37)
    );
  i_dlyce_dq_42 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_42_mux00051,
      R => rstdiv,
      S => N132,
      Q => i_dlyce_dq(42)
    );
  i_dlyce_dq_38 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_38_mux00051,
      R => rstdiv,
      S => N129,
      Q => i_dlyce_dq(38)
    );
  i_dlyce_dq_43 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_43_mux00051,
      R => rstdiv,
      S => N132,
      Q => i_dlyce_dq(43)
    );
  i_dlyce_dq_39 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_39_mux00051,
      R => rstdiv,
      S => N129,
      Q => i_dlyce_dq(39)
    );
  i_dlyce_dq_44 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_44_mux00051,
      R => rstdiv,
      S => N132,
      Q => i_dlyce_dq(44)
    );
  i_dlyce_dq_50 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_50_mux00051,
      R => rstdiv,
      S => N135,
      Q => i_dlyce_dq(50)
    );
  i_dlyce_dq_45 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_45_mux00051,
      R => rstdiv,
      S => N132,
      Q => i_dlyce_dq(45)
    );
  i_dlyce_dq_51 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_51_mux00051,
      R => rstdiv,
      S => N135,
      Q => i_dlyce_dq(51)
    );
  i_dlyce_dq_46 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_46_mux00051,
      R => rstdiv,
      S => N132,
      Q => i_dlyce_dq(46)
    );
  i_dlyce_dq_47 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_47_mux00051,
      R => rstdiv,
      S => N132,
      Q => i_dlyce_dq(47)
    );
  i_dlyce_dq_52 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_52_mux00051,
      R => rstdiv,
      S => N135,
      Q => i_dlyce_dq(52)
    );
  i_dlyce_dq_53 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_53_mux00051,
      R => rstdiv,
      S => N135,
      Q => i_dlyce_dq(53)
    );
  i_dlyce_dq_48 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_48_mux00051,
      R => rstdiv,
      S => N135,
      Q => i_dlyce_dq(48)
    );
  i_dlyce_dq_49 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_49_mux00051,
      R => rstdiv,
      S => N135,
      Q => i_dlyce_dq(49)
    );
  i_dlyce_dq_54 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_54_mux00051,
      R => rstdiv,
      S => N135,
      Q => i_dlyce_dq(54)
    );
  i_dlyce_dq_60 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_60_mux00051,
      R => rstdiv,
      S => N128,
      Q => i_dlyce_dq(60)
    );
  i_dlyce_dq_55 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_55_mux00051,
      R => rstdiv,
      S => N135,
      Q => i_dlyce_dq(55)
    );
  i_dlyce_dq_56 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_56_mux00051,
      R => rstdiv,
      S => N128,
      Q => i_dlyce_dq(56)
    );
  i_dlyce_dq_57 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_57_mux00051,
      R => rstdiv,
      S => N128,
      Q => i_dlyce_dq(57)
    );
  i_dlyce_dq_61 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_61_mux00051,
      R => rstdiv,
      S => N128,
      Q => i_dlyce_dq(61)
    );
  i_dlyce_dq_62 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_62_mux00051,
      R => rstdiv,
      S => N128,
      Q => i_dlyce_dq(62)
    );
  i_dlyce_dq_58 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_58_mux00051,
      R => rstdiv,
      S => N128,
      Q => i_dlyce_dq(58)
    );
  i_dlyce_dq_63 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_63_mux00051,
      R => rstdiv,
      S => N128,
      Q => i_dlyce_dq(63)
    );
  i_dlyce_dq_59 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_59_mux00051,
      R => rstdiv,
      S => N128,
      Q => i_dlyce_dq(59)
    );
  i_dlyinc_dq_1 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_1_mux00051,
      R => rstdiv,
      S => N137,
      Q => i_dlyinc_dq(1)
    );
  i_dlyinc_dq_0 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_0_mux00051,
      R => rstdiv,
      S => N137,
      Q => i_dlyinc_dq(0)
    );
  i_dlyinc_dq_2 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_2_mux00051,
      R => rstdiv,
      S => N137,
      Q => i_dlyinc_dq(2)
    );
  i_dlyinc_dq_5 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_5_mux00051,
      R => rstdiv,
      S => N137,
      Q => i_dlyinc_dq(5)
    );
  i_dlyinc_dq_3 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_3_mux00051,
      R => rstdiv,
      S => N137,
      Q => i_dlyinc_dq(3)
    );
  i_dlyinc_dq_4 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_4_mux00051,
      R => rstdiv,
      S => N137,
      Q => i_dlyinc_dq(4)
    );
  i_dlyinc_dq_6 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_6_mux00051,
      R => rstdiv,
      S => N137,
      Q => i_dlyinc_dq(6)
    );
  i_dlyinc_dq_8 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_8_mux00051,
      R => rstdiv,
      S => N138,
      Q => i_dlyinc_dq(8)
    );
  i_dlyinc_dq_7 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_7_mux00051,
      R => rstdiv,
      S => N137,
      Q => i_dlyinc_dq(7)
    );
  i_dlyinc_dq_9 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_9_mux00051,
      R => rstdiv,
      S => N138,
      Q => i_dlyinc_dq(9)
    );
  i_dlyce_dq_0 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_0_mux00051,
      R => rstdiv,
      S => N131,
      Q => i_dlyce_dq(0)
    );
  i_dlyce_dq_1 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_1_mux00051,
      R => rstdiv,
      S => N131,
      Q => i_dlyce_dq(1)
    );
  i_dlyce_dq_2 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_2_mux00051,
      R => rstdiv,
      S => N131,
      Q => i_dlyce_dq(2)
    );
  i_dlyce_dq_3 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_3_mux00051,
      R => rstdiv,
      S => N131,
      Q => i_dlyce_dq(3)
    );
  i_dlyce_dq_4 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_4_mux00051,
      R => rstdiv,
      S => N131,
      Q => i_dlyce_dq(4)
    );
  i_dlyce_dq_5 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_5_mux00051,
      R => rstdiv,
      S => N131,
      Q => i_dlyce_dq(5)
    );
  i_dlyce_dq_6 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_6_mux00051,
      R => rstdiv,
      S => N131,
      Q => i_dlyce_dq(6)
    );
  i_dlyce_dq_7 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_7_mux00051,
      R => rstdiv,
      S => N131,
      Q => i_dlyce_dq(7)
    );
  i_dlyce_dq_8 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_8_mux00051,
      R => rstdiv,
      S => N134,
      Q => i_dlyce_dq(8)
    );
  i_dlyce_dq_9 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyce_dq_9_mux00051,
      R => rstdiv,
      S => N134,
      Q => i_dlyce_dq(9)
    );
  i_dlyinc_dq_11 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_11_mux00051,
      R => rstdiv,
      S => N138,
      Q => i_dlyinc_dq(11)
    );
  i_dlyinc_dq_10 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_10_mux00052,
      R => rstdiv,
      S => N138,
      Q => i_dlyinc_dq(10)
    );
  i_dlyinc_dq_13 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_13_mux00051,
      R => rstdiv,
      S => N138,
      Q => i_dlyinc_dq(13)
    );
  i_dlyinc_dq_12 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_12_mux00051,
      R => rstdiv,
      S => N138,
      Q => i_dlyinc_dq(12)
    );
  i_dlyinc_dq_14 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_14_mux00051,
      R => rstdiv,
      S => N138,
      Q => i_dlyinc_dq(14)
    );
  i_dlyinc_dq_20 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_20_mux00051,
      R => rstdiv,
      S => N139,
      Q => i_dlyinc_dq(20)
    );
  i_dlyinc_dq_15 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_15_mux00051,
      R => rstdiv,
      S => N138,
      Q => i_dlyinc_dq(15)
    );
  i_dlyinc_dq_21 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_21_mux00051,
      R => rstdiv,
      S => N139,
      Q => i_dlyinc_dq(21)
    );
  i_dlyinc_dq_16 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_16_mux00052,
      R => rstdiv,
      S => N139,
      Q => i_dlyinc_dq(16)
    );
  i_dlyinc_dq_22 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_22_mux00051,
      R => rstdiv,
      S => N139,
      Q => i_dlyinc_dq(22)
    );
  i_dlyinc_dq_17 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_17_mux00051,
      R => rstdiv,
      S => N139,
      Q => i_dlyinc_dq(17)
    );
  i_dlyinc_dq_23 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_23_mux00051,
      R => rstdiv,
      S => N139,
      Q => i_dlyinc_dq(23)
    );
  i_dlyinc_dq_18 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_18_mux00051,
      R => rstdiv,
      S => N139,
      Q => i_dlyinc_dq(18)
    );
  i_dlyinc_dq_19 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_19_mux00051,
      R => rstdiv,
      S => N139,
      Q => i_dlyinc_dq(19)
    );
  i_dlyinc_dq_24 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_24_mux00052,
      R => rstdiv,
      S => N140,
      Q => i_dlyinc_dq(24)
    );
  i_dlyinc_dq_30 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_30_mux00051,
      R => rstdiv,
      S => N140,
      Q => i_dlyinc_dq(30)
    );
  i_dlyinc_dq_26 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_26_mux00051,
      R => rstdiv,
      S => N140,
      Q => i_dlyinc_dq(26)
    );
  i_dlyinc_dq_25 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_25_mux00051,
      R => rstdiv,
      S => N140,
      Q => i_dlyinc_dq(25)
    );
  i_dlyinc_dq_27 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_27_mux00051,
      R => rstdiv,
      S => N140,
      Q => i_dlyinc_dq(27)
    );
  i_dlyinc_dq_31 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_31_mux00051,
      R => rstdiv,
      S => N140,
      Q => i_dlyinc_dq(31)
    );
  i_dlyinc_dq_32 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_32_mux00052,
      R => rstdiv,
      S => N141,
      Q => i_dlyinc_dq(32)
    );
  i_dlyinc_dq_34 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_34_mux00051,
      R => rstdiv,
      S => N141,
      Q => i_dlyinc_dq(34)
    );
  i_dlyinc_dq_33 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_33_mux00051,
      R => rstdiv,
      S => N141,
      Q => i_dlyinc_dq(33)
    );
  i_dlyinc_dq_28 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_28_mux00051,
      R => rstdiv,
      S => N140,
      Q => i_dlyinc_dq(28)
    );
  i_dlyinc_dq_35 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_35_mux00051,
      R => rstdiv,
      S => N141,
      Q => i_dlyinc_dq(35)
    );
  i_dlyinc_dq_29 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_29_mux00051,
      R => rstdiv,
      S => N140,
      Q => i_dlyinc_dq(29)
    );
  i_dlyinc_dq_40 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_40_mux00052,
      R => rstdiv,
      S => N142,
      Q => i_dlyinc_dq(40)
    );
  i_dlyinc_dq_42 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_42_mux00051,
      R => rstdiv,
      S => N142,
      Q => i_dlyinc_dq(42)
    );
  i_dlyinc_dq_41 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_41_mux00051,
      R => rstdiv,
      S => N142,
      Q => i_dlyinc_dq(41)
    );
  i_dlyinc_dq_36 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_36_mux00051,
      R => rstdiv,
      S => N141,
      Q => i_dlyinc_dq(36)
    );
  i_dlyinc_dq_38 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_38_mux00051,
      R => rstdiv,
      S => N141,
      Q => i_dlyinc_dq(38)
    );
  i_dlyinc_dq_37 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_37_mux00051,
      R => rstdiv,
      S => N141,
      Q => i_dlyinc_dq(37)
    );
  i_dlyinc_dq_43 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_43_mux00051,
      R => rstdiv,
      S => N142,
      Q => i_dlyinc_dq(43)
    );
  i_dlyinc_dq_50 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_50_mux00051,
      R => rstdiv,
      S => N143,
      Q => i_dlyinc_dq(50)
    );
  i_dlyinc_dq_44 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_44_mux00051,
      R => rstdiv,
      S => N142,
      Q => i_dlyinc_dq(44)
    );
  i_dlyinc_dq_39 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_39_mux00051,
      R => rstdiv,
      S => N141,
      Q => i_dlyinc_dq(39)
    );
  i_dlyinc_dq_45 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_45_mux00051,
      R => rstdiv,
      S => N142,
      Q => i_dlyinc_dq(45)
    );
  i_dlyinc_dq_51 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_51_mux00051,
      R => rstdiv,
      S => N143,
      Q => i_dlyinc_dq(51)
    );
  i_dlyinc_dq_46 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_46_mux00051,
      R => rstdiv,
      S => N142,
      Q => i_dlyinc_dq(46)
    );
  i_dlyinc_dq_52 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_52_mux00051,
      R => rstdiv,
      S => N143,
      Q => i_dlyinc_dq(52)
    );
  i_dlyinc_dq_53 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_53_mux00051,
      R => rstdiv,
      S => N143,
      Q => i_dlyinc_dq(53)
    );
  i_dlyinc_dq_47 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_47_mux00051,
      R => rstdiv,
      S => N142,
      Q => i_dlyinc_dq(47)
    );
  i_dlyinc_dq_54 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_54_mux00051,
      R => rstdiv,
      S => N143,
      Q => i_dlyinc_dq(54)
    );
  i_dlyinc_dq_48 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_48_mux00052,
      R => rstdiv,
      S => N143,
      Q => i_dlyinc_dq(48)
    );
  i_dlyinc_dq_49 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_49_mux00051,
      R => rstdiv,
      S => N143,
      Q => i_dlyinc_dq(49)
    );
  i_dlyinc_dq_60 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_60_mux00051,
      R => rstdiv,
      S => N144,
      Q => i_dlyinc_dq(60)
    );
  i_dlyinc_dq_61 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_61_mux00051,
      R => rstdiv,
      S => N144,
      Q => i_dlyinc_dq(61)
    );
  i_dlyinc_dq_55 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_55_mux00051,
      R => rstdiv,
      S => N143,
      Q => i_dlyinc_dq(55)
    );
  i_dlyinc_dq_56 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_56_mux00052,
      R => rstdiv,
      S => N144,
      Q => i_dlyinc_dq(56)
    );
  i_dlyinc_dq_62 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_62_mux00051,
      R => rstdiv,
      S => N144,
      Q => i_dlyinc_dq(62)
    );
  i_dlyinc_dq_57 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_57_mux00051,
      R => rstdiv,
      S => N144,
      Q => i_dlyinc_dq(57)
    );
  i_dlyinc_dq_63 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_63_mux00051,
      R => rstdiv,
      S => N144,
      Q => i_dlyinc_dq(63)
    );
  i_dlyinc_dq_58 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_58_mux00051,
      R => rstdiv,
      S => N144,
      Q => i_dlyinc_dq(58)
    );
  i_dlyinc_dq_59 : FDRS
    port map (
      C => clkdiv,
      D => i_dlyinc_dq_59_mux00051,
      R => rstdiv,
      S => N144,
      Q => i_dlyinc_dq(59)
    );
  cal3_state_FSM_FFd3 : FDRS
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal3_state_FSM_FFd3_In2,
      R => rstdiv,
      S => rden_dly_10_not0001,
      Q => cal3_state_FSM_FFd3_7315
    );
  cal3_state_FSM_FFd2 : FDRS
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal3_state_FSM_FFd2_In1_7314,
      R => rstdiv,
      S => rden_dly_10_not0001,
      Q => cal3_state_FSM_FFd2_7313
    );
  cal2_state_FSM_FFd1 : FDRS
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal2_state_FSM_FFd1_In1,
      R => rstdiv,
      S => cal2_dlyinc_dqs_mux0002,
      Q => cal2_state_FSM_FFd1_7270
    );
  rden_inc : FDR
    port map (
      C => clkdiv,
      D => rden_inc_rstpot_8599,
      R => rstdiv,
      Q => rden_inc_8597
    );
  calib_done_tmp_3 : FDR
    port map (
      C => clkdiv,
      D => calib_done_tmp_3_rstpot_7412,
      R => rstdiv,
      Q => calib_done_tmp_3_Q
    );
  rden_mux_0 : FDR
    port map (
      C => clkdiv,
      D => rden_mux_0_rstpot_8601,
      R => rstdiv,
      Q => rden_mux(0)
    );
  rden_mux_1 : FDR
    port map (
      C => clkdiv,
      D => rden_mux_1_rstpot_8604,
      R => rstdiv,
      Q => rden_mux(1)
    );
  rden_mux_2 : FDR
    port map (
      C => clkdiv,
      D => rden_mux_2_rstpot_8606,
      R => rstdiv,
      Q => rden_mux(2)
    );
  rden_mux_3 : FDR
    port map (
      C => clkdiv,
      D => rden_mux_3_rstpot_8608,
      R => rstdiv,
      Q => rden_mux(3)
    );
  rden_mux_4 : FDR
    port map (
      C => clkdiv,
      D => rden_mux_4_rstpot_8610,
      R => rstdiv,
      Q => rden_mux(4)
    );
  rden_mux_5 : FDR
    port map (
      C => clkdiv,
      D => rden_mux_5_rstpot_8612,
      R => rstdiv,
      Q => rden_mux(5)
    );
  rden_mux_6 : FDR
    port map (
      C => clkdiv,
      D => rden_mux_6_rstpot_8614,
      R => rstdiv,
      Q => rden_mux(6)
    );
  rden_mux_7 : FDR
    port map (
      C => clkdiv,
      D => rden_mux_7_rstpot_8616,
      R => rstdiv,
      Q => rden_mux(7)
    );
  rden_dly_39 : FDR
    port map (
      C => clkdiv,
      D => rden_dly_39_rstpot_8543,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly(39)
    );
  rden_dly_0_ren : FDR
    port map (
      C => clkdiv,
      D => rden_dly_0_ren_rstpot_8477,
      R => rstdiv,
      Q => NlwRenamedSig_OI_rden_dly_0_ren
    );
  calib_ref_req_5925 : FDR
    port map (
      C => clkdiv,
      D => calib_ref_req_rstpot_7559,
      R => rstdiv,
      Q => calib_ref_req
    );
  next_count_dq_5 : FDR
    port map (
      C => clkdiv,
      D => next_count_dq_5_rstpot_8088,
      R => rstdiv,
      Q => next_count_dq(5)
    );
  cal4_state_FSM_FFd3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal4_state_FSM_FFd3_rstpot_7382,
      R => rstdiv,
      Q => cal4_state_FSM_FFd3_7381
    );
  cal4_state_FSM_FFd6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal4_state_FSM_FFd6_rstpot_7388,
      R => rstdiv,
      Q => cal4_state_FSM_FFd6_7387
    );
  cal2_state_FSM_FFd5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal2_state_FSM_FFd5_rstpot_7279,
      R => rstdiv,
      Q => cal2_state_FSM_FFd5_7278
    );
  cal2_state_FSM_FFd7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal2_state_FSM_FFd7_rstpot_7283,
      R => rstdiv,
      Q => cal2_state_FSM_FFd7_7282
    );
  cal1_state_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal1_state_FSM_FFd2_rstpot_7162,
      R => rstdiv,
      Q => cal1_state_FSM_FFd2_7161
    );
  cal1_state_FSM_FFd5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal1_state_FSM_FFd5_rstpot_7168,
      R => rstdiv,
      Q => cal1_state_FSM_FFd5_7167
    );
  cal1_state_FSM_FFd9 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal1_state_FSM_FFd9_rstpot_7176,
      R => rstdiv,
      Q => cal1_state_FSM_FFd9_7175
    );
  cal2_state_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv,
      D => cal2_state_FSM_FFd2_rstpot1_7273,
      R => rstdiv,
      Q => cal2_state_FSM_FFd2_7272
    );
  cal4_data_match_stgd : FD
    port map (
      C => clkdiv,
      D => cal4_data_match_stgd_rstpot,
      Q => cal4_data_match_stgd_7321
    );
  cal2_curr_sel : FD
    port map (
      C => clkdiv,
      D => cal2_curr_sel_rstpot_7187,
      Q => cal2_curr_sel_7186
    );
  cal4_idel_adj_inc : FD
    port map (
      C => clkdiv,
      D => cal4_idel_adj_inc_rstpot_7353,
      Q => cal4_idel_adj_inc_7352
    );
  cal4_seek_left : FD
    port map (
      C => clkdiv,
      D => cal4_seek_left_rstpot_7373,
      Q => cal4_seek_left_7372
    );
  cal1_found_rising : FD
    port map (
      C => clkdiv,
      D => cal1_found_rising_rstpot_7076,
      Q => cal1_found_rising_7075
    );
  i_dlyrst_dq : FD
    port map (
      C => clkdiv,
      D => rstdiv,
      Q => NlwRenamedSignal_i_dlyrst_dq
    );
  cal4_data_match : FD
    port map (
      C => clkdiv,
      D => cal4_data_match_rstpot,
      Q => cal4_data_match_7319
    );
  cal3_data_match : FD
    port map (
      C => clkdiv,
      D => cal3_data_match_rstpot,
      Q => cal3_data_match_7289
    );
  cal1_idel_max_tap_we : FD
    port map (
      C => clkdiv,
      D => cal1_idel_max_tap_we_rstpot,
      Q => cal1_idel_max_tap_we_7129
    );
  cal3_data_match_stgd : FD
    port map (
      C => clkdiv,
      D => cal3_data_match_stgd_rstpot,
      Q => cal3_data_match_stgd_7293
    );
  calib_rden_dly_39 : FD
    port map (
      C => clkdiv,
      D => calib_rden_dly_39_rstpot_7493,
      Q => calib_rden_dly(39)
    );
  calib_rden_dly_0 : FD
    port map (
      C => clkdiv,
      D => calib_rden_dly_0_rstpot_7427,
      Q => calib_rden_dly(0)
    );
  calib_ctrl_rden_negedge_r_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => calib_ctrl_rden_r_7405,
      I1 => ctrl_rden,
      O => calib_ctrl_rden_negedge_r_rstpot_7404
    );
  calib_ctrl_rden_negedge_r : FD
    port map (
      C => clk,
      D => calib_ctrl_rden_negedge_r_rstpot_7404,
      Q => calib_ctrl_rden_negedge_r_7403
    );
  calib_rden_edge_r : FD
    port map (
      C => clk,
      D => calib_rden_edge_r_rstpot_7514,
      Q => calib_rden_edge_r_7513
    );
  calib_init_rden_r : FD
    port map (
      C => clk,
      D => calib_init_rden_r_rstpot_7417,
      Q => calib_init_rden_r_7416
    );
  calib_ctrl_gate_pulse_r : FD
    port map (
      C => clk,
      D => calib_ctrl_gate_pulse_r_rstpot_7402,
      Q => calib_ctrl_gate_pulse_r_7401
    );
  calib_init_gate_pulse_r : FD
    port map (
      C => clk,
      D => calib_init_gate_pulse_r_rstpot_7415,
      Q => calib_init_gate_pulse_r_7413
    );
  cal2_idel_dec_cnt_1 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_dec_cnt_1_rstpot_7195,
      Q => cal2_idel_dec_cnt(1)
    );
  cal2_idel_dec_cnt_3 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_dec_cnt_3_rstpot_7198,
      Q => cal2_idel_dec_cnt(3)
    );
  cal1_data_chk_last_valid : FD
    port map (
      C => clkdiv,
      D => cal1_data_chk_last_valid_rstpot_7053,
      Q => cal1_data_chk_last_valid_7052
    );
  cal1_found_second_edge : FD
    port map (
      C => clkdiv,
      D => cal1_found_second_edge_rstpot_7078,
      Q => cal1_found_second_edge_7077
    );
  cal2_rd_data_last_valid_neg : FD
    port map (
      C => clkdiv,
      D => cal2_rd_data_last_valid_neg_rstpot_7239,
      Q => cal2_rd_data_last_valid_neg_7238
    );
  cal4_idel_adj_cnt_5 : FD
    port map (
      C => clkdiv,
      D => cal4_idel_adj_cnt_5_rstpot_7346,
      Q => cal4_idel_adj_cnt(5)
    );
  cal2_idel_tap_limit_0 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_tap_limit_0_rstpot,
      Q => cal2_idel_tap_limit(0)
    );
  cal2_idel_tap_limit_1 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_tap_limit_1_rstpot,
      Q => cal2_idel_tap_limit(1)
    );
  cal2_idel_tap_limit_2 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_tap_limit_2_rstpot,
      Q => cal2_idel_tap_limit(2)
    );
  cal2_idel_tap_limit_3 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_tap_limit_3_rstpot,
      Q => cal2_idel_tap_limit(3)
    );
  cal2_idel_tap_limit_4 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_tap_limit_4_rstpot,
      Q => cal2_idel_tap_limit(4)
    );
  cal2_idel_tap_limit_5 : FD
    port map (
      C => clkdiv,
      D => cal2_idel_tap_limit_5_rstpot,
      Q => cal2_idel_tap_limit(5)
    );
  cal1_low_freq_idel_dec_0 : FD
    port map (
      C => clkdiv,
      D => cal1_low_freq_idel_dec_0_rstpot,
      Q => cal1_low_freq_idel_dec(0)
    );
  cal1_low_freq_idel_dec_6 : FD
    port map (
      C => clkdiv,
      D => cal1_low_freq_idel_dec_6_rstpot_7148,
      Q => cal1_low_freq_idel_dec(6)
    );
  cal1_found_window : FD
    port map (
      C => clkdiv,
      D => cal1_found_window_rstpot1_7081,
      Q => cal1_found_window_7079
    );
  cal4_stable_window : FD
    port map (
      C => clkdiv,
      D => cal4_stable_window_rstpot1_7376,
      Q => cal4_stable_window_7374
    );
  dlyce_or190_SW0 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => cal2_rd_data_sel_r(4),
      I1 => NlwRenamedSig_OI_cal2_rd_data_sel(4),
      I2 => cal2_rd_data_sel_r(3),
      I3 => NlwRenamedSig_OI_cal2_rd_data_sel(3),
      I4 => cal2_rd_data_sel_r(2),
      I5 => NlwRenamedSig_OI_cal2_rd_data_sel(2),
      O => N1611
    );
  dlyce_or190 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF2F"
    )
    port map (
      I0 => cal2_rd_data_sel_r(5),
      I1 => NlwRenamedSig_OI_cal2_rd_data_sel(5),
      I2 => N1611,
      I3 => dlyce_or85_7601,
      I4 => dlyce_or49_7600,
      I5 => dlyce_or13_7599,
      O => dlyce_or
    );
  cal1_window_cnt_or000011 : LUT6
    generic map(
      INIT => X"00000000E0000000"
    )
    port map (
      I0 => cal1_state_FSM_FFd3_7163,
      I1 => cal1_state_FSM_FFd6_7169,
      I2 => idel_set_cnt(2),
      I3 => idel_set_cnt(1),
      I4 => idel_set_cnt(0),
      I5 => dlyce_or,
      O => cal1_window_cnt_and0000
    );
  next_count_dq_5_rstpot_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => count_dq(4),
      I1 => count_dq(3),
      O => N163
    );
  next_count_dq_5_rstpot : LUT6
    generic map(
      INIT => X"FFA0A0A0FF282828"
    )
    port map (
      I0 => N155,
      I1 => Madd_next_count_dq_addsub0000_cy(2),
      I2 => count_dq(5),
      I3 => N11,
      I4 => next_count_dq(5),
      I5 => N163,
      O => next_count_dq_5_rstpot_8088
    );
  next_count_dqs_mux0000_0_1_SW2 : LUT6
    generic map(
      INIT => X"8080FF808000FF00"
    )
    port map (
      I0 => count_dqs(0),
      I1 => count_dqs(2),
      I2 => count_dqs(1),
      I3 => cal2_state_FSM_FFd6_7280,
      I4 => cal2_detect_edge,
      I5 => cal2_state_FSM_FFd3_7274,
      O => N165
    );
  next_count_dq_mux0000_0_21 : LUT6
    generic map(
      INIT => X"44444000CCCCC000"
    )
    port map (
      I0 => Madd_next_count_dq_addsub0000_cy(2),
      I1 => cal1_state_FSM_FFd2_7161,
      I2 => cal1_dlyce_dq_7060,
      I3 => cal1_state_cmp_eq0002,
      I4 => cal1_state_cmp_eq0001_7178,
      I5 => N167,
      O => N155
    );
  cal4_state_FSM_FFd6_rstpot : LUT5
    generic map(
      INIT => X"F4FFF4F4"
    )
    port map (
      I0 => cal3_state_cmp_eq0001,
      I1 => cal4_state_FSM_FFd6_7387,
      I2 => cal4_state_FSM_FFd7_7389,
      I3 => cal4_state_cmp_eq0000,
      I4 => N158,
      O => cal4_state_FSM_FFd6_rstpot_7388
    );
  cal1_state_FSM_FFd9_rstpot : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => cal1_state_FSM_FFd9_7175,
      I1 => cal1_state_cmp_eq0000,
      I2 => cal1_state_FSM_FFd10_7157,
      I3 => idel_set_wait,
      O => cal1_state_FSM_FFd9_rstpot_7176
    );
  cal2_idel_dec_cnt_3_rstpot : LUT5
    generic map(
      INIT => X"FFF2F2F2"
    )
    port map (
      I0 => cal2_idel_dec_cnt_mux0000_3_59_7205,
      I1 => cal2_detect_edge,
      I2 => cal2_idel_dec_cnt_mux0000_3_56_7204,
      I3 => cal2_idel_dec_cnt(3),
      I4 => N2,
      O => cal2_idel_dec_cnt_3_rstpot_7198
    );
  cal2_idel_dec_cnt_1_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFFAABA2010"
    )
    port map (
      I0 => cal2_idel_dec_cnt(1),
      I1 => cal2_state_cmp_eq0000,
      I2 => cal2_state_FSM_FFd2_7272,
      I3 => cal2_idel_dec_cnt(0),
      I4 => N2,
      I5 => cal2_idel_dec_cnt_mux0000_1_1_7202,
      O => cal2_idel_dec_cnt_1_rstpot_7195
    );
  cal2_state_FSM_FFd5_rstpot : LUT5
    generic map(
      INIT => X"EEEEAAAE"
    )
    port map (
      I0 => N1371,
      I1 => cal2_state_FSM_FFd5_7278,
      I2 => calib_done_tmp_1_Q,
      I3 => calib_ref_done,
      I4 => idel_set_wait,
      O => cal2_state_FSM_FFd5_rstpot_7279
    );
  cal1_found_rising_rstpot : LUT4
    generic map(
      INIT => X"30AA"
    )
    port map (
      I0 => cal1_found_rising_7075,
      I1 => cal1_data_chk_r(1),
      I2 => cal1_data_chk_r(0),
      I3 => cal1_found_window_not0001,
      O => cal1_found_rising_rstpot_7076
    );
  cal1_found_window_rstpot1 : LUT5
    generic map(
      INIT => X"0C000808"
    )
    port map (
      I0 => cal1_found_window_7079,
      I1 => cal1_data_chk_last_valid_7052,
      I2 => cal1_state_FSM_FFd10_7157,
      I3 => cal1_detect_stable,
      I4 => cal1_found_window_not0001,
      O => cal1_found_window_rstpot1_7081
    );
  cal4_state_FSM_FFd7_In1 : LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
    port map (
      I0 => calib_ref_done,
      I1 => cal4_state_FSM_FFd1_7377,
      I2 => calib_done_tmp_3_Q,
      I3 => idel_set_wait,
      I4 => cal4_state_FSM_FFd8_7391,
      I5 => calib_start(3),
      O => cal4_state_FSM_FFd7_In
    );
  cal2_state_FSM_FFd8_In1 : LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
    port map (
      I0 => calib_ref_done,
      I1 => cal2_state_FSM_FFd5_7278,
      I2 => calib_done_tmp_1_Q,
      I3 => idel_set_wait,
      I4 => cal2_state_FSM_FFd9_7286,
      I5 => calib_start(1),
      O => cal2_state_FSM_FFd8_In
    );
  Mmult_calib_rden_dly_mult0000_Madd_xor_3_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => count_gate(2),
      I1 => count_gate(1),
      I2 => count_gate(0),
      O => calib_rden_dly_mult0000(3)
    );
  cal1_idel_dec_cnt_mux0001_0_21 : LUT6
    generic map(
      INIT => X"FFFFFFFFFAEAEAEA"
    )
    port map (
      I0 => cal1_state_FSM_FFd11_7159,
      I1 => cal1_state_cmp_eq0001_7178,
      I2 => cal1_state_FSM_FFd2_7161,
      I3 => cal1_dlyce_dq_7060,
      I4 => cal1_state_cmp_eq0002,
      I5 => N1411,
      O => N63
    );
  cal4_idel_adj_cnt_mux0000_0_1_SW0_SW0 : LUT4
    generic map(
      INIT => X"2355"
    )
    port map (
      I0 => cal4_data_good,
      I1 => cal4_idel_max_tap_7356,
      I2 => cal4_stable_window_7374,
      I3 => cal4_seek_left_7372,
      O => N1731
    );
  cal4_idel_adj_cnt_mux0000_0_1 : LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
    port map (
      I0 => N77,
      I1 => cal4_state_FSM_FFd7_7389,
      I2 => cal4_dlyinc_gate_or0000,
      I3 => cal4_state_FSM_FFd3_7381,
      I4 => cal4_state_FSM_FFd5_7385,
      I5 => N1731,
      O => N4
    );
  cal2_rd_data_sel_0_mux000111_SW0_SW0 : LUT4
    generic map(
      INIT => X"FFF2"
    )
    port map (
      I0 => cal2_state_FSM_FFd9_7286,
      I1 => calib_start(1),
      I2 => cal2_state_FSM_FFd6_7280,
      I3 => cal2_state_FSM_FFd5_7278,
      O => N175
    );
  cal2_rd_data_sel_0_mux000111 : LUT6
    generic map(
      INIT => X"FFFFFFFFEFEEEEEE"
    )
    port map (
      I0 => N1421,
      I1 => N175,
      I2 => cal2_detect_edge,
      I3 => cal2_state_FSM_FFd3_7274,
      I4 => cal2_idel_tap_limit_hit_7228,
      I5 => cal2_state_FSM_FFd2_7272,
      O => N56
    );
  next_count_dqs_mux0000_0_1 : LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFFFE"
    )
    port map (
      I0 => N65,
      I1 => cal2_state_FSM_FFd8_7284,
      I2 => N165,
      I3 => cal2_state_FSM_FFd3_7274,
      I4 => cal2_detect_edge,
      I5 => cal2_idel_tap_limit_hit_7228,
      O => N17
    );
  cal2_rd_data_fall_last_neg_not00011 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => cal2_state_FSM_FFd3_7274,
      I1 => cal2_detect_edge,
      I2 => cal2_idel_tap_limit_hit_7228,
      I3 => rstdiv,
      O => cal2_rd_data_fall_last_neg_not0001
    );
  cal4_window_cnt_or00001 : LUT6
    generic map(
      INIT => X"FFFFFFFF02220AAA"
    )
    port map (
      I0 => cal4_window_cnt_not0001,
      I1 => cal4_data_match_stgd_7321,
      I2 => cal4_data_match_7319,
      I3 => calib_rden_valid_7555,
      I4 => calib_rden_valid_stgd_7556,
      I5 => cal4_state_FSM_FFd7_7389,
      O => cal4_window_cnt_or0000
    );
  Mmux_rdd_rise_q1_bit1_mux0000_2_f7 : MUXF7
    port map (
      I0 => Mmux_rdd_rise_q1_bit1_mux0000_4_6839,
      I1 => Mmux_rdd_rise_q1_bit1_mux0000_3_6838,
      S => rdd_mux_sel(2),
      O => rdd_rise_q1_bit1_mux0000
    );
  Mmux_rdd_rise_q2_bit1_mux0000_2_f7 : MUXF7
    port map (
      I0 => Mmux_rdd_rise_q2_bit1_mux0000_4_6843,
      I1 => Mmux_rdd_rise_q2_bit1_mux0000_3_6842,
      S => rdd_mux_sel(2),
      O => rdd_rise_q2_bit1_mux0000
    );
  Mmux_rdd_rise_q1_mux0000_2_f7 : MUXF7
    port map (
      I0 => Mmux_rdd_rise_q1_mux0000_4_6841,
      I1 => Mmux_rdd_rise_q1_mux0000_3_6840,
      S => rdd_mux_sel(2),
      O => rdd_rise_q1_mux0000
    );
  Mmux_rdd_fall_q1_bit1_mux0000_2_f7 : MUXF7
    port map (
      I0 => Mmux_rdd_fall_q1_bit1_mux0000_4_6831,
      I1 => Mmux_rdd_fall_q1_bit1_mux0000_3_6830,
      S => rdd_mux_sel(2),
      O => rdd_fall_q1_bit1_mux0000
    );
  Mmux_rdd_fall_q2_bit1_mux0000_2_f7 : MUXF7
    port map (
      I0 => Mmux_rdd_fall_q2_bit1_mux0000_4_6835,
      I1 => Mmux_rdd_fall_q2_bit1_mux0000_3_6834,
      S => rdd_mux_sel(2),
      O => rdd_fall_q2_bit1_mux0000
    );
  Mmux_rdd_rise_q2_mux0000_2_f7 : MUXF7
    port map (
      I0 => Mmux_rdd_rise_q2_mux0000_4_6845,
      I1 => Mmux_rdd_rise_q2_mux0000_3_6844,
      S => rdd_mux_sel(2),
      O => rdd_rise_q2_mux0000
    );
  Mmux_rdd_fall_q1_mux0000_2_f7 : MUXF7
    port map (
      I0 => Mmux_rdd_fall_q1_mux0000_4_6833,
      I1 => Mmux_rdd_fall_q1_mux0000_3_6832,
      S => rdd_mux_sel(2),
      O => rdd_fall_q1_mux0000
    );
  Mmux_rdd_fall_q2_mux0000_2_f7 : MUXF7
    port map (
      I0 => Mmux_rdd_fall_q2_mux0000_4_6837,
      I1 => Mmux_rdd_fall_q2_mux0000_3_6836,
      S => rdd_mux_sel(2),
      O => rdd_fall_q2_mux0000
    );
  Mmux_cal1_data_chk_r_varindex0001_6_f7 : MUXF7
    port map (
      I0 => Mmux_cal1_data_chk_r_varindex0001_8_6794,
      I1 => Mmux_cal1_data_chk_r_varindex0001_71_6793,
      S => next_count_dq(4),
      O => Mmux_cal1_data_chk_r_varindex0001_6_f7_6791
    );
  Mmux_cal1_data_chk_r_varindex0000_6_f7 : MUXF7
    port map (
      I0 => Mmux_cal1_data_chk_r_varindex0000_8_6772,
      I1 => Mmux_cal1_data_chk_r_varindex0000_71_6771,
      S => next_count_dq(4),
      O => Mmux_cal1_data_chk_r_varindex0000_6_f7_6769
    );
  Mmux_cal1_data_chk_r_varindex0000_5_f7 : MUXF7
    port map (
      I0 => Mmux_cal1_data_chk_r_varindex0000_7_6770,
      I1 => Mmux_cal1_data_chk_r_varindex0000_6_6768,
      S => next_count_dq(4),
      O => Mmux_cal1_data_chk_r_varindex0000_5_f7_6767
    );
  Mmux_cal1_data_chk_r_varindex0001_5_f7 : MUXF7
    port map (
      I0 => Mmux_cal1_data_chk_r_varindex0001_7_6792,
      I1 => Mmux_cal1_data_chk_r_varindex0001_6_6790,
      S => next_count_dq(4),
      O => Mmux_cal1_data_chk_r_varindex0001_5_f7_6789
    );
  calib_rden_edge_r_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phy_init_rden_r_8107,
      I1 => phy_init_rden_r1_8108,
      O => calib_rden_edge_r_rstpot_7514
    );
  calib_ctrl_gate_pulse_r_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => calib_ctrl_rden_negedge_r_7403,
      I1 => ctrl_rden,
      O => calib_ctrl_gate_pulse_r_rstpot_7402
    );
  cal2_idel_tap_limit_hit_cmp_eq0000649_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => cal2_idel_tap_limit(3),
      I1 => cal2_idel_tap_cnt(3),
      O => N193
    );
  cal2_idel_tap_limit_hit_cmp_eq0000649 : LUT6
    generic map(
      INIT => X"8060180601000000"
    )
    port map (
      I0 => cal2_idel_tap_limit(0),
      I1 => cal2_idel_tap_limit(1),
      I2 => cal2_idel_tap_limit(2),
      I3 => cal2_idel_tap_cnt(1),
      I4 => cal2_idel_tap_cnt(2),
      I5 => N193,
      O => cal2_idel_tap_limit_hit_cmp_eq0000649_7233
    );
  cal4_stable_window_rstpot1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => cal4_stable_window_7374,
      I1 => cal4_state_FSM_FFd7_7389,
      I2 => cal4_stable_window_not0001,
      O => cal4_stable_window_rstpot1_7376
    );
  cal4_data_match_rstpot1 : LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => rdd_rise_q2_r_8469,
      I1 => rdd_fall_q1_8437,
      I2 => rdd_fall_q2_r_8449,
      I3 => rdd_fall_q1_r_8442,
      I4 => rdd_rise_q1_r_8462,
      I5 => N12,
      O => cal4_data_match_rstpot
    );
  cal4_data_match_stgd_rstpot1 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => rdd_rise_q1_r1_8463,
      I1 => rdd_rise_q1_r_8462,
      I2 => rdd_fall_q1_r_8442,
      I3 => rdd_rise_q2_r_8469,
      I4 => rdd_fall_q2_r_8449,
      I5 => N101,
      O => cal4_data_match_stgd_rstpot
    );
  calib_init_rden_r_rstpot : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_rden,
      I1 => calib_done_r(2),
      O => calib_init_rden_r_rstpot_7417
    );
  rden_mux_7_rstpot : LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
    port map (
      I0 => rden_mux(7),
      I1 => count_rden(0),
      I2 => count_rden(2),
      I3 => count_rden(1),
      I4 => N112,
      I5 => rden_mux_1_cmp_eq0000,
      O => rden_mux_7_rstpot_8616
    );
  rden_mux_3_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
    port map (
      I0 => count_rden(2),
      I1 => count_rden(0),
      I2 => count_rden(1),
      I3 => N112,
      I4 => rden_mux_1_cmp_eq0000,
      I5 => rden_mux(3),
      O => rden_mux_3_rstpot_8608
    );
  rden_mux_5_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
    port map (
      I0 => count_rden(1),
      I1 => count_rden(2),
      I2 => count_rden(0),
      I3 => N112,
      I4 => rden_mux_1_cmp_eq0000,
      I5 => rden_mux(5),
      O => rden_mux_5_rstpot_8612
    );
  rden_mux_6_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
    port map (
      I0 => count_rden(0),
      I1 => count_rden(2),
      I2 => count_rden(1),
      I3 => N112,
      I4 => rden_mux_1_cmp_eq0000,
      I5 => rden_mux(6),
      O => rden_mux_6_rstpot_8614
    );
  calib_ref_req_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cal4_ref_req_7370,
      I1 => cal1_ref_req_7153,
      I2 => cal2_ref_req_7268,
      O => calib_ref_req_rstpot_7559
    );
  rden_mux_1_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
    port map (
      I0 => count_rden(0),
      I1 => N112,
      I2 => count_rden(2),
      I3 => count_rden(1),
      I4 => rden_mux_1_cmp_eq0000,
      I5 => rden_mux(1),
      O => rden_mux_1_rstpot_8604
    );
  rden_mux_2_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
    port map (
      I0 => count_rden(1),
      I1 => N112,
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => rden_mux_1_cmp_eq0000,
      I5 => rden_mux(2),
      O => rden_mux_2_rstpot_8606
    );
  rden_mux_4_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
    port map (
      I0 => count_rden(2),
      I1 => N112,
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => rden_mux_1_cmp_eq0000,
      I5 => rden_mux(4),
      O => rden_mux_4_rstpot_8610
    );
  cal1_state_FSM_FFd2_rstpot : LUT5
    generic map(
      INIT => X"FFFF0444"
    )
    port map (
      I0 => cal1_state_cmp_eq0001_7178,
      I1 => cal1_state_FSM_FFd2_7161,
      I2 => cal1_dlyce_dq_7060,
      I3 => cal1_state_cmp_eq0002,
      I4 => cal1_state_FSM_FFd4_7165,
      O => cal1_state_FSM_FFd2_rstpot_7162
    );
  cal3_data_match_rstpot1 : LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => rdd_fall_q2_bit1_r_8447,
      I1 => cal3_data_match_not000139_7290,
      I2 => cal3_data_match_not00018_7291,
      I3 => rdd_fall_q2_8444,
      I4 => rdd_rise_q1_8456,
      I5 => rdd_rise_q2_bit1_r_8467,
      O => cal3_data_match_rstpot
    );
  cal3_data_match_stgd_rstpot1 : LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => rdd_fall_q1_bit1_r1_8440,
      I1 => cal3_data_match_stgd_not000139_7294,
      I2 => cal3_data_match_stgd_not00018_7295,
      I3 => rdd_fall_q1_r_8442,
      I4 => rdd_rise_q2_8464,
      I5 => rdd_rise_q1_bit1_r1_8460,
      O => cal3_data_match_stgd_rstpot
    );
  cal1_low_freq_idel_dec_6_rstpot : LUT5
    generic map(
      INIT => X"01115555"
    )
    port map (
      I0 => cal1_first_edge_tap_cnt(5),
      I1 => cal1_first_edge_tap_cnt(3),
      I2 => cal1_first_edge_tap_cnt(1),
      I3 => cal1_first_edge_tap_cnt(2),
      I4 => cal1_first_edge_tap_cnt(4),
      O => cal1_low_freq_idel_dec_6_rstpot_7148
    );
  cal2_state_FSM_FFd2_rstpot1 : LUT5
    generic map(
      INIT => X"0808FF08"
    )
    port map (
      I0 => cal2_idel_tap_limit_hit_7228,
      I1 => cal2_state_FSM_FFd3_7274,
      I2 => cal2_detect_edge,
      I3 => cal2_state_FSM_FFd2_7272,
      I4 => cal2_state_cmp_eq0000,
      O => cal2_state_FSM_FFd2_rstpot1_7273
    );
  Maddsub_cal1_idel_dec_cnt_share0000_lut_0_Q : LUT4
    generic map(
      INIT => X"7D28"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_bit_time_tap_cnt(0),
      I2 => cal1_bit_time_tap_cnt(1),
      I3 => cal1_idel_dec_cnt(0),
      O => Maddsub_cal1_idel_dec_cnt_share0000_lut(0)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_lut_1_Q : LUT4
    generic map(
      INIT => X"287D"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_bit_time_tap_cnt(1),
      I2 => cal1_bit_time_tap_cnt(2),
      I3 => cal1_idel_dec_cnt(1),
      O => Maddsub_cal1_idel_dec_cnt_share0000_lut(1)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_lut_2_Q : LUT4
    generic map(
      INIT => X"287D"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_bit_time_tap_cnt(2),
      I2 => cal1_bit_time_tap_cnt(3),
      I3 => cal1_idel_dec_cnt(2),
      O => Maddsub_cal1_idel_dec_cnt_share0000_lut(2)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_lut_3_Q : LUT4
    generic map(
      INIT => X"287D"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_bit_time_tap_cnt(3),
      I2 => cal1_bit_time_tap_cnt(4),
      I3 => cal1_idel_dec_cnt(3),
      O => Maddsub_cal1_idel_dec_cnt_share0000_lut(3)
    );
  Maddsub_cal1_idel_dec_cnt_share0000_lut_4_Q : LUT4
    generic map(
      INIT => X"287D"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_bit_time_tap_cnt(4),
      I2 => cal1_bit_time_tap_cnt(5),
      I3 => cal1_idel_dec_cnt(4),
      O => Maddsub_cal1_idel_dec_cnt_share0000_lut(4)
    );
  cal4_state_FSM_FFd3_rstpot : LUT6
    generic map(
      INIT => X"FFA8FFA8FF28FF08"
    )
    port map (
      I0 => N190,
      I1 => cal4_data_good,
      I2 => cal4_seek_left_7372,
      I3 => N20,
      I4 => cal4_stable_window_7374,
      I5 => cal4_idel_max_tap_7356,
      O => cal4_state_FSM_FFd3_rstpot_7382
    );
  cal1_found_second_edge_rstpot : LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
    port map (
      I0 => cal1_found_second_edge_7077,
      I1 => cal1_state_FSM_FFd8_7173,
      I2 => cal1_state_FSM_FFd5_7167,
      I3 => N62,
      I4 => cal1_bit_time_tap_cnt_not0001,
      O => cal1_found_second_edge_rstpot_7078
    );
  cal2_rd_data_last_valid_neg_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
    port map (
      I0 => cal2_rd_data_last_valid_neg_7238,
      I1 => cal2_state_FSM_FFd9_7286,
      I2 => cal2_state_FSM_FFd6_7280,
      I3 => cal2_state_FSM_FFd3_7274,
      I4 => N65,
      I5 => cal2_dlyinc_dqs_mux0002,
      O => cal2_rd_data_last_valid_neg_rstpot_7239
    );
  cal1_data_chk_last_valid_rstpot : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => cal1_data_chk_last_valid_7052,
      I1 => cal1_state_FSM_FFd5_7167,
      I2 => N64,
      I3 => N62,
      O => cal1_data_chk_last_valid_rstpot_7053
    );
  cal2_idel_dec_cnt_mux0000_4_107 : LUT6
    generic map(
      INIT => X"F222F222FFFFF222"
    )
    port map (
      I0 => cal2_idel_dec_cnt_mux0000_4_60_7207,
      I1 => cal2_state_cmp_eq0000,
      I2 => cal2_idel_dec_cnt(4),
      I3 => N2,
      I4 => cal2_idel_dec_cnt_mux0000_4_80_7208,
      I5 => cal2_detect_edge,
      O => cal2_idel_dec_cnt_mux0000_4_Q
    );
  cal4_idel_adj_cnt_5_rstpot : LUT6
    generic map(
      INIT => X"FFA8FFA8FF28FF08"
    )
    port map (
      I0 => N190,
      I1 => cal4_data_good,
      I2 => cal4_seek_left_7372,
      I3 => N48,
      I4 => cal4_stable_window_7374,
      I5 => cal4_idel_max_tap_7356,
      O => cal4_idel_adj_cnt_5_rstpot_7346
    );
  rden_inc_rstpot_SW0 : LUT6
    generic map(
      INIT => X"020B0B0B0202020B"
    )
    port map (
      I0 => rden_dly_0(4),
      I1 => cal3_rden_srl_a(4),
      I2 => NlwRenamedSig_OI_i_calib_done(2),
      I3 => rden_inc_cmp_le00001_8598,
      I4 => cal3_rden_srl_a(3),
      I5 => rden_dly_0(3),
      O => N199
    );
  rden_inc_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF88008000"
    )
    port map (
      I0 => cal3_match_found,
      I1 => cal3_state_FSM_FFd1_7311,
      I2 => N89,
      I3 => N199,
      I4 => count_rden(2),
      I5 => rden_inc_8597,
      O => rden_inc_rstpot_8599
    );
  cal3_rden_srl_a_mux0000_1_SW2 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => cal3_state_FSM_FFd1_7311,
      I1 => N85,
      O => N201
    );
  cal3_rden_srl_a_mux0000_1_Q : LUT6
    generic map(
      INIT => X"FFFDBAB8BABABABA"
    )
    port map (
      I0 => cal3_rden_srl_a(1),
      I1 => cal3_state_FSM_FFd2_7313,
      I2 => cal3_state_FSM_FFd3_7315,
      I3 => N201,
      I4 => N123,
      I5 => cal3_rden_srl_a(0),
      O => cal3_rden_srl_a_mux0000(1)
    );
  cal1_state_FSM_FFd5_rstpot : LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
    port map (
      I0 => cal1_state_FSM_FFd7_7171,
      I1 => cal1_state_FSM_FFd3_7163,
      I2 => idel_set_cnt(0),
      I3 => idel_set_cnt(1),
      I4 => idel_set_cnt(2),
      I5 => dlyce_or,
      O => cal1_state_FSM_FFd5_rstpot_7168
    );
  cal1_idel_inc_cnt_mux0000_0_2 : LUT6
    generic map(
      INIT => X"AFAAAFAAAFAAAD88"
    )
    port map (
      I0 => cal1_idel_inc_cnt(0),
      I1 => cal1_state_FSM_FFd11_7159,
      I2 => cal1_state_cmp_eq0000,
      I3 => cal1_state_FSM_FFd9_7175,
      I4 => N75,
      I5 => cal1_state_FSM_FFd1_7155,
      O => cal1_idel_inc_cnt_mux0000(0)
    );
  cal2_state_FSM_FFd3_In1 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => idel_set_cnt(2),
      I1 => idel_set_cnt(0),
      I2 => idel_set_cnt(1),
      I3 => dlyce_or,
      I4 => cal2_state_FSM_FFd4_7276,
      O => cal2_state_FSM_FFd3_In
    );
  cal2_state_FSM_FFd1_In11 : LUT5
    generic map(
      INIT => X"CC4CCCCC"
    )
    port map (
      I0 => idel_set_cnt(0),
      I1 => cal2_state_FSM_FFd1_7270,
      I2 => idel_set_cnt(1),
      I3 => dlyce_or,
      I4 => idel_set_cnt(2),
      O => cal2_state_FSM_FFd1_In1
    );
  cal2_state_FSM_FFd7_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC4CCC"
    )
    port map (
      I0 => idel_set_cnt(0),
      I1 => cal2_state_FSM_FFd7_7282,
      I2 => idel_set_cnt(1),
      I3 => idel_set_cnt(2),
      I4 => dlyce_or,
      I5 => cal2_state_FSM_FFd8_7284,
      O => cal2_state_FSM_FFd7_rstpot_7283
    );
  Maddsub_cal1_idel_dec_cnt_share0000_lut_6_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cal1_state_FSM_FFd4_7165,
      I1 => cal1_idel_dec_cnt(6),
      O => Maddsub_cal1_idel_dec_cnt_share0000_lut(6)
    );
  cal4_gate_srl_a_mux0000_0_2111 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => cal4_state_FSM_FFd5_7385,
      I1 => calib_rden_valid_7555,
      I2 => calib_rden_valid_stgd_7556,
      O => N190
    );
  cal4_state_FSM_FFd7_In11 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => idel_set_cnt(0),
      I1 => idel_set_cnt(1),
      I2 => calib_done_tmp_3_Q,
      I3 => dlyce_or,
      I4 => idel_set_cnt(2),
      I5 => cal4_state_FSM_FFd1_7377,
      O => cal4_ref_req_mux0003
    );
  cal2_state_FSM_FFd8_In11 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => idel_set_cnt(0),
      I1 => idel_set_cnt(1),
      I2 => calib_done_tmp_1_Q,
      I3 => dlyce_or,
      I4 => idel_set_cnt(2),
      I5 => cal2_state_FSM_FFd5_7278,
      O => cal2_ref_req_mux0003
    );
  gate_srl_in_SW0 : LUT3
    generic map(
      INIT => X"4C"
    )
    port map (
      I0 => calib_done_r(2),
      I1 => calib_init_rden_r_7416,
      I2 => phy_init_rden,
      O => N146
    );
  gate_dly_5_cmp_eq00001 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => count_gate(0),
      I1 => count_gate(2),
      I2 => count_gate(1),
      O => gate_dly_5_cmp_eq0000
    );
  gate_dly_30_cmp_eq00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_gate(1),
      I1 => count_gate(2),
      I2 => count_gate(0),
      O => gate_dly_30_cmp_eq0000
    );
  gate_dly_25_cmp_eq00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_gate(2),
      I1 => count_gate(0),
      I2 => count_gate(1),
      O => gate_dly_25_cmp_eq0000
    );
  gate_dly_20_cmp_eq00001 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => count_gate(2),
      I1 => count_gate(0),
      I2 => count_gate(1),
      O => gate_dly_20_cmp_eq0000
    );
  gate_dly_10_cmp_eq00001 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => count_gate(1),
      I1 => count_gate(2),
      I2 => count_gate(0),
      O => gate_dly_10_cmp_eq0000
    );
  gate_dly_0_cmp_eq00001 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => count_gate(2),
      I1 => count_gate(0),
      I2 => count_gate(1),
      O => gate_dly_0_cmp_eq0000
    );
  cal1_state_FSM_FFd10_In_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => next_count_dq(1),
      I2 => calib_ref_done,
      O => N1151
    );
  cal1_state_FSM_FFd1_In_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => next_count_dq(0),
      I1 => next_count_dq(1),
      I2 => calib_ref_done,
      O => N1172
    );
  calib_init_gate_pulse_r_rstpot : LUT3
    generic map(
      INIT => X"4C"
    )
    port map (
      I0 => calib_done_r(2),
      I1 => calib_init_rden_r_7416,
      I2 => phy_init_rden,
      O => calib_init_gate_pulse_r_rstpot_7415
    );
  cal2_state_FSM_FFd6_In1 : LUT6
    generic map(
      INIT => X"0A00000008000000"
    )
    port map (
      I0 => idel_set_cnt(1),
      I1 => cal2_state_FSM_FFd7_7282,
      I2 => dlyce_or,
      I3 => idel_set_cnt(2),
      I4 => idel_set_cnt(0),
      I5 => cal2_state_FSM_FFd1_7270,
      O => cal2_state_FSM_FFd6_In
    );
  cal4_window_cnt_or000011 : LUT4
    generic map(
      INIT => X"A080"
    )
    port map (
      I0 => cal4_state_FSM_FFd5_7385,
      I1 => calib_rden_valid_7555,
      I2 => cal4_seek_left_7372,
      I3 => calib_rden_valid_stgd_7556,
      O => cal4_window_cnt_not0001
    );
  i_dlyrst_gate_7_mux00031 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => cal4_dlyrst_gate_7328,
      I1 => count_gate(2),
      I2 => count_gate(0),
      I3 => count_gate(1),
      O => i_dlyrst_gate_7_mux0003
    );
  i_dlyrst_gate_3_mux00031 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => cal4_dlyrst_gate_7328,
      I1 => count_gate(1),
      I2 => count_gate(2),
      I3 => count_gate(0),
      O => i_dlyrst_gate_3_mux0003
    );
  rden_dly_18_mux000011 : LUT5
    generic map(
      INIT => X"D6668333"
    )
    port map (
      I0 => count_rden(0),
      I1 => cal3_rden_srl_a(3),
      I2 => cal3_rden_srl_a(1),
      I3 => cal3_rden_srl_a(2),
      I4 => cal3_rden_srl_a(4),
      O => N83
    );
  cal1_dlyce_dq_mux000211 : LUT6
    generic map(
      INIT => X"0202FF022222FF22"
    )
    port map (
      I0 => cal1_state_FSM_FFd2_7161,
      I1 => cal1_state_cmp_eq0001_7178,
      I2 => cal1_state_cmp_eq0002,
      I3 => cal1_state_FSM_FFd9_7175,
      I4 => cal1_state_cmp_eq0000,
      I5 => cal1_dlyce_dq_7060,
      O => cal1_dlyce_dq_mux00021
    );
  i_dlyce_dq_56_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => count_dqs(0),
      I1 => cal2_dlyce_dqs_7189,
      I2 => count_dqs(2),
      I3 => cal1_dlyce_dq_7060,
      I4 => count_dqs(1),
      O => N128
    );
  i_dlyce_dq_48_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dqs(2),
      I3 => count_dqs(0),
      I4 => count_dqs(1),
      O => N135
    );
  i_dlyce_dq_40_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => count_dqs(1),
      I2 => count_dqs(0),
      I3 => cal1_dlyce_dq_7060,
      I4 => count_dqs(2),
      O => N132
    );
  i_dlyce_dq_32_mux000511 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => count_dqs(2),
      I1 => cal2_dlyce_dqs_7189,
      I2 => count_dqs(0),
      I3 => cal1_dlyce_dq_7060,
      I4 => count_dqs(1),
      O => N129
    );
  i_dlyce_dq_24_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dqs(0),
      I3 => count_dqs(2),
      I4 => count_dqs(1),
      O => N133
    );
  i_dlyce_dq_16_mux000511 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => count_dqs(1),
      I1 => cal2_dlyce_dqs_7189,
      I2 => count_dqs(2),
      I3 => cal1_dlyce_dq_7060,
      I4 => count_dqs(0),
      O => N130
    );
  i_dlyce_dq_10_mux000511 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => count_dqs(0),
      I1 => cal2_dlyce_dqs_7189,
      I2 => count_dqs(2),
      I3 => count_dqs(1),
      I4 => cal1_dlyce_dq_7060,
      O => N134
    );
  i_dlyce_dq_0_mux000511 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => cal2_dlyce_dqs_7189,
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dqs(0),
      I3 => count_dqs(1),
      I4 => count_dqs(2),
      O => N131
    );
  i_dlyinc_gate_7_or00001 : LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
    port map (
      I0 => count_gate(2),
      I1 => count_gate(0),
      I2 => count_gate(1),
      I3 => rstdiv,
      I4 => cal4_dlyce_gate_7323,
      O => i_dlyinc_gate_7_or0000
    );
  i_dlyinc_gate_3_or00001 : LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
    port map (
      I0 => count_gate(2),
      I1 => cal4_dlyce_gate_7323,
      I2 => count_gate(0),
      I3 => count_gate(1),
      I4 => rstdiv,
      O => i_dlyinc_gate_3_or0000
    );
  cal1_detect_stable_and00001 : LUT5
    generic map(
      INIT => X"00200800"
    )
    port map (
      I0 => cal1_data_chk_last_valid_7052,
      I1 => cal1_data_chk_r(0),
      I2 => cal1_data_chk_r(1),
      I3 => cal1_data_chk_last(0),
      I4 => cal1_data_chk_last(1),
      O => cal1_detect_stable
    );
  Maddsub_cal1_idel_dec_cnt_share0000_lut_5_Q : LUT3
    generic map(
      INIT => X"D1"
    )
    port map (
      I0 => cal1_idel_dec_cnt(5),
      I1 => cal1_state_FSM_FFd4_7165,
      I2 => cal1_bit_time_tap_cnt(5),
      O => Maddsub_cal1_idel_dec_cnt_share0000_lut(5)
    );
  gate_dly_35_cmp_eq00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => count_gate(0),
      I1 => count_gate(2),
      I2 => count_gate(1),
      O => gate_dly_35_cmp_eq0000
    );
  gate_dly_15_cmp_eq00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_gate(1),
      I1 => count_gate(0),
      I2 => count_gate(2),
      O => gate_dly_15_cmp_eq0000
    );
  next_count_gate_mux0000_0_1 : LUT6
    generic map(
      INIT => X"FFFF0880CCC40880"
    )
    port map (
      I0 => cal4_dlyinc_gate_or0000,
      I1 => cal4_state_FSM_FFd3_7381,
      I2 => Madd_next_count_gate_addsub0000_cy(1),
      I3 => count_gate(2),
      I4 => next_count_gate(2),
      I5 => N66,
      O => next_count_gate_mux0000(0)
    );
  rden_mux_1_not000111 : LUT6
    generic map(
      INIT => X"00F0008000800080"
    )
    port map (
      I0 => calib_rden_valid_stgd_7556,
      I1 => cal3_data_match_stgd_7293,
      I2 => cal3_state_FSM_FFd1_7311,
      I3 => NlwRenamedSig_OI_i_calib_done(2),
      I4 => calib_rden_valid_7555,
      I5 => cal3_data_match_7289,
      O => N112
    );
  cal4_gate_srl_a_mux0000_0_21 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => cal3_data_valid,
      I1 => cal4_state_FSM_FFd5_7385,
      I2 => cal4_seek_left_7372,
      I3 => cal4_data_good,
      I4 => cal4_idel_bit_tap_7354,
      I5 => cal4_state_cmp_eq0000,
      O => cal4_dlyrst_gate_mux0006
    );
  cal4_idel_adj_cnt_mux0000_3_SW0 : LUT6
    generic map(
      INIT => X"202020FFFFFFFFFF"
    )
    port map (
      I0 => cal4_state_cmp_eq0002,
      I1 => cal4_dlyinc_gate_7325,
      I2 => cal4_dlyce_gate_7323,
      I3 => Msub_cal4_idel_adj_cnt_addsub0000_cy(4),
      I4 => cal4_idel_adj_cnt(5),
      I5 => cal4_state_FSM_FFd3_7381,
      O => N70
    );
  cal3_state_FSM_FFd2_In_SW0 : LUT6
    generic map(
      INIT => X"D555555555555555"
    )
    port map (
      I0 => cal3_state_FSM_FFd1_7311,
      I1 => cal3_rden_srl_a(4),
      I2 => cal3_rden_srl_a(3),
      I3 => cal3_rden_srl_a(1),
      I4 => cal3_rden_srl_a(0),
      I5 => cal3_rden_srl_a(2),
      O => N8
    );
  i_dlyinc_dq_56_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => cal2_dlyinc_dqs_7191,
      I1 => count_dqs(0),
      I2 => count_dqs(1),
      I3 => cal1_dlyce_dq_7060,
      I4 => cal2_dlyce_dqs_7189,
      I5 => count_dqs(2),
      O => N144
    );
  i_dlyinc_dq_48_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dqs(1),
      I1 => cal2_dlyinc_dqs_7191,
      I2 => count_dqs(0),
      I3 => cal1_dlyce_dq_7060,
      I4 => cal2_dlyce_dqs_7189,
      I5 => count_dqs(2),
      O => N143
    );
  i_dlyinc_dq_40_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dqs(2),
      I1 => cal2_dlyinc_dqs_7191,
      I2 => count_dqs(1),
      I3 => cal1_dlyce_dq_7060,
      I4 => cal2_dlyce_dqs_7189,
      I5 => count_dqs(0),
      O => N142
    );
  i_dlyinc_dq_32_mux000511 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => count_dqs(2),
      I1 => cal2_dlyinc_dqs_7191,
      I2 => count_dqs(0),
      I3 => count_dqs(1),
      I4 => cal2_dlyce_dqs_7189,
      I5 => cal1_dlyce_dq_7060,
      O => N141
    );
  i_dlyinc_dq_24_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dqs(1),
      I1 => cal2_dlyinc_dqs_7191,
      I2 => count_dqs(2),
      I3 => cal1_dlyce_dq_7060,
      I4 => cal2_dlyce_dqs_7189,
      I5 => count_dqs(0),
      O => N140
    );
  i_dlyinc_dq_16_mux000511 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => count_dqs(1),
      I1 => cal2_dlyinc_dqs_7191,
      I2 => count_dqs(2),
      I3 => count_dqs(0),
      I4 => cal2_dlyce_dqs_7189,
      I5 => cal1_dlyce_dq_7060,
      O => N139
    );
  i_dlyinc_dq_10_mux000511 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => count_dqs(0),
      I1 => cal2_dlyinc_dqs_7191,
      I2 => count_dqs(2),
      I3 => count_dqs(1),
      I4 => cal2_dlyce_dqs_7189,
      I5 => cal1_dlyce_dq_7060,
      O => N138
    );
  i_dlyinc_dq_0_mux000521 : LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => cal2_dlyinc_dqs_7191,
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dqs(0),
      I3 => cal2_dlyce_dqs_7189,
      I4 => count_dqs(1),
      I5 => count_dqs(2),
      O => N137
    );
  count_rden_mux0000_2_1 : LUT6
    generic map(
      INIT => X"F8E8F868F868F868"
    )
    port map (
      I0 => cal3_state_FSM_FFd2_7313,
      I1 => cal3_state_FSM_FFd3_7315,
      I2 => count_rden(0),
      I3 => cal3_state_FSM_FFd1_7311,
      I4 => count_rden(1),
      I5 => count_rden(2),
      O => count_rden_mux0000(2)
    );
  count_rden_mux0000_0_1 : LUT6
    generic map(
      INIT => X"FFFF8000EEEE8000"
    )
    port map (
      I0 => cal3_state_FSM_FFd2_7313,
      I1 => cal3_state_FSM_FFd3_7315,
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => count_rden(2),
      I5 => cal3_state_FSM_FFd1_7311,
      O => count_rden_mux0000(0)
    );
  i_dlyinc_dq_1_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N174,
      O => i_dlyinc_dq_1_mux00051
    );
  i_dlyinc_dq_2_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(1),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N174,
      O => i_dlyinc_dq_2_mux00051
    );
  i_dlyinc_dq_5_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => N174,
      O => i_dlyinc_dq_5_mux00051
    );
  i_dlyinc_dq_3_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(2),
      I4 => cal1_dlyce_dq_7060,
      I5 => N174,
      O => i_dlyinc_dq_3_mux00051
    );
  i_dlyinc_dq_4_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N174,
      O => i_dlyinc_dq_4_mux00051
    );
  i_dlyinc_dq_6_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(0),
      I4 => cal1_dlyce_dq_7060,
      I5 => N174,
      O => i_dlyinc_dq_6_mux00051
    );
  i_dlyinc_dq_7_mux000511 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => count_dq(1),
      I5 => N174,
      O => i_dlyinc_dq_7_mux00051
    );
  i_dlyinc_dq_9_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N172,
      O => i_dlyinc_dq_9_mux00051
    );
  i_dlyinc_dq_11_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(2),
      I4 => cal1_dlyce_dq_7060,
      I5 => N172,
      O => i_dlyinc_dq_11_mux00051
    );
  i_dlyinc_dq_10_mux000521 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(1),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N172,
      O => i_dlyinc_dq_10_mux00052
    );
  i_dlyinc_dq_13_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => N172,
      O => i_dlyinc_dq_13_mux00051
    );
  i_dlyinc_dq_12_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N172,
      O => i_dlyinc_dq_12_mux00051
    );
  i_dlyinc_dq_14_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(0),
      I4 => cal1_dlyce_dq_7060,
      I5 => N172,
      O => i_dlyinc_dq_14_mux00051
    );
  i_dlyinc_dq_20_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N173,
      O => i_dlyinc_dq_20_mux00051
    );
  i_dlyinc_dq_15_mux000511 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => count_dq(1),
      I5 => N172,
      O => i_dlyinc_dq_15_mux00051
    );
  i_dlyinc_dq_21_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => N173,
      O => i_dlyinc_dq_21_mux00051
    );
  i_dlyinc_dq_22_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(0),
      I4 => cal1_dlyce_dq_7060,
      I5 => N173,
      O => i_dlyinc_dq_22_mux00051
    );
  i_dlyinc_dq_17_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N173,
      O => i_dlyinc_dq_17_mux00051
    );
  i_dlyinc_dq_23_mux000511 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => count_dq(1),
      I5 => N173,
      O => i_dlyinc_dq_23_mux00051
    );
  i_dlyinc_dq_18_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(1),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N173,
      O => i_dlyinc_dq_18_mux00051
    );
  i_dlyinc_dq_19_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(2),
      I4 => cal1_dlyce_dq_7060,
      I5 => N173,
      O => i_dlyinc_dq_19_mux00051
    );
  i_dlyinc_dq_30_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(0),
      I4 => cal1_dlyce_dq_7060,
      I5 => N171,
      O => i_dlyinc_dq_30_mux00051
    );
  i_dlyinc_dq_26_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(1),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N171,
      O => i_dlyinc_dq_26_mux00051
    );
  i_dlyinc_dq_25_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N171,
      O => i_dlyinc_dq_25_mux00051
    );
  i_dlyinc_dq_27_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(2),
      I4 => cal1_dlyce_dq_7060,
      I5 => N171,
      O => i_dlyinc_dq_27_mux00051
    );
  i_dlyinc_dq_31_mux000511 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => count_dq(1),
      I5 => N171,
      O => i_dlyinc_dq_31_mux00051
    );
  i_dlyinc_dq_34_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(1),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N170,
      O => i_dlyinc_dq_34_mux00051
    );
  i_dlyinc_dq_33_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N170,
      O => i_dlyinc_dq_33_mux00051
    );
  i_dlyinc_dq_28_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N171,
      O => i_dlyinc_dq_28_mux00051
    );
  i_dlyinc_dq_35_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(2),
      I4 => cal1_dlyce_dq_7060,
      I5 => N170,
      O => i_dlyinc_dq_35_mux00051
    );
  i_dlyinc_dq_29_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => N171,
      O => i_dlyinc_dq_29_mux00051
    );
  i_dlyinc_dq_42_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(1),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N168,
      O => i_dlyinc_dq_42_mux00051
    );
  i_dlyinc_dq_41_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N168,
      O => i_dlyinc_dq_41_mux00051
    );
  i_dlyinc_dq_36_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N170,
      O => i_dlyinc_dq_36_mux00051
    );
  i_dlyinc_dq_38_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(0),
      I4 => cal1_dlyce_dq_7060,
      I5 => N170,
      O => i_dlyinc_dq_38_mux00051
    );
  i_dlyinc_dq_37_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => N170,
      O => i_dlyinc_dq_37_mux00051
    );
  i_dlyinc_dq_43_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(2),
      I4 => cal1_dlyce_dq_7060,
      I5 => N168,
      O => i_dlyinc_dq_43_mux00051
    );
  i_dlyinc_dq_50_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(1),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N169,
      O => i_dlyinc_dq_50_mux00051
    );
  i_dlyinc_dq_44_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N168,
      O => i_dlyinc_dq_44_mux00051
    );
  i_dlyinc_dq_39_mux000511 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => count_dq(1),
      I5 => N170,
      O => i_dlyinc_dq_39_mux00051
    );
  i_dlyinc_dq_45_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => N168,
      O => i_dlyinc_dq_45_mux00051
    );
  i_dlyinc_dq_51_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(2),
      I4 => cal1_dlyce_dq_7060,
      I5 => N169,
      O => i_dlyinc_dq_51_mux00051
    );
  i_dlyinc_dq_46_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(0),
      I4 => cal1_dlyce_dq_7060,
      I5 => N168,
      O => i_dlyinc_dq_46_mux00051
    );
  i_dlyinc_dq_52_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N169,
      O => i_dlyinc_dq_52_mux00051
    );
  i_dlyinc_dq_53_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => N169,
      O => i_dlyinc_dq_53_mux00051
    );
  i_dlyinc_dq_47_mux000511 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => count_dq(1),
      I5 => N168,
      O => i_dlyinc_dq_47_mux00051
    );
  i_dlyinc_dq_54_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(0),
      I4 => cal1_dlyce_dq_7060,
      I5 => N169,
      O => i_dlyinc_dq_54_mux00051
    );
  i_dlyinc_dq_49_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N169,
      O => i_dlyinc_dq_49_mux00051
    );
  i_dlyinc_dq_60_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N167,
      O => i_dlyinc_dq_60_mux00051
    );
  i_dlyinc_dq_61_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => N167,
      O => i_dlyinc_dq_61_mux00051
    );
  i_dlyinc_dq_55_mux000511 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => count_dq(1),
      I5 => N169,
      O => i_dlyinc_dq_55_mux00051
    );
  i_dlyinc_dq_62_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(2),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(0),
      I4 => cal1_dlyce_dq_7060,
      I5 => N167,
      O => i_dlyinc_dq_62_mux00051
    );
  i_dlyinc_dq_57_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(1),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N167,
      O => i_dlyinc_dq_57_mux00051
    );
  i_dlyinc_dq_63_mux000511 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => count_dq(1),
      I5 => N167,
      O => i_dlyinc_dq_63_mux00051
    );
  i_dlyinc_dq_58_mux000511 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => count_dq(1),
      I1 => cal1_dlyce_dq_7060,
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => cal1_dlyinc_dq_7063,
      I5 => N167,
      O => i_dlyinc_dq_58_mux00051
    );
  i_dlyinc_dq_59_mux000511 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(0),
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(1),
      I3 => count_dq(2),
      I4 => cal1_dlyce_dq_7060,
      I5 => N167,
      O => i_dlyinc_dq_59_mux00051
    );
  cal1_idel_inc_cnt_mux0000_1_1 : LUT4
    generic map(
      INIT => X"EA48"
    )
    port map (
      I0 => cal1_idel_inc_cnt(1),
      I1 => cal1_state_FSM_FFd9_7175,
      I2 => cal1_idel_inc_cnt(0),
      I3 => N6,
      O => cal1_idel_inc_cnt_mux0000(1)
    );
  cal1_idel_inc_cnt_mux0000_5_1 : LUT5
    generic map(
      INIT => X"EAAA4888"
    )
    port map (
      I0 => cal1_idel_inc_cnt(5),
      I1 => cal1_state_FSM_FFd9_7175,
      I2 => cal1_idel_inc_cnt(4),
      I3 => Madd_cal1_idel_inc_cnt_addsub0000_cy(3),
      I4 => N6,
      O => cal1_idel_inc_cnt_mux0000(5)
    );
  cal1_idel_inc_cnt_mux0000_2_1 : LUT5
    generic map(
      INIT => X"EAAA4888"
    )
    port map (
      I0 => cal1_idel_inc_cnt(2),
      I1 => cal1_state_FSM_FFd9_7175,
      I2 => cal1_idel_inc_cnt(0),
      I3 => cal1_idel_inc_cnt(1),
      I4 => N6,
      O => cal1_idel_inc_cnt_mux0000(2)
    );
  cal4_gate_srl_a_mux0000_0_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cal4_gate_srl_a(0),
      I1 => N158,
      I2 => N3,
      O => cal4_gate_srl_a_mux0000(0)
    );
  cal4_gate_srl_a_mux0000_1_1 : LUT4
    generic map(
      INIT => X"EA48"
    )
    port map (
      I0 => cal4_gate_srl_a(1),
      I1 => N158,
      I2 => cal4_gate_srl_a(0),
      I3 => N3,
      O => cal4_gate_srl_a_mux0000(1)
    );
  cal4_gate_srl_a_mux0000_2_1 : LUT5
    generic map(
      INIT => X"EAAA4888"
    )
    port map (
      I0 => cal4_gate_srl_a(2),
      I1 => N158,
      I2 => cal4_gate_srl_a(0),
      I3 => cal4_gate_srl_a(1),
      I4 => N3,
      O => cal4_gate_srl_a_mux0000(2)
    );
  cal3_rden_srl_a_mux0000_3_1 : LUT6
    generic map(
      INIT => X"AAAAEAAA20206020"
    )
    port map (
      I0 => cal3_rden_srl_a(3),
      I1 => Madd_cal3_rden_srl_a_addsub0000_cy(2),
      I2 => cal3_state_FSM_FFd1_7311,
      I3 => cal3_data_valid,
      I4 => cal3_match_found,
      I5 => N1221,
      O => cal3_rden_srl_a_mux0000(3)
    );
  cal3_rden_srl_a_mux0000_3_111 : LUT4
    generic map(
      INIT => X"FBF1"
    )
    port map (
      I0 => cal3_state_FSM_FFd1_7311,
      I1 => cal3_state_FSM_FFd3_7315,
      I2 => cal3_state_FSM_FFd2_7313,
      I3 => N85,
      O => N1221
    );
  cal1_ref_req_mux00041 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => cal1_state_FSM_FFd1_7155,
      I1 => calib_done_tmp_0_Q,
      I2 => next_count_dq(0),
      I3 => next_count_dq(1),
      I4 => idel_set_wait,
      O => cal1_ref_req_mux0004
    );
  i_calib_done_2_mux00001 : LUT6
    generic map(
      INIT => X"AAAAA8AAFAFAA8AA"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_done(2),
      I1 => cal3_state_FSM_FFd1_7311,
      I2 => cal3_state_FSM_FFd3_7315,
      I3 => calib_start(2),
      I4 => cal3_state_FSM_FFd2_7313,
      I5 => N136,
      O => i_calib_done_2_mux0000
    );
  cal3_state_FSM_FFd3_In21 : LUT5
    generic map(
      INIT => X"88980010"
    )
    port map (
      I0 => cal3_state_FSM_FFd2_7313,
      I1 => cal3_state_FSM_FFd3_7315,
      I2 => calib_start(2),
      I3 => cal3_state_FSM_FFd1_7311,
      I4 => N136,
      O => cal3_state_FSM_FFd3_In2
    );
  i_dlyce_dq_12_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(2),
      I1 => count_dq(0),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N172,
      O => i_dlyce_dq_12_mux00051
    );
  i_dlyce_dq_10_mux000512 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(1),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(0),
      I4 => N172,
      O => i_dlyce_dq_10_mux00051
    );
  i_dlyce_dq_11_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(0),
      I3 => count_dq(2),
      I4 => N172,
      O => i_dlyce_dq_11_mux00051
    );
  i_dlyce_dq_13_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N172,
      O => i_dlyce_dq_13_mux00051
    );
  i_dlyce_dq_20_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(2),
      I1 => count_dq(0),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N173,
      O => i_dlyce_dq_20_mux00051
    );
  i_dlyce_dq_14_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => N172,
      O => i_dlyce_dq_14_mux00051
    );
  i_dlyce_dq_15_mux000511 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N172,
      O => i_dlyce_dq_15_mux00051
    );
  i_dlyce_dq_21_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N173,
      O => i_dlyce_dq_21_mux00051
    );
  i_dlyce_dq_16_mux000512 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(5),
      I2 => count_dq(4),
      I3 => count_dq(3),
      I4 => N120,
      O => i_dlyce_dq_16_mux00051
    );
  i_dlyce_dq_17_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(0),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N173,
      O => i_dlyce_dq_17_mux00051
    );
  i_dlyce_dq_22_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => N173,
      O => i_dlyce_dq_22_mux00051
    );
  i_dlyce_dq_23_mux000511 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N173,
      O => i_dlyce_dq_23_mux00051
    );
  i_dlyce_dq_18_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(1),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(0),
      I4 => N173,
      O => i_dlyce_dq_18_mux00051
    );
  i_dlyce_dq_19_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(0),
      I3 => count_dq(2),
      I4 => N173,
      O => i_dlyce_dq_19_mux00051
    );
  i_dlyce_dq_25_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(0),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N171,
      O => i_dlyce_dq_25_mux00051
    );
  i_dlyce_dq_30_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => N171,
      O => i_dlyce_dq_30_mux00051
    );
  i_dlyce_dq_31_mux000511 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N171,
      O => i_dlyce_dq_31_mux00051
    );
  i_dlyce_dq_26_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(1),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(0),
      I4 => N171,
      O => i_dlyce_dq_26_mux00051
    );
  i_dlyce_dq_27_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(0),
      I3 => count_dq(2),
      I4 => N171,
      O => i_dlyce_dq_27_mux00051
    );
  i_dlyce_dq_32_mux000512 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(3),
      I2 => count_dq(5),
      I3 => count_dq(4),
      I4 => N120,
      O => i_dlyce_dq_32_mux00051
    );
  i_dlyce_dq_28_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(2),
      I1 => count_dq(0),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N171,
      O => i_dlyce_dq_28_mux00051
    );
  i_dlyce_dq_33_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(0),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N170,
      O => i_dlyce_dq_33_mux00051
    );
  i_dlyce_dq_34_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(1),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(0),
      I4 => N170,
      O => i_dlyce_dq_34_mux00051
    );
  i_dlyce_dq_29_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N171,
      O => i_dlyce_dq_29_mux00051
    );
  i_dlyce_dq_35_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(0),
      I3 => count_dq(2),
      I4 => N170,
      O => i_dlyce_dq_35_mux00051
    );
  i_dlyce_dq_36_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(2),
      I1 => count_dq(0),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N170,
      O => i_dlyce_dq_36_mux00051
    );
  i_dlyce_dq_41_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(0),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N168,
      O => i_dlyce_dq_41_mux00051
    );
  i_dlyce_dq_37_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N170,
      O => i_dlyce_dq_37_mux00051
    );
  i_dlyce_dq_42_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(1),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(0),
      I4 => N168,
      O => i_dlyce_dq_42_mux00051
    );
  i_dlyce_dq_38_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => N170,
      O => i_dlyce_dq_38_mux00051
    );
  i_dlyce_dq_43_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(0),
      I3 => count_dq(2),
      I4 => N168,
      O => i_dlyce_dq_43_mux00051
    );
  i_dlyce_dq_39_mux000511 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N170,
      O => i_dlyce_dq_39_mux00051
    );
  i_dlyce_dq_44_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(2),
      I1 => count_dq(0),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N168,
      O => i_dlyce_dq_44_mux00051
    );
  i_dlyce_dq_50_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(1),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(0),
      I4 => N169,
      O => i_dlyce_dq_50_mux00051
    );
  i_dlyce_dq_45_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N168,
      O => i_dlyce_dq_45_mux00051
    );
  i_dlyce_dq_51_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(0),
      I3 => count_dq(2),
      I4 => N169,
      O => i_dlyce_dq_51_mux00051
    );
  i_dlyce_dq_46_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => N168,
      O => i_dlyce_dq_46_mux00051
    );
  i_dlyce_dq_47_mux000511 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N168,
      O => i_dlyce_dq_47_mux00051
    );
  i_dlyce_dq_52_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(2),
      I1 => count_dq(0),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N169,
      O => i_dlyce_dq_52_mux00051
    );
  i_dlyce_dq_53_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N169,
      O => i_dlyce_dq_53_mux00051
    );
  i_dlyce_dq_49_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(0),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N169,
      O => i_dlyce_dq_49_mux00051
    );
  i_dlyce_dq_54_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => N169,
      O => i_dlyce_dq_54_mux00051
    );
  i_dlyce_dq_60_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(2),
      I1 => count_dq(0),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N167,
      O => i_dlyce_dq_60_mux00051
    );
  i_dlyce_dq_55_mux000511 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N169,
      O => i_dlyce_dq_55_mux00051
    );
  i_dlyce_dq_57_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(0),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N167,
      O => i_dlyce_dq_57_mux00051
    );
  i_dlyce_dq_61_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N167,
      O => i_dlyce_dq_61_mux00051
    );
  i_dlyce_dq_62_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => N167,
      O => i_dlyce_dq_62_mux00051
    );
  i_dlyce_dq_58_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(1),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(0),
      I4 => N167,
      O => i_dlyce_dq_58_mux00051
    );
  i_dlyce_dq_63_mux000511 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N167,
      O => i_dlyce_dq_63_mux00051
    );
  i_dlyce_dq_59_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(0),
      I3 => count_dq(2),
      I4 => N167,
      O => i_dlyce_dq_59_mux00051
    );
  i_dlyce_dq_1_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(0),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N174,
      O => i_dlyce_dq_1_mux00051
    );
  i_dlyce_dq_2_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(1),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(0),
      I4 => N174,
      O => i_dlyce_dq_2_mux00051
    );
  i_dlyce_dq_3_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(0),
      I3 => count_dq(2),
      I4 => N174,
      O => i_dlyce_dq_3_mux00051
    );
  i_dlyce_dq_4_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(2),
      I1 => count_dq(0),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N174,
      O => i_dlyce_dq_4_mux00051
    );
  i_dlyce_dq_5_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N174,
      O => i_dlyce_dq_5_mux00051
    );
  i_dlyce_dq_6_mux000511 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(1),
      I2 => count_dq(2),
      I3 => count_dq(0),
      I4 => N174,
      O => i_dlyce_dq_6_mux00051
    );
  i_dlyce_dq_7_mux000511 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(2),
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => N174,
      O => i_dlyce_dq_7_mux00051
    );
  i_dlyce_dq_8_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => count_dq(5),
      I2 => count_dq(3),
      I3 => count_dq(4),
      I4 => N120,
      O => i_dlyce_dq_8_mux00051
    );
  i_dlyce_dq_9_mux000511 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => count_dq(0),
      I1 => count_dq(2),
      I2 => cal1_dlyce_dq_7060,
      I3 => count_dq(1),
      I4 => N172,
      O => i_dlyce_dq_9_mux00051
    );
  calib_rden_dly_0_rstpot : LUT6
    generic map(
      INIT => X"CCCDCCCCCCC8CCCC"
    )
    port map (
      I0 => count_rden(0),
      I1 => calib_rden_dly(0),
      I2 => count_rden(1),
      I3 => count_rden(2),
      I4 => calib_rden_dly_10_not0001,
      I5 => cal3_rden_srl_a(0),
      O => calib_rden_dly_0_rstpot_7427
    );
  cal4_state_FSM_FFd5_In1 : LUT6
    generic map(
      INIT => X"CDC8FFFFCDC8CDC8"
    )
    port map (
      I0 => calib_rden_valid_stgd_7556,
      I1 => cal4_state_FSM_FFd4_7383,
      I2 => calib_rden_valid_7555,
      I3 => cal4_state_FSM_FFd5_7385,
      I4 => idel_set_wait,
      I5 => cal4_state_FSM_FFd2_7379,
      O => cal4_state_FSM_FFd5_In
    );
  cal3_state_FSM_FFd2_In1 : LUT6
    generic map(
      INIT => X"2626FFFF2626FF26"
    )
    port map (
      I0 => cal3_state_FSM_FFd3_7315,
      I1 => cal3_state_FSM_FFd2_7313,
      I2 => cal3_state_cmp_eq0001,
      I3 => calib_rden_valid_stgd_7556,
      I4 => N8,
      I5 => calib_rden_valid_7555,
      O => cal3_state_FSM_FFd2_In1_7314
    );
  cal4_state_FSM_FFd4_In1 : LUT5
    generic map(
      INIT => X"FF020202"
    )
    port map (
      I0 => cal4_state_FSM_FFd4_7383,
      I1 => calib_rden_valid_7555,
      I2 => calib_rden_valid_stgd_7556,
      I3 => cal3_state_cmp_eq0001,
      I4 => cal4_state_FSM_FFd6_7387,
      O => cal4_state_FSM_FFd4_In
    );
  cal3_state_FSM_FFd1_In1 : LUT6
    generic map(
      INIT => X"02020202FF020202"
    )
    port map (
      I0 => cal3_state_FSM_FFd1_7311,
      I1 => calib_rden_valid_7555,
      I2 => calib_rden_valid_stgd_7556,
      I3 => cal3_state_FSM_FFd2_7313,
      I4 => cal3_state_cmp_eq0001,
      I5 => cal3_state_FSM_FFd3_7315,
      O => cal3_state_FSM_FFd1_In
    );
  i_calib_done_3_mux0000_SW0 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => N66,
      I1 => cal4_state_FSM_FFd8_7391,
      I2 => calib_start(3),
      O => N111
    );
  i_dlyce_dq_24_mux000512 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => count_dq(3),
      I1 => N120,
      I2 => count_dq(4),
      I3 => count_dq(5),
      I4 => cal1_dlyce_dq_7060,
      O => i_dlyce_dq_24_mux00051
    );
  i_dlyce_dq_40_mux000512 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => count_dq(3),
      I1 => N120,
      I2 => count_dq(5),
      I3 => count_dq(4),
      I4 => cal1_dlyce_dq_7060,
      O => i_dlyce_dq_40_mux00051
    );
  i_dlyce_dq_48_mux000512 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => count_dq(5),
      I1 => N120,
      I2 => count_dq(4),
      I3 => count_dq(3),
      I4 => cal1_dlyce_dq_7060,
      O => i_dlyce_dq_48_mux00051
    );
  i_dlyce_dq_56_mux000512 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => N120,
      I2 => count_dq(5),
      I3 => count_dq(3),
      I4 => count_dq(4),
      O => i_dlyce_dq_56_mux00051
    );
  i_dlyce_dq_0_mux000512 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => N120,
      I2 => count_dq(5),
      I3 => count_dq(3),
      I4 => count_dq(4),
      O => i_dlyce_dq_0_mux00051
    );
  cal2_curr_sel_rstpot : LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAAA8"
    )
    port map (
      I0 => cal2_curr_sel_7186,
      I1 => N122,
      I2 => cal2_state_FSM_FFd9_7286,
      I3 => N65,
      I4 => rstdiv,
      I5 => cal2_state_FSM_FFd6_7280,
      O => cal2_curr_sel_rstpot_7187
    );
  gate_dly_9_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(9),
      I1 => gate_dly_5_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(4),
      I5 => N0,
      O => gate_dly_9_mux0000
    );
  gate_dly_8_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(8),
      I1 => gate_dly_5_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(3),
      I5 => N0,
      O => gate_dly_8_mux0000
    );
  gate_dly_7_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(7),
      I1 => gate_dly_5_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(2),
      I5 => N0,
      O => gate_dly_7_mux0000
    );
  gate_dly_6_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(6),
      I1 => gate_dly_5_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(1),
      I5 => N0,
      O => gate_dly_6_mux0000
    );
  gate_dly_5_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(5),
      I1 => gate_dly_5_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(0),
      I5 => N0,
      O => gate_dly_5_mux0000
    );
  gate_dly_4_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(4),
      I1 => gate_dly_0_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(4),
      I5 => N0,
      O => gate_dly_4_mux0000
    );
  gate_dly_3_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(3),
      I1 => gate_dly_0_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(3),
      I5 => N0,
      O => gate_dly_3_mux0000
    );
  gate_dly_39_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(39),
      I1 => gate_dly_35_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(4),
      I5 => N0,
      O => gate_dly_39_mux0000
    );
  gate_dly_38_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(38),
      I1 => gate_dly_35_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(3),
      I5 => N0,
      O => gate_dly_38_mux0000
    );
  gate_dly_37_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(37),
      I1 => gate_dly_35_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(2),
      I5 => N0,
      O => gate_dly_37_mux0000
    );
  gate_dly_36_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(36),
      I1 => gate_dly_35_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(1),
      I5 => N0,
      O => gate_dly_36_mux0000
    );
  gate_dly_35_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(35),
      I1 => gate_dly_35_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(0),
      I5 => N0,
      O => gate_dly_35_mux0000
    );
  gate_dly_34_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(34),
      I1 => gate_dly_30_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(4),
      I5 => N0,
      O => gate_dly_34_mux0000
    );
  gate_dly_33_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(33),
      I1 => gate_dly_30_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(3),
      I5 => N0,
      O => gate_dly_33_mux0000
    );
  gate_dly_32_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(32),
      I1 => gate_dly_30_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(2),
      I5 => N0,
      O => gate_dly_32_mux0000
    );
  gate_dly_31_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(31),
      I1 => gate_dly_30_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(1),
      I5 => N0,
      O => gate_dly_31_mux0000
    );
  gate_dly_30_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(30),
      I1 => gate_dly_30_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(0),
      I5 => N0,
      O => gate_dly_30_mux0000
    );
  gate_dly_2_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(2),
      I1 => gate_dly_0_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(2),
      I5 => N0,
      O => gate_dly_2_mux0000
    );
  gate_dly_29_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(29),
      I1 => gate_dly_25_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(4),
      I5 => N0,
      O => gate_dly_29_mux0000
    );
  gate_dly_28_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(28),
      I1 => gate_dly_25_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(3),
      I5 => N0,
      O => gate_dly_28_mux0000
    );
  gate_dly_27_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(27),
      I1 => gate_dly_25_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(2),
      I5 => N0,
      O => gate_dly_27_mux0000
    );
  gate_dly_26_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(26),
      I1 => gate_dly_25_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(1),
      I5 => N0,
      O => gate_dly_26_mux0000
    );
  gate_dly_25_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(25),
      I1 => gate_dly_25_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(0),
      I5 => N0,
      O => gate_dly_25_mux0000
    );
  gate_dly_24_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(24),
      I1 => gate_dly_20_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(4),
      I5 => N0,
      O => gate_dly_24_mux0000
    );
  gate_dly_23_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(23),
      I1 => gate_dly_20_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(3),
      I5 => N0,
      O => gate_dly_23_mux0000
    );
  gate_dly_22_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(22),
      I1 => gate_dly_20_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(2),
      I5 => N0,
      O => gate_dly_22_mux0000
    );
  gate_dly_21_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(21),
      I1 => gate_dly_20_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(1),
      I5 => N0,
      O => gate_dly_21_mux0000
    );
  gate_dly_20_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(20),
      I1 => gate_dly_20_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(0),
      I5 => N0,
      O => gate_dly_20_mux0000
    );
  gate_dly_1_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(1),
      I1 => gate_dly_0_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(1),
      I5 => N0,
      O => gate_dly_1_mux0000
    );
  gate_dly_19_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(19),
      I1 => gate_dly_15_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(4),
      I5 => N0,
      O => gate_dly_19_mux0000
    );
  gate_dly_18_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(18),
      I1 => gate_dly_15_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(3),
      I5 => N0,
      O => gate_dly_18_mux0000
    );
  gate_dly_17_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(17),
      I1 => gate_dly_15_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(2),
      I5 => N0,
      O => gate_dly_17_mux0000
    );
  gate_dly_16_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(16),
      I1 => gate_dly_15_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(1),
      I5 => N0,
      O => gate_dly_16_mux0000
    );
  gate_dly_15_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(15),
      I1 => gate_dly_15_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(0),
      I5 => N0,
      O => gate_dly_15_mux0000
    );
  gate_dly_14_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(14),
      I1 => gate_dly_10_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(4),
      I5 => N0,
      O => gate_dly_14_mux0000
    );
  gate_dly_13_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(13),
      I1 => gate_dly_10_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(3),
      I5 => N0,
      O => gate_dly_13_mux0000
    );
  gate_dly_12_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(12),
      I1 => gate_dly_10_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(2),
      I5 => N0,
      O => gate_dly_12_mux0000
    );
  gate_dly_11_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(11),
      I1 => gate_dly_10_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(1),
      I5 => N0,
      O => gate_dly_11_mux0000
    );
  gate_dly_10_mux00001 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(10),
      I1 => gate_dly_10_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(0),
      I5 => N0,
      O => gate_dly_10_mux0000
    );
  gate_dly_0_mux00002 : LUT6
    generic map(
      INIT => X"EEEAAAAAEEE02220"
    )
    port map (
      I0 => NlwRenamedSig_OI_gate_dly(0),
      I1 => gate_dly_0_cmp_eq0000,
      I2 => cal4_state_FSM_FFd2_7379,
      I3 => cal4_state_FSM_FFd6_7387,
      I4 => cal4_gate_srl_a(0),
      I5 => N0,
      O => gate_dly_0_mux0000
    );
  calib_rden_dly_33_mux0000 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(33),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(3),
      O => calib_rden_dly_33_mux0000_7481
    );
  rden_dly_3_mux0000 : LUT5
    generic map(
      INIT => X"CCCDCCC8"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(3),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_dly(3),
      O => rden_dly_3_mux0000_8544
    );
  calib_rden_dly_3_mux0000 : LUT5
    generic map(
      INIT => X"CCCDCCC8"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(3),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(3),
      O => calib_rden_dly_3_mux0000_7494
    );
  cal1_idel_max_tap_we_rstpot1_SW0 : LUT3
    generic map(
      INIT => X"71"
    )
    port map (
      I0 => cal1_idel_max_tap(3),
      I1 => cal1_idel_max_tap_we_cmp_ge00001_7130,
      I2 => cal1_idel_tap_cnt(3),
      O => N217
    );
  cal1_idel_max_tap_we_rstpot1 : LUT6
    generic map(
      INIT => X"5151105110511010"
    )
    port map (
      I0 => rstdiv,
      I1 => cal1_idel_max_tap(5),
      I2 => cal1_idel_tap_cnt(5),
      I3 => cal1_idel_max_tap(4),
      I4 => cal1_idel_tap_cnt(4),
      I5 => N217,
      O => cal1_idel_max_tap_we_rstpot
    );
  cal3_state_FSM_FFd3_In11 : LUT5
    generic map(
      INIT => X"F0808080"
    )
    port map (
      I0 => calib_rden_valid_7555,
      I1 => cal3_data_match_7289,
      I2 => cal3_state_FSM_FFd1_7311,
      I3 => calib_rden_valid_stgd_7556,
      I4 => cal3_data_match_stgd_7293,
      O => rden_dly_10_not0001
    );
  calib_rden_dly_27_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(27),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(2),
      O => calib_rden_dly_27_mux0000
    );
  rden_dly_11_mux00002 : LUT5
    generic map(
      INIT => X"AA8AAABA"
    )
    port map (
      I0 => NlwRenamedSig_OI_rden_dly(11),
      I1 => count_rden(0),
      I2 => count_rden(1),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(1),
      O => rden_dly_11_mux0000
    );
  calib_rden_dly_11_mux00002 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(11),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(1),
      O => calib_rden_dly_11_mux0000
    );
  rden_dly_1_mux00001 : LUT5
    generic map(
      INIT => X"CCC8CCCD"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(1),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(1),
      O => rden_dly_1_mux0000
    );
  calib_rden_dly_2_mux00001 : LUT5
    generic map(
      INIT => X"CCCDCCC8"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(2),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(2),
      O => calib_rden_dly_2_mux0000
    );
  calib_rden_dly_1_mux00001 : LUT5
    generic map(
      INIT => X"CCCDCCC8"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(1),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(1),
      O => calib_rden_dly_1_mux0000
    );
  cal4_idel_adj_inc_rstpot_SW1 : LUT4
    generic map(
      INIT => X"FF1F"
    )
    port map (
      I0 => calib_rden_valid_stgd_7556,
      I1 => calib_rden_valid_7555,
      I2 => cal4_state_FSM_FFd5_7385,
      I3 => rstdiv,
      O => N219
    );
  cal4_idel_adj_inc_rstpot : LUT6
    generic map(
      INIT => X"AA08AA0AAAEEAAEE"
    )
    port map (
      I0 => cal4_idel_adj_inc_7352,
      I1 => cal4_data_good,
      I2 => cal4_idel_max_tap_7356,
      I3 => N219,
      I4 => cal4_stable_window_7374,
      I5 => cal4_seek_left_7372,
      O => cal4_idel_adj_inc_rstpot_7353
    );
  cal1_detect_edge_or00011 : LUT5
    generic map(
      INIT => X"86462616"
    )
    port map (
      I0 => cal1_data_chk_r(0),
      I1 => cal1_data_chk_r(1),
      I2 => cal1_data_chk_last_valid_7052,
      I3 => cal1_data_chk_last(0),
      I4 => cal1_data_chk_last(1),
      O => cal1_detect_edge_or0001
    );
  cal1_state_FSM_FFd7_In1 : LUT6
    generic map(
      INIT => X"60C0B0B0E0E03090"
    )
    port map (
      I0 => cal1_data_chk_last_valid_7052,
      I1 => cal1_data_chk_r(1),
      I2 => cal1_state_FSM_FFd8_7173,
      I3 => cal1_data_chk_last(1),
      I4 => cal1_data_chk_r(0),
      I5 => cal1_data_chk_last(0),
      O => cal1_state_FSM_FFd7_In
    );
  rden_dly_17_mux00001 : LUT6
    generic map(
      INIT => X"F7FFFFF700080800"
    )
    port map (
      I0 => count_rden(1),
      I1 => count_rden(0),
      I2 => count_rden(2),
      I3 => cal3_rden_srl_a(2),
      I4 => cal3_rden_srl_a(1),
      I5 => NlwRenamedSig_OI_rden_dly(17),
      O => rden_dly_17_mux0000
    );
  calib_rden_dly_18_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(0),
      I1 => calib_rden_dly(18),
      I2 => count_rden(2),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(3),
      O => calib_rden_dly_18_mux0000
    );
  calib_rden_dly_17_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(0),
      I1 => calib_rden_dly(17),
      I2 => count_rden(2),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(2),
      O => calib_rden_dly_17_mux0000
    );
  calib_rden_dly_16_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(0),
      I1 => calib_rden_dly(16),
      I2 => count_rden(2),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(1),
      O => calib_rden_dly_16_mux0000
    );
  rden_dly_16_mux00001 : LUT5
    generic map(
      INIT => X"CC4CCCEC"
    )
    port map (
      I0 => count_rden(0),
      I1 => NlwRenamedSig_OI_rden_dly(16),
      I2 => count_rden(1),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(1),
      O => rden_dly_16_mux0000
    );
  calib_rden_dly_19_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(0),
      I1 => calib_rden_dly(19),
      I2 => count_rden(2),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(4),
      O => calib_rden_dly_19_mux0000
    );
  calib_rden_dly_32_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(32),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(2),
      O => calib_rden_dly_32_mux0000
    );
  rden_dly_32_mux00001 : LUT6
    generic map(
      INIT => X"F7FFFFF700080800"
    )
    port map (
      I0 => count_rden(1),
      I1 => count_rden(2),
      I2 => count_rden(0),
      I3 => cal3_rden_srl_a(1),
      I4 => cal3_rden_srl_a(2),
      I5 => NlwRenamedSig_OI_rden_dly(32),
      O => rden_dly_32_mux0000
    );
  calib_rden_dly_0_not000111 : LUT6
    generic map(
      INIT => X"00F0008000800080"
    )
    port map (
      I0 => calib_rden_valid_stgd_7556,
      I1 => cal3_data_match_stgd_7293,
      I2 => cal3_state_FSM_FFd1_7311,
      I3 => rstdiv,
      I4 => calib_rden_valid_7555,
      I5 => cal3_data_match_7289,
      O => calib_rden_dly_10_not0001
    );
  rden_dly_27_mux00001 : LUT6
    generic map(
      INIT => X"F7FFFFF700080800"
    )
    port map (
      I0 => count_rden(0),
      I1 => count_rden(2),
      I2 => count_rden(1),
      I3 => cal3_rden_srl_a(1),
      I4 => cal3_rden_srl_a(2),
      I5 => NlwRenamedSig_OI_rden_dly(27),
      O => rden_dly_27_mux0000
    );
  rden_dly_2_mux00001 : LUT6
    generic map(
      INIT => X"FEFFFFFE00010100"
    )
    port map (
      I0 => count_rden(2),
      I1 => count_rden(0),
      I2 => count_rden(1),
      I3 => cal3_rden_srl_a(1),
      I4 => cal3_rden_srl_a(2),
      I5 => NlwRenamedSig_OI_rden_dly(2),
      O => rden_dly_2_mux0000
    );
  rden_dly_19_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => NlwRenamedSig_OI_rden_dly(19),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_dly(4),
      O => rden_dly_19_mux0000
    );
  next_count_gate_mux0000_0_11 : LUT6
    generic map(
      INIT => X"FFFF8000FFFFAAAA"
    )
    port map (
      I0 => cal4_state_FSM_FFd3_7381,
      I1 => count_gate(2),
      I2 => count_gate(0),
      I3 => count_gate(1),
      I4 => N66,
      I5 => cal4_dlyinc_gate_or0000,
      O => N9
    );
  rden_dly_18_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => NlwRenamedSig_OI_rden_dly(18),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => N83,
      O => rden_dly_18_mux0000
    );
  rden_dly_38_mux00001 : LUT5
    generic map(
      INIT => X"ECCC4CCC"
    )
    port map (
      I0 => count_rden(1),
      I1 => NlwRenamedSig_OI_rden_dly(38),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => N83,
      O => rden_dly_38_mux0000
    );
  rden_dly_0_ren_rstpot : LUT6
    generic map(
      INIT => X"CCCDCCCCCCC8CCCC"
    )
    port map (
      I0 => count_rden(0),
      I1 => NlwRenamedSig_OI_rden_dly_0_ren,
      I2 => count_rden(1),
      I3 => count_rden(2),
      I4 => rden_dly_10_not0001,
      I5 => cal3_rden_srl_a(0),
      O => rden_dly_0_ren_rstpot_8477
    );
  N1581 : LUT6
    generic map(
      INIT => X"0000008800000080"
    )
    port map (
      I0 => cal4_state_FSM_FFd5_7385,
      I1 => cal4_idel_bit_tap_7354,
      I2 => calib_rden_valid_stgd_7556,
      I3 => cal4_seek_left_7372,
      I4 => cal4_data_good,
      I5 => calib_rden_valid_7555,
      O => N158
    );
  rden_mux_0_rstpot : LUT5
    generic map(
      INIT => X"CCCCC8CC"
    )
    port map (
      I0 => count_rden(0),
      I1 => rden_mux(0),
      I2 => count_rden(2),
      I3 => N112,
      I4 => count_rden(1),
      O => rden_mux_0_rstpot_8601
    );
  cal4_state_FSM_FFd2_In1 : LUT6
    generic map(
      INIT => X"FFC0C0C0FF808080"
    )
    port map (
      I0 => calib_rden_valid_7555,
      I1 => N47,
      I2 => cal4_state_FSM_FFd5_7385,
      I3 => idel_set_wait,
      I4 => cal4_state_FSM_FFd2_7379,
      I5 => calib_rden_valid_stgd_7556,
      O => cal4_state_FSM_FFd2_In
    );
  calib_done_tmp_3_rstpot : LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
    port map (
      I0 => calib_done_tmp_3_Q,
      I1 => cal4_state_FSM_FFd3_7381,
      I2 => cal4_dlyinc_gate_or0000,
      I3 => count_gate(2),
      I4 => count_gate(0),
      I5 => count_gate(1),
      O => calib_done_tmp_3_rstpot_7412
    );
  rden_dly_0_not00021 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => N112,
      I1 => count_rden(2),
      I2 => count_rden(0),
      I3 => count_rden(1),
      O => rden_dly_0_not0002
    );
  i_dlyinc_dq_24_mux000521 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(4),
      I1 => cal1_dlyinc_dq_7063,
      I2 => N120,
      I3 => count_dq(5),
      I4 => count_dq(3),
      I5 => cal1_dlyce_dq_7060,
      O => i_dlyinc_dq_24_mux00052
    );
  i_dlyinc_dq_40_mux000521 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(5),
      I1 => cal1_dlyinc_dq_7063,
      I2 => N120,
      I3 => count_dq(4),
      I4 => count_dq(3),
      I5 => cal1_dlyce_dq_7060,
      O => i_dlyinc_dq_40_mux00052
    );
  i_dlyinc_dq_48_mux000521 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => count_dq(4),
      I1 => cal1_dlyinc_dq_7063,
      I2 => N120,
      I3 => count_dq(3),
      I4 => count_dq(5),
      I5 => cal1_dlyce_dq_7060,
      O => i_dlyinc_dq_48_mux00052
    );
  i_dlyinc_dq_56_mux000521 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cal1_dlyce_dq_7060,
      I1 => cal1_dlyinc_dq_7063,
      I2 => N120,
      I3 => count_dq(5),
      I4 => count_dq(3),
      I5 => count_dq(4),
      O => i_dlyinc_dq_56_mux00052
    );
  cal4_dlyce_gate_mux00071 : LUT6
    generic map(
      INIT => X"A0A0FFA08080FF80"
    )
    port map (
      I0 => N47,
      I1 => calib_rden_valid_stgd_7556,
      I2 => cal4_state_FSM_FFd5_7385,
      I3 => cal4_state_FSM_FFd3_7381,
      I4 => cal4_dlyinc_gate_or0000,
      I5 => calib_rden_valid_7555,
      O => cal4_dlyce_gate_mux0007
    );
  i_dlyinc_dq_0_mux000511 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => N174,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => count_dq(2),
      O => i_dlyinc_dq_0_mux00051
    );
  i_dlyinc_dq_8_mux000511 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => N172,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => count_dq(2),
      O => i_dlyinc_dq_8_mux00051
    );
  i_dlyinc_dq_16_mux000521 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => N173,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => count_dq(2),
      O => i_dlyinc_dq_16_mux00052
    );
  i_dlyinc_dq_32_mux000521 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => N170,
      I1 => cal1_dlyinc_dq_7063,
      I2 => count_dq(0),
      I3 => count_dq(1),
      I4 => cal1_dlyce_dq_7060,
      I5 => count_dq(2),
      O => i_dlyinc_dq_32_mux00052
    );
  calib_rden_dly_36_mux0000 : LUT5
    generic map(
      INIT => X"ECCC4CCC"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(36),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(1),
      O => calib_rden_dly_36_mux0000_7487
    );
  rden_dly_36_mux0000 : LUT5
    generic map(
      INIT => X"4CCCECCC"
    )
    port map (
      I0 => count_rden(1),
      I1 => NlwRenamedSig_OI_rden_dly(36),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(1),
      O => rden_dly_36_mux0000_8537
    );
  rden_dly_26_mux00001 : LUT5
    generic map(
      INIT => X"CC4CCCEC"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(26),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(1),
      O => rden_dly_26_mux0000
    );
  calib_rden_dly_26_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(26),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(1),
      O => calib_rden_dly_26_mux0000
    );
  rden_dly_35_mux0000 : LUT5
    generic map(
      INIT => X"ECCC4CCC"
    )
    port map (
      I0 => count_rden(0),
      I1 => NlwRenamedSig_OI_rden_dly(35),
      I2 => count_rden(1),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(0),
      O => rden_dly_35_mux0000_8535
    );
  calib_rden_dly_35_mux0000 : LUT5
    generic map(
      INIT => X"ECCC4CCC"
    )
    port map (
      I0 => count_rden(0),
      I1 => calib_rden_dly(35),
      I2 => count_rden(1),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(0),
      O => calib_rden_dly_35_mux0000_7485
    );
  rden_dly_25_mux0000 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(25),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(0),
      O => rden_dly_25_mux0000_8513
    );
  calib_rden_dly_25_mux0000 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(25),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(0),
      O => calib_rden_dly_25_mux0000_7463
    );
  calib_rden_dly_34_mux000055 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(34),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(4),
      O => calib_rden_dly_34_mux0000
    );
  rden_dly_34_mux000055_SW0 : LUT3
    generic map(
      INIT => X"13"
    )
    port map (
      I0 => cal3_rden_srl_a(1),
      I1 => cal3_rden_srl_a(3),
      I2 => cal3_rden_srl_a(2),
      O => N221
    );
  rden_dly_34_mux000055 : LUT6
    generic map(
      INIT => X"F7FFFFF700080800"
    )
    port map (
      I0 => count_rden(1),
      I1 => count_rden(2),
      I2 => count_rden(0),
      I3 => cal3_rden_srl_a(4),
      I4 => N221,
      I5 => NlwRenamedSig_OI_rden_dly(34),
      O => rden_dly_34_mux0000
    );
  rden_dly_12_mux00002 : LUT6
    generic map(
      INIT => X"AA8AAABAAABAAA8A"
    )
    port map (
      I0 => NlwRenamedSig_OI_rden_dly(12),
      I1 => count_rden(0),
      I2 => count_rden(1),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(1),
      I5 => cal3_rden_srl_a(2),
      O => rden_dly_12_mux0000
    );
  rden_dly_13_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(13),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_dly(3),
      O => rden_dly_13_mux0000
    );
  calib_rden_dly_13_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(13),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(3),
      O => calib_rden_dly_13_mux0000
    );
  calib_rden_dly_12_mux00002 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(12),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(2),
      O => calib_rden_dly_12_mux0000
    );
  calib_rden_dly_7_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(7),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(2),
      O => calib_rden_dly_7_mux0000
    );
  rden_dly_15_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(0),
      I1 => NlwRenamedSig_OI_rden_dly(15),
      I2 => count_rden(2),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(0),
      O => rden_dly_15_mux0000
    );
  rden_dly_5_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => NlwRenamedSig_OI_rden_dly(5),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(0),
      O => rden_dly_5_mux0000
    );
  rden_dly_14_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(14),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_dly(4),
      O => rden_dly_14_mux0000
    );
  rden_dly_4_mux00001 : LUT5
    generic map(
      INIT => X"CCCDCCC8"
    )
    port map (
      I0 => count_rden(1),
      I1 => NlwRenamedSig_OI_rden_dly(4),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_dly(4),
      O => rden_dly_4_mux0000
    );
  rden_dly_29_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(29),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_dly(4),
      O => rden_dly_29_mux0000
    );
  rden_dly_28_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(28),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_dly(3),
      O => rden_dly_28_mux0000
    );
  calib_rden_dly_24_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(24),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(4),
      O => calib_rden_dly_24_mux0000
    );
  calib_rden_dly_8_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(8),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(3),
      O => calib_rden_dly_8_mux0000
    );
  calib_rden_dly_14_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(14),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(4),
      O => calib_rden_dly_14_mux0000
    );
  calib_rden_dly_5_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(5),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(0),
      O => calib_rden_dly_5_mux0000
    );
  calib_rden_dly_4_mux00001 : LUT5
    generic map(
      INIT => X"CCCDCCC8"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(4),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(4),
      O => calib_rden_dly_4_mux0000
    );
  calib_rden_dly_29_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(29),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(4),
      O => calib_rden_dly_29_mux0000
    );
  calib_rden_dly_28_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(28),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(3),
      O => calib_rden_dly_28_mux0000
    );
  calib_rden_dly_15_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(0),
      I1 => calib_rden_dly(15),
      I2 => count_rden(2),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(0),
      O => calib_rden_dly_15_mux0000
    );
  calib_rden_dly_31_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(31),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(1),
      O => calib_rden_dly_31_mux0000
    );
  rden_dly_10_mux00002 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(10),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(0),
      O => rden_dly_10_mux0000
    );
  calib_rden_dly_10_mux00002 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(10),
      I2 => count_rden(0),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(0),
      O => calib_rden_dly_10_mux0000
    );
  calib_rden_dly_38_mux00001 : LUT5
    generic map(
      INIT => X"ECCC4CCC"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(38),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(3),
      O => calib_rden_dly_38_mux0000
    );
  calib_rden_dly_37_mux00002 : LUT5
    generic map(
      INIT => X"ECCC4CCC"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(37),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(2),
      O => calib_rden_dly_37_mux0000
    );
  calib_rden_dly_9_mux0000 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => calib_rden_dly(9),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(4),
      O => calib_rden_dly_9_mux0000_7506
    );
  cal4_seek_left_rstpot : LUT6
    generic map(
      INIT => X"FFF0DF808F80DF80"
    )
    port map (
      I0 => calib_rden_valid_stgd_7556,
      I1 => cal4_data_match_stgd_7321,
      I2 => cal4_state_FSM_FFd4_7383,
      I3 => cal4_seek_left_7372,
      I4 => calib_rden_valid_7555,
      I5 => cal4_data_match_7319,
      O => cal4_seek_left_rstpot_7373
    );
  rden_dly_37_mux00001 : LUT6
    generic map(
      INIT => X"4CCCECCCECCC4CCC"
    )
    port map (
      I0 => count_rden(1),
      I1 => NlwRenamedSig_OI_rden_dly(37),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(2),
      I5 => cal3_rden_srl_a(1),
      O => rden_dly_37_mux0000
    );
  rden_dly_9_mux0000 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(9),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_dly(4),
      O => rden_dly_9_mux0000_8556
    );
  rden_dly_24_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(0),
      I1 => NlwRenamedSig_OI_rden_dly(24),
      I2 => count_rden(1),
      I3 => count_rden(2),
      I4 => N83,
      O => rden_dly_24_mux0000
    );
  rden_dly_8_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(8),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => N83,
      O => rden_dly_8_mux0000
    );
  calib_rden_dly_39_rstpot : LUT6
    generic map(
      INIT => X"ECCCCCCC4CCCCCCC"
    )
    port map (
      I0 => calib_rden_dly_10_not0001,
      I1 => calib_rden_dly(39),
      I2 => count_rden(1),
      I3 => count_rden(2),
      I4 => count_rden(0),
      I5 => cal3_rden_srl_a(4),
      O => calib_rden_dly_39_rstpot_7493
    );
  rden_dly_39_rstpot : LUT6
    generic map(
      INIT => X"ECCCCCCC4CCCCCCC"
    )
    port map (
      I0 => rden_dly_10_not0001,
      I1 => NlwRenamedSig_OI_rden_dly(39),
      I2 => count_rden(1),
      I3 => count_rden(2),
      I4 => count_rden(0),
      I5 => cal3_rden_dly(4),
      O => rden_dly_39_rstpot_8543
    );
  calib_rden_dly_23_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(23),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(3),
      O => calib_rden_dly_23_mux0000
    );
  rden_dly_6_mux00001 : LUT5
    generic map(
      INIT => X"AA8AAABA"
    )
    port map (
      I0 => NlwRenamedSig_OI_rden_dly(6),
      I1 => count_rden(1),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(1),
      O => rden_dly_6_mux0000
    );
  rden_dly_22_mux00001 : LUT6
    generic map(
      INIT => X"AA8AAABAAABAAA8A"
    )
    port map (
      I0 => NlwRenamedSig_OI_rden_dly(22),
      I1 => count_rden(1),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(1),
      I5 => cal3_rden_srl_a(2),
      O => rden_dly_22_mux0000
    );
  rden_dly_23_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => NlwRenamedSig_OI_rden_dly(23),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_dly(3),
      O => rden_dly_23_mux0000
    );
  calib_rden_dly_6_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(6),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(1),
      O => calib_rden_dly_6_mux0000
    );
  calib_rden_dly_22_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(22),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(2),
      O => calib_rden_dly_22_mux0000
    );
  calib_rden_dly_21_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(0),
      I1 => calib_rden_dly(21),
      I2 => count_rden(1),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(1),
      O => calib_rden_dly_21_mux0000
    );
  rden_dly_7_mux00001 : LUT6
    generic map(
      INIT => X"AA8AAABAAABAAA8A"
    )
    port map (
      I0 => NlwRenamedSig_OI_rden_dly(7),
      I1 => count_rden(1),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(2),
      I5 => cal3_rden_srl_a(1),
      O => rden_dly_7_mux0000
    );
  rden_dly_21_mux00001 : LUT5
    generic map(
      INIT => X"AA8AAABA"
    )
    port map (
      I0 => NlwRenamedSig_OI_rden_dly(21),
      I1 => count_rden(0),
      I2 => count_rden(2),
      I3 => count_rden(1),
      I4 => cal3_rden_srl_a(1),
      O => rden_dly_21_mux0000
    );
  rden_dly_20_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => NlwRenamedSig_OI_rden_dly(20),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(0),
      O => rden_dly_20_mux0000
    );
  rden_dly_30_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => NlwRenamedSig_OI_rden_dly(30),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(0),
      O => rden_dly_30_mux0000
    );
  rden_dly_31_mux00001 : LUT5
    generic map(
      INIT => X"CC4CCCEC"
    )
    port map (
      I0 => count_rden(2),
      I1 => NlwRenamedSig_OI_rden_dly(31),
      I2 => count_rden(1),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(1),
      O => rden_dly_31_mux0000
    );
  calib_rden_dly_20_mux00001 : LUT5
    generic map(
      INIT => X"CDCCC8CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(20),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(0),
      O => calib_rden_dly_20_mux0000
    );
  calib_rden_dly_30_mux00001 : LUT5
    generic map(
      INIT => X"CECCC4CC"
    )
    port map (
      I0 => count_rden(1),
      I1 => calib_rden_dly(30),
      I2 => count_rden(0),
      I3 => count_rden(2),
      I4 => cal3_rden_srl_a(0),
      O => calib_rden_dly_30_mux0000
    );
  Result_0_851_INV_0 : INV
    port map (
      I => cal1_idel_tap_cnt(0),
      O => Result_0_85
    );
  Result_0_641_INV_0 : INV
    port map (
      I => cal4_idel_tap_cnt(0),
      O => Result_0_64
    );
  Mcount_idel_set_cnt_xor_0_11_INV_0 : INV
    port map (
      I => idel_set_cnt(0),
      O => Result_0_62
    );
  Mcount_calib_rden_pipe_cnt_xor_0_11_INV_0 : INV
    port map (
      I => calib_rden_pipe_cnt(0),
      O => Result_0_77
    );
  Mcount_cal4_window_cnt_xor_0_11_INV_0 : INV
    port map (
      I => cal4_window_cnt(0),
      O => Result_0_63
    );
  Mcount_cal2_idel_tap_cnt_xor_0_11_INV_0 : INV
    port map (
      I => cal2_idel_tap_cnt(0),
      O => Result_0_86
    );
  Mcount_cal1_window_cnt_xor_0_11_INV_0 : INV
    port map (
      I => cal1_window_cnt(0),
      O => Result_0_82
    );
  Madd_cal1_bit_time_tap_cnt_add0000_xor_0_11_INV_0 : INV
    port map (
      I => Madd_cal1_bit_time_tap_cnt_add0000_cy(0),
      O => cal1_bit_time_tap_cnt_add0000(0)
    );
  cal1_idel_dec_cnt_mux0002_6_mand1_INV_0 : INV
    port map (
      I => cal1_state_FSM_FFd4_7165,
      O => cal1_idel_dec_cnt_mux0002_6_mand
    );
  cal1_low_freq_idel_dec_0_rstpot1_INV_0 : INV
    port map (
      I => cal1_first_edge_tap_cnt(0),
      O => cal1_low_freq_idel_dec_0_rstpot
    );
  cal2_idel_tap_limit_0_rstpot1_INV_0 : INV
    port map (
      I => cal1_idel_max_tap(0),
      O => cal2_idel_tap_limit_0_rstpot
    );
  cal2_idel_tap_limit_1_rstpot1_INV_0 : INV
    port map (
      I => cal1_idel_max_tap(1),
      O => cal2_idel_tap_limit_1_rstpot
    );
  cal2_idel_tap_limit_2_rstpot1_INV_0 : INV
    port map (
      I => cal1_idel_max_tap(2),
      O => cal2_idel_tap_limit_2_rstpot
    );
  cal2_idel_tap_limit_3_rstpot1_INV_0 : INV
    port map (
      I => cal1_idel_max_tap(3),
      O => cal2_idel_tap_limit_3_rstpot
    );
  cal2_idel_tap_limit_4_rstpot1_INV_0 : INV
    port map (
      I => cal1_idel_max_tap(4),
      O => cal2_idel_tap_limit_4_rstpot
    );
  cal2_idel_tap_limit_5_rstpot1_INV_0 : INV
    port map (
      I => cal1_idel_max_tap(5),
      O => cal2_idel_tap_limit_5_rstpot
    );
  cal3_rden_srl_a_mux0000_2_Q : MUXF7
    port map (
      I0 => N223,
      I1 => N224,
      S => cal3_rden_srl_a(2),
      O => cal3_rden_srl_a_mux0000(2)
    );
  cal3_rden_srl_a_mux0000_2_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => cal3_rden_srl_a(0),
      I1 => cal3_rden_srl_a(1),
      I2 => N123,
      O => N223
    );
  cal3_rden_srl_a_mux0000_2_G : LUT6
    generic map(
      INIT => X"FFFFAAFFFFFF2AFF"
    )
    port map (
      I0 => cal3_state_FSM_FFd1_7311,
      I1 => cal3_rden_srl_a(0),
      I2 => cal3_rden_srl_a(1),
      I3 => N1381,
      I4 => cal3_state_FSM_FFd2_7313,
      I5 => N85,
      O => N224
    );
  Result_5_81 : MUXF7
    port map (
      I0 => N225,
      I1 => N226,
      S => cal1_idel_tap_cnt(5),
      O => Result_5_81_7033
    );
  Result_5_81_F : LUT6
    generic map(
      INIT => X"8000000000000001"
    )
    port map (
      I0 => cal1_idel_tap_cnt(4),
      I1 => cal1_idel_tap_cnt(2),
      I2 => cal1_idel_tap_cnt(3),
      I3 => cal1_idel_tap_cnt(1),
      I4 => cal1_idel_tap_cnt(0),
      I5 => cal1_dlyinc_dq_7063,
      O => N225
    );
  Result_5_81_G : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
    port map (
      I0 => cal1_idel_tap_cnt(4),
      I1 => cal1_idel_tap_cnt(1),
      I2 => cal1_idel_tap_cnt(0),
      I3 => cal1_dlyinc_dq_7063,
      I4 => cal1_idel_tap_cnt(3),
      I5 => cal1_idel_tap_cnt(2),
      O => N226
    );
  Result_5_62 : MUXF7
    port map (
      I0 => N227,
      I1 => N228,
      S => cal4_idel_tap_cnt(5),
      O => Result_5_62_7032
    );
  Result_5_62_F : LUT6
    generic map(
      INIT => X"8000000000000001"
    )
    port map (
      I0 => cal4_idel_tap_cnt(4),
      I1 => cal4_idel_tap_cnt(2),
      I2 => cal4_idel_tap_cnt(3),
      I3 => cal4_idel_tap_cnt(1),
      I4 => cal4_idel_tap_cnt(0),
      I5 => cal4_dlyinc_gate_7325,
      O => N227
    );
  Result_5_62_G : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
    port map (
      I0 => cal4_idel_tap_cnt(4),
      I1 => cal4_idel_tap_cnt(1),
      I2 => cal4_idel_tap_cnt(0),
      I3 => cal4_dlyinc_gate_7325,
      I4 => cal4_idel_tap_cnt(3),
      I5 => cal4_idel_tap_cnt(2),
      O => N228
    );
  rden_dly_33_mux0000 : MUXF7
    port map (
      I0 => N229,
      I1 => N230,
      S => cal3_rden_srl_a(1),
      O => rden_dly_33_mux0000_8531
    );
  rden_dly_33_mux0000_F : LUT5
    generic map(
      INIT => X"CC4CCCEC"
    )
    port map (
      I0 => count_rden(1),
      I1 => NlwRenamedSig_OI_rden_dly(33),
      I2 => count_rden(2),
      I3 => count_rden(0),
      I4 => cal3_rden_srl_a(3),
      O => N229
    );
  rden_dly_33_mux0000_G : LUT6
    generic map(
      INIT => X"FFFF9FFF00009000"
    )
    port map (
      I0 => cal3_rden_srl_a(3),
      I1 => cal3_rden_srl_a(2),
      I2 => count_rden(2),
      I3 => count_rden(1),
      I4 => count_rden(0),
      I5 => NlwRenamedSig_OI_rden_dly(33),
      O => N230
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_4 : MUXF7
    port map (
      I0 => N231,
      I1 => N232,
      S => count_gate(0),
      O => calib_rden_dly_mux0002
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_4_F : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => count_gate(1),
      I1 => Mmux_calib_rden_dly_mux0002_121_6813,
      I2 => count_gate(2),
      I3 => Mmux_calib_rden_dly_mux0002_10_6809,
      I4 => Mmux_calib_rden_dly_mux0002_112_6812,
      I5 => Mmux_calib_rden_dly_mux0002_11_6810,
      O => N231
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_4_G : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => count_gate(1),
      I1 => Mmux_calib_rden_dly_mux0002_13_6815,
      I2 => count_gate(2),
      I3 => Mmux_calib_rden_dly_mux0002_111_6811,
      I4 => Mmux_calib_rden_dly_mux0002_122_6814,
      I5 => calib_rden_dly(37),
      O => N232
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_2 : MUXF7
    port map (
      I0 => N233,
      I1 => N234,
      S => count_gate(0),
      O => calib_rden_dly_mux0001
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_2_F : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => count_gate(1),
      I1 => Mmux_calib_rden_dly_mux0001_121_6806,
      I2 => count_gate(2),
      I3 => Mmux_calib_rden_dly_mux0001_10_6802,
      I4 => Mmux_calib_rden_dly_mux0001_112_6805,
      I5 => Mmux_calib_rden_dly_mux0001_11_6803,
      O => N233
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_2_G : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => count_gate(1),
      I1 => Mmux_calib_rden_dly_mux0001_13_6808,
      I2 => count_gate(2),
      I3 => Mmux_calib_rden_dly_mux0001_111_6804,
      I4 => Mmux_calib_rden_dly_mux0001_122_6807,
      I5 => calib_rden_dly(38),
      O => N234
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_5 : MUXF7
    port map (
      I0 => N235,
      I1 => N236,
      S => count_gate(0),
      O => calib_rden_dly_mux0003
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_5_F : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => count_gate(1),
      I1 => Mmux_calib_rden_dly_mux0003_121_6820,
      I2 => count_gate(2),
      I3 => Mmux_calib_rden_dly_mux0003_10_6816,
      I4 => Mmux_calib_rden_dly_mux0003_112_6819,
      I5 => Mmux_calib_rden_dly_mux0003_11_6817,
      O => N235
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_5_G : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => count_gate(1),
      I1 => Mmux_calib_rden_dly_mux0003_13_6822,
      I2 => count_gate(2),
      I3 => Mmux_calib_rden_dly_mux0003_111_6818,
      I4 => Mmux_calib_rden_dly_mux0003_122_6821,
      I5 => calib_rden_dly(36),
      O => N236
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_3 : MUXF7
    port map (
      I0 => N237,
      I1 => N238,
      S => count_gate(0),
      O => calib_rden_dly_mux0004
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_3_F : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => count_gate(1),
      I1 => Mmux_calib_rden_dly_mux0004_121_6827,
      I2 => count_gate(2),
      I3 => Mmux_calib_rden_dly_mux0004_10_6823,
      I4 => Mmux_calib_rden_dly_mux0004_112_6826,
      I5 => Mmux_calib_rden_dly_mux0004_11_6824,
      O => N237
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_3_G : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => count_gate(1),
      I1 => Mmux_calib_rden_dly_mux0004_13_6829,
      I2 => count_gate(2),
      I3 => Mmux_calib_rden_dly_mux0004_111_6825,
      I4 => Mmux_calib_rden_dly_mux0004_122_6828,
      I5 => calib_rden_dly(35),
      O => N238
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_Q : MUXF7
    port map (
      I0 => N239,
      I1 => N240,
      S => count_gate(0),
      O => calib_rden_dly_mux0000
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_F : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => count_gate(1),
      I1 => Mmux_calib_rden_dly_mux0000_121_6799,
      I2 => count_gate(2),
      I3 => Mmux_calib_rden_dly_mux0000_10_6795,
      I4 => Mmux_calib_rden_dly_mux0000_112_6798,
      I5 => Mmux_calib_rden_dly_mux0000_11_6796,
      O => N239
    );
  Mmult_calib_rden_dly_mult0000_Madd_cy_4_G : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => count_gate(1),
      I1 => Mmux_calib_rden_dly_mux0000_13_6801,
      I2 => count_gate(2),
      I3 => Mmux_calib_rden_dly_mux0000_111_6797,
      I4 => Mmux_calib_rden_dly_mux0000_122_6800,
      I5 => calib_rden_dly(39),
      O => N240
    );
  Mshreg_rdd_fall_q1_bit1_r : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_dbg_calib_err(0),
      A1 => NlwRenamedSig_OI_dbg_calib_err(0),
      A2 => NlwRenamedSig_OI_dbg_calib_err(0),
      A3 => NlwRenamedSig_OI_dbg_calib_err(0),
      CE => N1,
      CLK => clkdiv,
      D => rdd_fall_q1_bit1_mux0000,
      Q => Mshreg_rdd_fall_q1_bit1_r_6846,
      Q15 => NLW_Mshreg_rdd_fall_q1_bit1_r_Q15_UNCONNECTED
    );
  rdd_fall_q1_bit1_r : FDE
    port map (
      C => clkdiv,
      CE => N1,
      D => Mshreg_rdd_fall_q1_bit1_r_6846,
      Q => rdd_fall_q1_bit1_r_8439
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_io is
  port (
    dqs_oe_n : in STD_LOGIC := 'X'; 
    ctrl_rden : in STD_LOGIC := 'X'; 
    dbg_idel_down_dq : in STD_LOGIC := 'X'; 
    dbg_idel_down_all : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_up_dqs : in STD_LOGIC := 'X'; 
    phy_init_rden : in STD_LOGIC := 'X'; 
    dbg_idel_up_gate : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    calib_ref_done : in STD_LOGIC := 'X'; 
    dm_ce : in STD_LOGIC := 'X'; 
    rstdiv0 : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_gate : in STD_LOGIC := 'X'; 
    dqs_rst_n : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    dbg_idel_down_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_down_gate : in STD_LOGIC := 'X'; 
    dbg_idel_up_dq : in STD_LOGIC := 'X'; 
    dbg_idel_up_all : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_dq : in STD_LOGIC := 'X'; 
    calib_ref_req : out STD_LOGIC; 
    ddr_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dbg_calib_gate_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
    calib_rden_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_dqs_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
    calib_rden : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_err : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    dbg_calib_dq_tap_cnt : out STD_LOGIC_VECTOR ( 383 downto 0 ); 
    ddr_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dbg_calib_rden_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
    rd_data_rise : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dbg_calib_gate_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
    dbg_calib_rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rd_data_fall : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    ddr_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    wr_data_rise : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    calib_start : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    wr_data_fall : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dbg_sel_idel_gate : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    dbg_sel_idel_dqs : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    dbg_sel_idel_dq : in STD_LOGIC_VECTOR ( 5 downto 0 ); 
    mask_data_rise : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    mask_data_fall : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end ddr2_phy_io;

architecture Structure of ddr2_phy_io is
  component ddr2_phy_calib
    port (
      clk : in STD_LOGIC := 'X'; 
      rstdiv : in STD_LOGIC := 'X'; 
      ctrl_rden : in STD_LOGIC := 'X'; 
      dbg_idel_down_dq : in STD_LOGIC := 'X'; 
      dbg_idel_down_all : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_up_dqs : in STD_LOGIC := 'X'; 
      phy_init_rden : in STD_LOGIC := 'X'; 
      dbg_idel_up_gate : in STD_LOGIC := 'X'; 
      calib_ref_done : in STD_LOGIC := 'X'; 
      dlyrst_dq : out STD_LOGIC; 
      dbg_sel_all_idel_gate : in STD_LOGIC := 'X'; 
      clkdiv : in STD_LOGIC := 'X'; 
      dbg_idel_down_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_down_gate : in STD_LOGIC := 'X'; 
      dbg_idel_up_dq : in STD_LOGIC := 'X'; 
      dbg_idel_up_all : in STD_LOGIC := 'X'; 
      dlyrst_dqs : out STD_LOGIC; 
      dbg_sel_all_idel_dq : in STD_LOGIC := 'X'; 
      calib_ref_req : out STD_LOGIC; 
      dbg_calib_gate_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
      calib_rden_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_dqs_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
      calib_rden : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_err : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      dlyinc_dqs : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dlyce_dqs : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_dq_tap_cnt : out STD_LOGIC_VECTOR ( 383 downto 0 ); 
      dlyinc_gate : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_rden_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
      dlyce_gate : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dlyinc_dq : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dbg_calib_gate_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
      dbg_calib_rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dlyrst_gate : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      en_dqs : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      dlyce_dq : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      calib_start : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      dbg_sel_idel_gate : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      rd_data_rise : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
      rd_data_fall : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dbg_sel_idel_dqs : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      dbg_sel_idel_dq : in STD_LOGIC_VECTOR ( 5 downto 0 ) 
    );
  end component;
  component ddr2_phy_dqs_iob
    port (
      ddr_dqs_n : inout STD_LOGIC; 
      ddr_dqs : inout STD_LOGIC; 
      dq_ce : out STD_LOGIC; 
      dqs_oe_n : in STD_LOGIC := 'X'; 
      delayed_dqs : out STD_LOGIC; 
      dlyinc_dqs : in STD_LOGIC := 'X'; 
      dlyce_dqs : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dlyinc_gate : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      dlyce_gate : in STD_LOGIC := 'X'; 
      dqs_rst_n : in STD_LOGIC := 'X'; 
      dlyrst_gate : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      en_dqs : in STD_LOGIC := 'X'; 
      dlyrst_dqs : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dqs_iob_INST_1
    port (
      ddr_dqs_n : inout STD_LOGIC; 
      ddr_dqs : inout STD_LOGIC; 
      dq_ce : out STD_LOGIC; 
      dqs_oe_n : in STD_LOGIC := 'X'; 
      delayed_dqs : out STD_LOGIC; 
      dlyinc_dqs : in STD_LOGIC := 'X'; 
      dlyce_dqs : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dlyinc_gate : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      dlyce_gate : in STD_LOGIC := 'X'; 
      dqs_rst_n : in STD_LOGIC := 'X'; 
      dlyrst_gate : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      en_dqs : in STD_LOGIC := 'X'; 
      dlyrst_dqs : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dqs_iob_INST_2
    port (
      ddr_dqs_n : inout STD_LOGIC; 
      ddr_dqs : inout STD_LOGIC; 
      dq_ce : out STD_LOGIC; 
      dqs_oe_n : in STD_LOGIC := 'X'; 
      delayed_dqs : out STD_LOGIC; 
      dlyinc_dqs : in STD_LOGIC := 'X'; 
      dlyce_dqs : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dlyinc_gate : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      dlyce_gate : in STD_LOGIC := 'X'; 
      dqs_rst_n : in STD_LOGIC := 'X'; 
      dlyrst_gate : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      en_dqs : in STD_LOGIC := 'X'; 
      dlyrst_dqs : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dqs_iob_INST_3
    port (
      ddr_dqs_n : inout STD_LOGIC; 
      ddr_dqs : inout STD_LOGIC; 
      dq_ce : out STD_LOGIC; 
      dqs_oe_n : in STD_LOGIC := 'X'; 
      delayed_dqs : out STD_LOGIC; 
      dlyinc_dqs : in STD_LOGIC := 'X'; 
      dlyce_dqs : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dlyinc_gate : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      dlyce_gate : in STD_LOGIC := 'X'; 
      dqs_rst_n : in STD_LOGIC := 'X'; 
      dlyrst_gate : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      en_dqs : in STD_LOGIC := 'X'; 
      dlyrst_dqs : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dqs_iob_INST_4
    port (
      ddr_dqs_n : inout STD_LOGIC; 
      ddr_dqs : inout STD_LOGIC; 
      dq_ce : out STD_LOGIC; 
      dqs_oe_n : in STD_LOGIC := 'X'; 
      delayed_dqs : out STD_LOGIC; 
      dlyinc_dqs : in STD_LOGIC := 'X'; 
      dlyce_dqs : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dlyinc_gate : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      dlyce_gate : in STD_LOGIC := 'X'; 
      dqs_rst_n : in STD_LOGIC := 'X'; 
      dlyrst_gate : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      en_dqs : in STD_LOGIC := 'X'; 
      dlyrst_dqs : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dqs_iob_INST_5
    port (
      ddr_dqs_n : inout STD_LOGIC; 
      ddr_dqs : inout STD_LOGIC; 
      dq_ce : out STD_LOGIC; 
      dqs_oe_n : in STD_LOGIC := 'X'; 
      delayed_dqs : out STD_LOGIC; 
      dlyinc_dqs : in STD_LOGIC := 'X'; 
      dlyce_dqs : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dlyinc_gate : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      dlyce_gate : in STD_LOGIC := 'X'; 
      dqs_rst_n : in STD_LOGIC := 'X'; 
      dlyrst_gate : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      en_dqs : in STD_LOGIC := 'X'; 
      dlyrst_dqs : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dqs_iob_INST_6
    port (
      ddr_dqs_n : inout STD_LOGIC; 
      ddr_dqs : inout STD_LOGIC; 
      dq_ce : out STD_LOGIC; 
      dqs_oe_n : in STD_LOGIC := 'X'; 
      delayed_dqs : out STD_LOGIC; 
      dlyinc_dqs : in STD_LOGIC := 'X'; 
      dlyce_dqs : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dlyinc_gate : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      dlyce_gate : in STD_LOGIC := 'X'; 
      dqs_rst_n : in STD_LOGIC := 'X'; 
      dlyrst_gate : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      en_dqs : in STD_LOGIC := 'X'; 
      dlyrst_dqs : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dqs_iob_INST_7
    port (
      ddr_dqs_n : inout STD_LOGIC; 
      ddr_dqs : inout STD_LOGIC; 
      dq_ce : out STD_LOGIC; 
      dqs_oe_n : in STD_LOGIC := 'X'; 
      delayed_dqs : out STD_LOGIC; 
      dlyinc_dqs : in STD_LOGIC := 'X'; 
      dlyce_dqs : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dlyinc_gate : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      dlyce_gate : in STD_LOGIC := 'X'; 
      dqs_rst_n : in STD_LOGIC := 'X'; 
      dlyrst_gate : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      en_dqs : in STD_LOGIC := 'X'; 
      dlyrst_dqs : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dm_iob
    port (
      dm_ce : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      ddr_dm : out STD_LOGIC; 
      mask_data_rise : in STD_LOGIC := 'X'; 
      mask_data_fall : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dm_iob_INST_1
    port (
      dm_ce : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      ddr_dm : out STD_LOGIC; 
      mask_data_rise : in STD_LOGIC := 'X'; 
      mask_data_fall : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dm_iob_INST_2
    port (
      dm_ce : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      ddr_dm : out STD_LOGIC; 
      mask_data_rise : in STD_LOGIC := 'X'; 
      mask_data_fall : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dm_iob_INST_3
    port (
      dm_ce : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      ddr_dm : out STD_LOGIC; 
      mask_data_rise : in STD_LOGIC := 'X'; 
      mask_data_fall : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dm_iob_INST_4
    port (
      dm_ce : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      ddr_dm : out STD_LOGIC; 
      mask_data_rise : in STD_LOGIC := 'X'; 
      mask_data_fall : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dm_iob_INST_5
    port (
      dm_ce : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      ddr_dm : out STD_LOGIC; 
      mask_data_rise : in STD_LOGIC := 'X'; 
      mask_data_fall : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dm_iob_INST_6
    port (
      dm_ce : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      ddr_dm : out STD_LOGIC; 
      mask_data_rise : in STD_LOGIC := 'X'; 
      mask_data_fall : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dm_iob_INST_7
    port (
      dm_ce : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      ddr_dm : out STD_LOGIC; 
      mask_data_rise : in STD_LOGIC := 'X'; 
      mask_data_fall : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_phy_dq_iob
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_1
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_2
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_3
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_4
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_5
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_6
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_7
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_8
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_9
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_10
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_11
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_12
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_13
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_14
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_15
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_16
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_17
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_18
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_19
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_20
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_21
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_22
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_23
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_24
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_25
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_26
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_27
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_28
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_29
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_30
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_31
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_32
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_33
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_34
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_35
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_36
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_37
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_38
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_39
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_40
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_41
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_42
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_43
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_44
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_45
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_46
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_47
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_48
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_49
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_50
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_51
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_52
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_53
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_54
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_55
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_56
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_57
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_58
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_59
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_60
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_61
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_62
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_dq_iob_INST_63
    port (
      ddr_dq : inout STD_LOGIC; 
      dlyrst : in STD_LOGIC := 'X'; 
      dlyce : in STD_LOGIC := 'X'; 
      ce : in STD_LOGIC := 'X'; 
      rd_data_sel : in STD_LOGIC := 'X'; 
      wr_data_rise : in STD_LOGIC := 'X'; 
      wr_data_fall : in STD_LOGIC := 'X'; 
      dqs : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_data_rise : out STD_LOGIC; 
      rd_data_fall : out STD_LOGIC; 
      dlyinc : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dlyrst_dq : STD_LOGIC; 
  signal dlyrst_dqs : STD_LOGIC; 
  signal ddr_ck_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal delayed_dqs : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal dlyce_dq : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal dlyce_dqs : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal dlyce_gate : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal dlyinc_dq : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal dlyinc_dqs : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal dlyinc_gate : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal dlyrst_gate : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal dq_ce : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal en_dqs : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal NlwRenamedSig_OI_rd_data_fall : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal NlwRenamedSig_OI_rd_data_rise : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal rd_data_sel : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  rd_data_rise(63) <= NlwRenamedSig_OI_rd_data_rise(63);
  rd_data_rise(62) <= NlwRenamedSig_OI_rd_data_rise(62);
  rd_data_rise(61) <= NlwRenamedSig_OI_rd_data_rise(61);
  rd_data_rise(60) <= NlwRenamedSig_OI_rd_data_rise(60);
  rd_data_rise(59) <= NlwRenamedSig_OI_rd_data_rise(59);
  rd_data_rise(58) <= NlwRenamedSig_OI_rd_data_rise(58);
  rd_data_rise(57) <= NlwRenamedSig_OI_rd_data_rise(57);
  rd_data_rise(56) <= NlwRenamedSig_OI_rd_data_rise(56);
  rd_data_rise(55) <= NlwRenamedSig_OI_rd_data_rise(55);
  rd_data_rise(54) <= NlwRenamedSig_OI_rd_data_rise(54);
  rd_data_rise(53) <= NlwRenamedSig_OI_rd_data_rise(53);
  rd_data_rise(52) <= NlwRenamedSig_OI_rd_data_rise(52);
  rd_data_rise(51) <= NlwRenamedSig_OI_rd_data_rise(51);
  rd_data_rise(50) <= NlwRenamedSig_OI_rd_data_rise(50);
  rd_data_rise(49) <= NlwRenamedSig_OI_rd_data_rise(49);
  rd_data_rise(48) <= NlwRenamedSig_OI_rd_data_rise(48);
  rd_data_rise(47) <= NlwRenamedSig_OI_rd_data_rise(47);
  rd_data_rise(46) <= NlwRenamedSig_OI_rd_data_rise(46);
  rd_data_rise(45) <= NlwRenamedSig_OI_rd_data_rise(45);
  rd_data_rise(44) <= NlwRenamedSig_OI_rd_data_rise(44);
  rd_data_rise(43) <= NlwRenamedSig_OI_rd_data_rise(43);
  rd_data_rise(42) <= NlwRenamedSig_OI_rd_data_rise(42);
  rd_data_rise(41) <= NlwRenamedSig_OI_rd_data_rise(41);
  rd_data_rise(40) <= NlwRenamedSig_OI_rd_data_rise(40);
  rd_data_rise(39) <= NlwRenamedSig_OI_rd_data_rise(39);
  rd_data_rise(38) <= NlwRenamedSig_OI_rd_data_rise(38);
  rd_data_rise(37) <= NlwRenamedSig_OI_rd_data_rise(37);
  rd_data_rise(36) <= NlwRenamedSig_OI_rd_data_rise(36);
  rd_data_rise(35) <= NlwRenamedSig_OI_rd_data_rise(35);
  rd_data_rise(34) <= NlwRenamedSig_OI_rd_data_rise(34);
  rd_data_rise(33) <= NlwRenamedSig_OI_rd_data_rise(33);
  rd_data_rise(32) <= NlwRenamedSig_OI_rd_data_rise(32);
  rd_data_rise(31) <= NlwRenamedSig_OI_rd_data_rise(31);
  rd_data_rise(30) <= NlwRenamedSig_OI_rd_data_rise(30);
  rd_data_rise(29) <= NlwRenamedSig_OI_rd_data_rise(29);
  rd_data_rise(28) <= NlwRenamedSig_OI_rd_data_rise(28);
  rd_data_rise(27) <= NlwRenamedSig_OI_rd_data_rise(27);
  rd_data_rise(26) <= NlwRenamedSig_OI_rd_data_rise(26);
  rd_data_rise(25) <= NlwRenamedSig_OI_rd_data_rise(25);
  rd_data_rise(24) <= NlwRenamedSig_OI_rd_data_rise(24);
  rd_data_rise(23) <= NlwRenamedSig_OI_rd_data_rise(23);
  rd_data_rise(22) <= NlwRenamedSig_OI_rd_data_rise(22);
  rd_data_rise(21) <= NlwRenamedSig_OI_rd_data_rise(21);
  rd_data_rise(20) <= NlwRenamedSig_OI_rd_data_rise(20);
  rd_data_rise(19) <= NlwRenamedSig_OI_rd_data_rise(19);
  rd_data_rise(18) <= NlwRenamedSig_OI_rd_data_rise(18);
  rd_data_rise(17) <= NlwRenamedSig_OI_rd_data_rise(17);
  rd_data_rise(16) <= NlwRenamedSig_OI_rd_data_rise(16);
  rd_data_rise(15) <= NlwRenamedSig_OI_rd_data_rise(15);
  rd_data_rise(14) <= NlwRenamedSig_OI_rd_data_rise(14);
  rd_data_rise(13) <= NlwRenamedSig_OI_rd_data_rise(13);
  rd_data_rise(12) <= NlwRenamedSig_OI_rd_data_rise(12);
  rd_data_rise(11) <= NlwRenamedSig_OI_rd_data_rise(11);
  rd_data_rise(10) <= NlwRenamedSig_OI_rd_data_rise(10);
  rd_data_rise(9) <= NlwRenamedSig_OI_rd_data_rise(9);
  rd_data_rise(8) <= NlwRenamedSig_OI_rd_data_rise(8);
  rd_data_rise(7) <= NlwRenamedSig_OI_rd_data_rise(7);
  rd_data_rise(6) <= NlwRenamedSig_OI_rd_data_rise(6);
  rd_data_rise(5) <= NlwRenamedSig_OI_rd_data_rise(5);
  rd_data_rise(4) <= NlwRenamedSig_OI_rd_data_rise(4);
  rd_data_rise(3) <= NlwRenamedSig_OI_rd_data_rise(3);
  rd_data_rise(2) <= NlwRenamedSig_OI_rd_data_rise(2);
  rd_data_rise(1) <= NlwRenamedSig_OI_rd_data_rise(1);
  rd_data_rise(0) <= NlwRenamedSig_OI_rd_data_rise(0);
  rd_data_fall(63) <= NlwRenamedSig_OI_rd_data_fall(63);
  rd_data_fall(62) <= NlwRenamedSig_OI_rd_data_fall(62);
  rd_data_fall(61) <= NlwRenamedSig_OI_rd_data_fall(61);
  rd_data_fall(60) <= NlwRenamedSig_OI_rd_data_fall(60);
  rd_data_fall(59) <= NlwRenamedSig_OI_rd_data_fall(59);
  rd_data_fall(58) <= NlwRenamedSig_OI_rd_data_fall(58);
  rd_data_fall(57) <= NlwRenamedSig_OI_rd_data_fall(57);
  rd_data_fall(56) <= NlwRenamedSig_OI_rd_data_fall(56);
  rd_data_fall(55) <= NlwRenamedSig_OI_rd_data_fall(55);
  rd_data_fall(54) <= NlwRenamedSig_OI_rd_data_fall(54);
  rd_data_fall(53) <= NlwRenamedSig_OI_rd_data_fall(53);
  rd_data_fall(52) <= NlwRenamedSig_OI_rd_data_fall(52);
  rd_data_fall(51) <= NlwRenamedSig_OI_rd_data_fall(51);
  rd_data_fall(50) <= NlwRenamedSig_OI_rd_data_fall(50);
  rd_data_fall(49) <= NlwRenamedSig_OI_rd_data_fall(49);
  rd_data_fall(48) <= NlwRenamedSig_OI_rd_data_fall(48);
  rd_data_fall(47) <= NlwRenamedSig_OI_rd_data_fall(47);
  rd_data_fall(46) <= NlwRenamedSig_OI_rd_data_fall(46);
  rd_data_fall(45) <= NlwRenamedSig_OI_rd_data_fall(45);
  rd_data_fall(44) <= NlwRenamedSig_OI_rd_data_fall(44);
  rd_data_fall(43) <= NlwRenamedSig_OI_rd_data_fall(43);
  rd_data_fall(42) <= NlwRenamedSig_OI_rd_data_fall(42);
  rd_data_fall(41) <= NlwRenamedSig_OI_rd_data_fall(41);
  rd_data_fall(40) <= NlwRenamedSig_OI_rd_data_fall(40);
  rd_data_fall(39) <= NlwRenamedSig_OI_rd_data_fall(39);
  rd_data_fall(38) <= NlwRenamedSig_OI_rd_data_fall(38);
  rd_data_fall(37) <= NlwRenamedSig_OI_rd_data_fall(37);
  rd_data_fall(36) <= NlwRenamedSig_OI_rd_data_fall(36);
  rd_data_fall(35) <= NlwRenamedSig_OI_rd_data_fall(35);
  rd_data_fall(34) <= NlwRenamedSig_OI_rd_data_fall(34);
  rd_data_fall(33) <= NlwRenamedSig_OI_rd_data_fall(33);
  rd_data_fall(32) <= NlwRenamedSig_OI_rd_data_fall(32);
  rd_data_fall(31) <= NlwRenamedSig_OI_rd_data_fall(31);
  rd_data_fall(30) <= NlwRenamedSig_OI_rd_data_fall(30);
  rd_data_fall(29) <= NlwRenamedSig_OI_rd_data_fall(29);
  rd_data_fall(28) <= NlwRenamedSig_OI_rd_data_fall(28);
  rd_data_fall(27) <= NlwRenamedSig_OI_rd_data_fall(27);
  rd_data_fall(26) <= NlwRenamedSig_OI_rd_data_fall(26);
  rd_data_fall(25) <= NlwRenamedSig_OI_rd_data_fall(25);
  rd_data_fall(24) <= NlwRenamedSig_OI_rd_data_fall(24);
  rd_data_fall(23) <= NlwRenamedSig_OI_rd_data_fall(23);
  rd_data_fall(22) <= NlwRenamedSig_OI_rd_data_fall(22);
  rd_data_fall(21) <= NlwRenamedSig_OI_rd_data_fall(21);
  rd_data_fall(20) <= NlwRenamedSig_OI_rd_data_fall(20);
  rd_data_fall(19) <= NlwRenamedSig_OI_rd_data_fall(19);
  rd_data_fall(18) <= NlwRenamedSig_OI_rd_data_fall(18);
  rd_data_fall(17) <= NlwRenamedSig_OI_rd_data_fall(17);
  rd_data_fall(16) <= NlwRenamedSig_OI_rd_data_fall(16);
  rd_data_fall(15) <= NlwRenamedSig_OI_rd_data_fall(15);
  rd_data_fall(14) <= NlwRenamedSig_OI_rd_data_fall(14);
  rd_data_fall(13) <= NlwRenamedSig_OI_rd_data_fall(13);
  rd_data_fall(12) <= NlwRenamedSig_OI_rd_data_fall(12);
  rd_data_fall(11) <= NlwRenamedSig_OI_rd_data_fall(11);
  rd_data_fall(10) <= NlwRenamedSig_OI_rd_data_fall(10);
  rd_data_fall(9) <= NlwRenamedSig_OI_rd_data_fall(9);
  rd_data_fall(8) <= NlwRenamedSig_OI_rd_data_fall(8);
  rd_data_fall(7) <= NlwRenamedSig_OI_rd_data_fall(7);
  rd_data_fall(6) <= NlwRenamedSig_OI_rd_data_fall(6);
  rd_data_fall(5) <= NlwRenamedSig_OI_rd_data_fall(5);
  rd_data_fall(4) <= NlwRenamedSig_OI_rd_data_fall(4);
  rd_data_fall(3) <= NlwRenamedSig_OI_rd_data_fall(3);
  rd_data_fall(2) <= NlwRenamedSig_OI_rd_data_fall(2);
  rd_data_fall(1) <= NlwRenamedSig_OI_rd_data_fall(1);
  rd_data_fall(0) <= NlwRenamedSig_OI_rd_data_fall(0);
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gen_ck_0_u_oddr_ck_i : ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => N0,
      D2 => N1,
      CE => N1,
      C => clk0,
      S => N0,
      R => N0,
      Q => ddr_ck_q(0)
    );
  gen_ck_0_u_obuf_ck_i : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => ddr_ck_q(0),
      O => ddr_ck(0),
      OB => ddr_ck_n(0)
    );
  gen_ck_1_u_oddr_ck_i : ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      SRTYPE => "SYNC",
      INIT => '0'
    )
    port map (
      D1 => N0,
      D2 => N1,
      CE => N1,
      C => clk0,
      S => N0,
      R => N0,
      Q => ddr_ck_q(1)
    );
  gen_ck_1_u_obuf_ck_i : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => ddr_ck_q(1),
      O => ddr_ck(1),
      OB => ddr_ck_n(1)
    );
  u_phy_calib : ddr2_phy_calib
    port map (
      clk => clk0,
      rstdiv => rstdiv0,
      ctrl_rden => ctrl_rden,
      dbg_idel_down_dq => N0,
      dbg_idel_down_all => N0,
      dbg_sel_all_idel_dqs => N0,
      dbg_idel_up_dqs => N0,
      phy_init_rden => phy_init_rden,
      dbg_idel_up_gate => N0,
      calib_ref_done => calib_ref_done,
      dlyrst_dq => dlyrst_dq,
      dbg_sel_all_idel_gate => N0,
      clkdiv => clkdiv0,
      dbg_idel_down_dqs => N0,
      dbg_idel_down_gate => N0,
      dbg_idel_up_dq => N0,
      dbg_idel_up_all => N0,
      dlyrst_dqs => dlyrst_dqs,
      dbg_sel_all_idel_dq => N0,
      calib_ref_req => calib_ref_req,
      dbg_calib_gate_tap_cnt(47) => dbg_calib_gate_tap_cnt(47),
      dbg_calib_gate_tap_cnt(46) => dbg_calib_gate_tap_cnt(46),
      dbg_calib_gate_tap_cnt(45) => dbg_calib_gate_tap_cnt(45),
      dbg_calib_gate_tap_cnt(44) => dbg_calib_gate_tap_cnt(44),
      dbg_calib_gate_tap_cnt(43) => dbg_calib_gate_tap_cnt(43),
      dbg_calib_gate_tap_cnt(42) => dbg_calib_gate_tap_cnt(42),
      dbg_calib_gate_tap_cnt(41) => dbg_calib_gate_tap_cnt(41),
      dbg_calib_gate_tap_cnt(40) => dbg_calib_gate_tap_cnt(40),
      dbg_calib_gate_tap_cnt(39) => dbg_calib_gate_tap_cnt(39),
      dbg_calib_gate_tap_cnt(38) => dbg_calib_gate_tap_cnt(38),
      dbg_calib_gate_tap_cnt(37) => dbg_calib_gate_tap_cnt(37),
      dbg_calib_gate_tap_cnt(36) => dbg_calib_gate_tap_cnt(36),
      dbg_calib_gate_tap_cnt(35) => dbg_calib_gate_tap_cnt(35),
      dbg_calib_gate_tap_cnt(34) => dbg_calib_gate_tap_cnt(34),
      dbg_calib_gate_tap_cnt(33) => dbg_calib_gate_tap_cnt(33),
      dbg_calib_gate_tap_cnt(32) => dbg_calib_gate_tap_cnt(32),
      dbg_calib_gate_tap_cnt(31) => dbg_calib_gate_tap_cnt(31),
      dbg_calib_gate_tap_cnt(30) => dbg_calib_gate_tap_cnt(30),
      dbg_calib_gate_tap_cnt(29) => dbg_calib_gate_tap_cnt(29),
      dbg_calib_gate_tap_cnt(28) => dbg_calib_gate_tap_cnt(28),
      dbg_calib_gate_tap_cnt(27) => dbg_calib_gate_tap_cnt(27),
      dbg_calib_gate_tap_cnt(26) => dbg_calib_gate_tap_cnt(26),
      dbg_calib_gate_tap_cnt(25) => dbg_calib_gate_tap_cnt(25),
      dbg_calib_gate_tap_cnt(24) => dbg_calib_gate_tap_cnt(24),
      dbg_calib_gate_tap_cnt(23) => dbg_calib_gate_tap_cnt(23),
      dbg_calib_gate_tap_cnt(22) => dbg_calib_gate_tap_cnt(22),
      dbg_calib_gate_tap_cnt(21) => dbg_calib_gate_tap_cnt(21),
      dbg_calib_gate_tap_cnt(20) => dbg_calib_gate_tap_cnt(20),
      dbg_calib_gate_tap_cnt(19) => dbg_calib_gate_tap_cnt(19),
      dbg_calib_gate_tap_cnt(18) => dbg_calib_gate_tap_cnt(18),
      dbg_calib_gate_tap_cnt(17) => dbg_calib_gate_tap_cnt(17),
      dbg_calib_gate_tap_cnt(16) => dbg_calib_gate_tap_cnt(16),
      dbg_calib_gate_tap_cnt(15) => dbg_calib_gate_tap_cnt(15),
      dbg_calib_gate_tap_cnt(14) => dbg_calib_gate_tap_cnt(14),
      dbg_calib_gate_tap_cnt(13) => dbg_calib_gate_tap_cnt(13),
      dbg_calib_gate_tap_cnt(12) => dbg_calib_gate_tap_cnt(12),
      dbg_calib_gate_tap_cnt(11) => dbg_calib_gate_tap_cnt(11),
      dbg_calib_gate_tap_cnt(10) => dbg_calib_gate_tap_cnt(10),
      dbg_calib_gate_tap_cnt(9) => dbg_calib_gate_tap_cnt(9),
      dbg_calib_gate_tap_cnt(8) => dbg_calib_gate_tap_cnt(8),
      dbg_calib_gate_tap_cnt(7) => dbg_calib_gate_tap_cnt(7),
      dbg_calib_gate_tap_cnt(6) => dbg_calib_gate_tap_cnt(6),
      dbg_calib_gate_tap_cnt(5) => dbg_calib_gate_tap_cnt(5),
      dbg_calib_gate_tap_cnt(4) => dbg_calib_gate_tap_cnt(4),
      dbg_calib_gate_tap_cnt(3) => dbg_calib_gate_tap_cnt(3),
      dbg_calib_gate_tap_cnt(2) => dbg_calib_gate_tap_cnt(2),
      dbg_calib_gate_tap_cnt(1) => dbg_calib_gate_tap_cnt(1),
      dbg_calib_gate_tap_cnt(0) => dbg_calib_gate_tap_cnt(0),
      calib_rden_sel(7) => calib_rden_sel(7),
      calib_rden_sel(6) => calib_rden_sel(6),
      calib_rden_sel(5) => calib_rden_sel(5),
      calib_rden_sel(4) => calib_rden_sel(4),
      calib_rden_sel(3) => calib_rden_sel(3),
      calib_rden_sel(2) => calib_rden_sel(2),
      calib_rden_sel(1) => calib_rden_sel(1),
      calib_rden_sel(0) => calib_rden_sel(0),
      dbg_calib_dqs_tap_cnt(47) => dbg_calib_dqs_tap_cnt(47),
      dbg_calib_dqs_tap_cnt(46) => dbg_calib_dqs_tap_cnt(46),
      dbg_calib_dqs_tap_cnt(45) => dbg_calib_dqs_tap_cnt(45),
      dbg_calib_dqs_tap_cnt(44) => dbg_calib_dqs_tap_cnt(44),
      dbg_calib_dqs_tap_cnt(43) => dbg_calib_dqs_tap_cnt(43),
      dbg_calib_dqs_tap_cnt(42) => dbg_calib_dqs_tap_cnt(42),
      dbg_calib_dqs_tap_cnt(41) => dbg_calib_dqs_tap_cnt(41),
      dbg_calib_dqs_tap_cnt(40) => dbg_calib_dqs_tap_cnt(40),
      dbg_calib_dqs_tap_cnt(39) => dbg_calib_dqs_tap_cnt(39),
      dbg_calib_dqs_tap_cnt(38) => dbg_calib_dqs_tap_cnt(38),
      dbg_calib_dqs_tap_cnt(37) => dbg_calib_dqs_tap_cnt(37),
      dbg_calib_dqs_tap_cnt(36) => dbg_calib_dqs_tap_cnt(36),
      dbg_calib_dqs_tap_cnt(35) => dbg_calib_dqs_tap_cnt(35),
      dbg_calib_dqs_tap_cnt(34) => dbg_calib_dqs_tap_cnt(34),
      dbg_calib_dqs_tap_cnt(33) => dbg_calib_dqs_tap_cnt(33),
      dbg_calib_dqs_tap_cnt(32) => dbg_calib_dqs_tap_cnt(32),
      dbg_calib_dqs_tap_cnt(31) => dbg_calib_dqs_tap_cnt(31),
      dbg_calib_dqs_tap_cnt(30) => dbg_calib_dqs_tap_cnt(30),
      dbg_calib_dqs_tap_cnt(29) => dbg_calib_dqs_tap_cnt(29),
      dbg_calib_dqs_tap_cnt(28) => dbg_calib_dqs_tap_cnt(28),
      dbg_calib_dqs_tap_cnt(27) => dbg_calib_dqs_tap_cnt(27),
      dbg_calib_dqs_tap_cnt(26) => dbg_calib_dqs_tap_cnt(26),
      dbg_calib_dqs_tap_cnt(25) => dbg_calib_dqs_tap_cnt(25),
      dbg_calib_dqs_tap_cnt(24) => dbg_calib_dqs_tap_cnt(24),
      dbg_calib_dqs_tap_cnt(23) => dbg_calib_dqs_tap_cnt(23),
      dbg_calib_dqs_tap_cnt(22) => dbg_calib_dqs_tap_cnt(22),
      dbg_calib_dqs_tap_cnt(21) => dbg_calib_dqs_tap_cnt(21),
      dbg_calib_dqs_tap_cnt(20) => dbg_calib_dqs_tap_cnt(20),
      dbg_calib_dqs_tap_cnt(19) => dbg_calib_dqs_tap_cnt(19),
      dbg_calib_dqs_tap_cnt(18) => dbg_calib_dqs_tap_cnt(18),
      dbg_calib_dqs_tap_cnt(17) => dbg_calib_dqs_tap_cnt(17),
      dbg_calib_dqs_tap_cnt(16) => dbg_calib_dqs_tap_cnt(16),
      dbg_calib_dqs_tap_cnt(15) => dbg_calib_dqs_tap_cnt(15),
      dbg_calib_dqs_tap_cnt(14) => dbg_calib_dqs_tap_cnt(14),
      dbg_calib_dqs_tap_cnt(13) => dbg_calib_dqs_tap_cnt(13),
      dbg_calib_dqs_tap_cnt(12) => dbg_calib_dqs_tap_cnt(12),
      dbg_calib_dqs_tap_cnt(11) => dbg_calib_dqs_tap_cnt(11),
      dbg_calib_dqs_tap_cnt(10) => dbg_calib_dqs_tap_cnt(10),
      dbg_calib_dqs_tap_cnt(9) => dbg_calib_dqs_tap_cnt(9),
      dbg_calib_dqs_tap_cnt(8) => dbg_calib_dqs_tap_cnt(8),
      dbg_calib_dqs_tap_cnt(7) => dbg_calib_dqs_tap_cnt(7),
      dbg_calib_dqs_tap_cnt(6) => dbg_calib_dqs_tap_cnt(6),
      dbg_calib_dqs_tap_cnt(5) => dbg_calib_dqs_tap_cnt(5),
      dbg_calib_dqs_tap_cnt(4) => dbg_calib_dqs_tap_cnt(4),
      dbg_calib_dqs_tap_cnt(3) => dbg_calib_dqs_tap_cnt(3),
      dbg_calib_dqs_tap_cnt(2) => dbg_calib_dqs_tap_cnt(2),
      dbg_calib_dqs_tap_cnt(1) => dbg_calib_dqs_tap_cnt(1),
      dbg_calib_dqs_tap_cnt(0) => dbg_calib_dqs_tap_cnt(0),
      calib_rden(7) => calib_rden(7),
      calib_rden(6) => calib_rden(6),
      calib_rden(5) => calib_rden(5),
      calib_rden(4) => calib_rden(4),
      calib_rden(3) => calib_rden(3),
      calib_rden(2) => calib_rden(2),
      calib_rden(1) => calib_rden(1),
      calib_rden(0) => calib_rden(0),
      rd_data_sel(7) => rd_data_sel(7),
      rd_data_sel(6) => rd_data_sel(6),
      rd_data_sel(5) => rd_data_sel(5),
      rd_data_sel(4) => rd_data_sel(4),
      rd_data_sel(3) => rd_data_sel(3),
      rd_data_sel(2) => rd_data_sel(2),
      rd_data_sel(1) => rd_data_sel(1),
      rd_data_sel(0) => rd_data_sel(0),
      dbg_calib_err(3) => dbg_calib_err(3),
      dbg_calib_err(2) => dbg_calib_err(2),
      dbg_calib_err(1) => dbg_calib_err(1),
      dbg_calib_err(0) => dbg_calib_err(0),
      dlyinc_dqs(7) => dlyinc_dqs(7),
      dlyinc_dqs(6) => dlyinc_dqs(6),
      dlyinc_dqs(5) => dlyinc_dqs(5),
      dlyinc_dqs(4) => dlyinc_dqs(4),
      dlyinc_dqs(3) => dlyinc_dqs(3),
      dlyinc_dqs(2) => dlyinc_dqs(2),
      dlyinc_dqs(1) => dlyinc_dqs(1),
      dlyinc_dqs(0) => dlyinc_dqs(0),
      dlyce_dqs(7) => dlyce_dqs(7),
      dlyce_dqs(6) => dlyce_dqs(6),
      dlyce_dqs(5) => dlyce_dqs(5),
      dlyce_dqs(4) => dlyce_dqs(4),
      dlyce_dqs(3) => dlyce_dqs(3),
      dlyce_dqs(2) => dlyce_dqs(2),
      dlyce_dqs(1) => dlyce_dqs(1),
      dlyce_dqs(0) => dlyce_dqs(0),
      dbg_calib_dq_tap_cnt(383) => dbg_calib_dq_tap_cnt(383),
      dbg_calib_dq_tap_cnt(382) => dbg_calib_dq_tap_cnt(382),
      dbg_calib_dq_tap_cnt(381) => dbg_calib_dq_tap_cnt(381),
      dbg_calib_dq_tap_cnt(380) => dbg_calib_dq_tap_cnt(380),
      dbg_calib_dq_tap_cnt(379) => dbg_calib_dq_tap_cnt(379),
      dbg_calib_dq_tap_cnt(378) => dbg_calib_dq_tap_cnt(378),
      dbg_calib_dq_tap_cnt(377) => dbg_calib_dq_tap_cnt(377),
      dbg_calib_dq_tap_cnt(376) => dbg_calib_dq_tap_cnt(376),
      dbg_calib_dq_tap_cnt(375) => dbg_calib_dq_tap_cnt(375),
      dbg_calib_dq_tap_cnt(374) => dbg_calib_dq_tap_cnt(374),
      dbg_calib_dq_tap_cnt(373) => dbg_calib_dq_tap_cnt(373),
      dbg_calib_dq_tap_cnt(372) => dbg_calib_dq_tap_cnt(372),
      dbg_calib_dq_tap_cnt(371) => dbg_calib_dq_tap_cnt(371),
      dbg_calib_dq_tap_cnt(370) => dbg_calib_dq_tap_cnt(370),
      dbg_calib_dq_tap_cnt(369) => dbg_calib_dq_tap_cnt(369),
      dbg_calib_dq_tap_cnt(368) => dbg_calib_dq_tap_cnt(368),
      dbg_calib_dq_tap_cnt(367) => dbg_calib_dq_tap_cnt(367),
      dbg_calib_dq_tap_cnt(366) => dbg_calib_dq_tap_cnt(366),
      dbg_calib_dq_tap_cnt(365) => dbg_calib_dq_tap_cnt(365),
      dbg_calib_dq_tap_cnt(364) => dbg_calib_dq_tap_cnt(364),
      dbg_calib_dq_tap_cnt(363) => dbg_calib_dq_tap_cnt(363),
      dbg_calib_dq_tap_cnt(362) => dbg_calib_dq_tap_cnt(362),
      dbg_calib_dq_tap_cnt(361) => dbg_calib_dq_tap_cnt(361),
      dbg_calib_dq_tap_cnt(360) => dbg_calib_dq_tap_cnt(360),
      dbg_calib_dq_tap_cnt(359) => dbg_calib_dq_tap_cnt(359),
      dbg_calib_dq_tap_cnt(358) => dbg_calib_dq_tap_cnt(358),
      dbg_calib_dq_tap_cnt(357) => dbg_calib_dq_tap_cnt(357),
      dbg_calib_dq_tap_cnt(356) => dbg_calib_dq_tap_cnt(356),
      dbg_calib_dq_tap_cnt(355) => dbg_calib_dq_tap_cnt(355),
      dbg_calib_dq_tap_cnt(354) => dbg_calib_dq_tap_cnt(354),
      dbg_calib_dq_tap_cnt(353) => dbg_calib_dq_tap_cnt(353),
      dbg_calib_dq_tap_cnt(352) => dbg_calib_dq_tap_cnt(352),
      dbg_calib_dq_tap_cnt(351) => dbg_calib_dq_tap_cnt(351),
      dbg_calib_dq_tap_cnt(350) => dbg_calib_dq_tap_cnt(350),
      dbg_calib_dq_tap_cnt(349) => dbg_calib_dq_tap_cnt(349),
      dbg_calib_dq_tap_cnt(348) => dbg_calib_dq_tap_cnt(348),
      dbg_calib_dq_tap_cnt(347) => dbg_calib_dq_tap_cnt(347),
      dbg_calib_dq_tap_cnt(346) => dbg_calib_dq_tap_cnt(346),
      dbg_calib_dq_tap_cnt(345) => dbg_calib_dq_tap_cnt(345),
      dbg_calib_dq_tap_cnt(344) => dbg_calib_dq_tap_cnt(344),
      dbg_calib_dq_tap_cnt(343) => dbg_calib_dq_tap_cnt(343),
      dbg_calib_dq_tap_cnt(342) => dbg_calib_dq_tap_cnt(342),
      dbg_calib_dq_tap_cnt(341) => dbg_calib_dq_tap_cnt(341),
      dbg_calib_dq_tap_cnt(340) => dbg_calib_dq_tap_cnt(340),
      dbg_calib_dq_tap_cnt(339) => dbg_calib_dq_tap_cnt(339),
      dbg_calib_dq_tap_cnt(338) => dbg_calib_dq_tap_cnt(338),
      dbg_calib_dq_tap_cnt(337) => dbg_calib_dq_tap_cnt(337),
      dbg_calib_dq_tap_cnt(336) => dbg_calib_dq_tap_cnt(336),
      dbg_calib_dq_tap_cnt(335) => dbg_calib_dq_tap_cnt(335),
      dbg_calib_dq_tap_cnt(334) => dbg_calib_dq_tap_cnt(334),
      dbg_calib_dq_tap_cnt(333) => dbg_calib_dq_tap_cnt(333),
      dbg_calib_dq_tap_cnt(332) => dbg_calib_dq_tap_cnt(332),
      dbg_calib_dq_tap_cnt(331) => dbg_calib_dq_tap_cnt(331),
      dbg_calib_dq_tap_cnt(330) => dbg_calib_dq_tap_cnt(330),
      dbg_calib_dq_tap_cnt(329) => dbg_calib_dq_tap_cnt(329),
      dbg_calib_dq_tap_cnt(328) => dbg_calib_dq_tap_cnt(328),
      dbg_calib_dq_tap_cnt(327) => dbg_calib_dq_tap_cnt(327),
      dbg_calib_dq_tap_cnt(326) => dbg_calib_dq_tap_cnt(326),
      dbg_calib_dq_tap_cnt(325) => dbg_calib_dq_tap_cnt(325),
      dbg_calib_dq_tap_cnt(324) => dbg_calib_dq_tap_cnt(324),
      dbg_calib_dq_tap_cnt(323) => dbg_calib_dq_tap_cnt(323),
      dbg_calib_dq_tap_cnt(322) => dbg_calib_dq_tap_cnt(322),
      dbg_calib_dq_tap_cnt(321) => dbg_calib_dq_tap_cnt(321),
      dbg_calib_dq_tap_cnt(320) => dbg_calib_dq_tap_cnt(320),
      dbg_calib_dq_tap_cnt(319) => dbg_calib_dq_tap_cnt(319),
      dbg_calib_dq_tap_cnt(318) => dbg_calib_dq_tap_cnt(318),
      dbg_calib_dq_tap_cnt(317) => dbg_calib_dq_tap_cnt(317),
      dbg_calib_dq_tap_cnt(316) => dbg_calib_dq_tap_cnt(316),
      dbg_calib_dq_tap_cnt(315) => dbg_calib_dq_tap_cnt(315),
      dbg_calib_dq_tap_cnt(314) => dbg_calib_dq_tap_cnt(314),
      dbg_calib_dq_tap_cnt(313) => dbg_calib_dq_tap_cnt(313),
      dbg_calib_dq_tap_cnt(312) => dbg_calib_dq_tap_cnt(312),
      dbg_calib_dq_tap_cnt(311) => dbg_calib_dq_tap_cnt(311),
      dbg_calib_dq_tap_cnt(310) => dbg_calib_dq_tap_cnt(310),
      dbg_calib_dq_tap_cnt(309) => dbg_calib_dq_tap_cnt(309),
      dbg_calib_dq_tap_cnt(308) => dbg_calib_dq_tap_cnt(308),
      dbg_calib_dq_tap_cnt(307) => dbg_calib_dq_tap_cnt(307),
      dbg_calib_dq_tap_cnt(306) => dbg_calib_dq_tap_cnt(306),
      dbg_calib_dq_tap_cnt(305) => dbg_calib_dq_tap_cnt(305),
      dbg_calib_dq_tap_cnt(304) => dbg_calib_dq_tap_cnt(304),
      dbg_calib_dq_tap_cnt(303) => dbg_calib_dq_tap_cnt(303),
      dbg_calib_dq_tap_cnt(302) => dbg_calib_dq_tap_cnt(302),
      dbg_calib_dq_tap_cnt(301) => dbg_calib_dq_tap_cnt(301),
      dbg_calib_dq_tap_cnt(300) => dbg_calib_dq_tap_cnt(300),
      dbg_calib_dq_tap_cnt(299) => dbg_calib_dq_tap_cnt(299),
      dbg_calib_dq_tap_cnt(298) => dbg_calib_dq_tap_cnt(298),
      dbg_calib_dq_tap_cnt(297) => dbg_calib_dq_tap_cnt(297),
      dbg_calib_dq_tap_cnt(296) => dbg_calib_dq_tap_cnt(296),
      dbg_calib_dq_tap_cnt(295) => dbg_calib_dq_tap_cnt(295),
      dbg_calib_dq_tap_cnt(294) => dbg_calib_dq_tap_cnt(294),
      dbg_calib_dq_tap_cnt(293) => dbg_calib_dq_tap_cnt(293),
      dbg_calib_dq_tap_cnt(292) => dbg_calib_dq_tap_cnt(292),
      dbg_calib_dq_tap_cnt(291) => dbg_calib_dq_tap_cnt(291),
      dbg_calib_dq_tap_cnt(290) => dbg_calib_dq_tap_cnt(290),
      dbg_calib_dq_tap_cnt(289) => dbg_calib_dq_tap_cnt(289),
      dbg_calib_dq_tap_cnt(288) => dbg_calib_dq_tap_cnt(288),
      dbg_calib_dq_tap_cnt(287) => dbg_calib_dq_tap_cnt(287),
      dbg_calib_dq_tap_cnt(286) => dbg_calib_dq_tap_cnt(286),
      dbg_calib_dq_tap_cnt(285) => dbg_calib_dq_tap_cnt(285),
      dbg_calib_dq_tap_cnt(284) => dbg_calib_dq_tap_cnt(284),
      dbg_calib_dq_tap_cnt(283) => dbg_calib_dq_tap_cnt(283),
      dbg_calib_dq_tap_cnt(282) => dbg_calib_dq_tap_cnt(282),
      dbg_calib_dq_tap_cnt(281) => dbg_calib_dq_tap_cnt(281),
      dbg_calib_dq_tap_cnt(280) => dbg_calib_dq_tap_cnt(280),
      dbg_calib_dq_tap_cnt(279) => dbg_calib_dq_tap_cnt(279),
      dbg_calib_dq_tap_cnt(278) => dbg_calib_dq_tap_cnt(278),
      dbg_calib_dq_tap_cnt(277) => dbg_calib_dq_tap_cnt(277),
      dbg_calib_dq_tap_cnt(276) => dbg_calib_dq_tap_cnt(276),
      dbg_calib_dq_tap_cnt(275) => dbg_calib_dq_tap_cnt(275),
      dbg_calib_dq_tap_cnt(274) => dbg_calib_dq_tap_cnt(274),
      dbg_calib_dq_tap_cnt(273) => dbg_calib_dq_tap_cnt(273),
      dbg_calib_dq_tap_cnt(272) => dbg_calib_dq_tap_cnt(272),
      dbg_calib_dq_tap_cnt(271) => dbg_calib_dq_tap_cnt(271),
      dbg_calib_dq_tap_cnt(270) => dbg_calib_dq_tap_cnt(270),
      dbg_calib_dq_tap_cnt(269) => dbg_calib_dq_tap_cnt(269),
      dbg_calib_dq_tap_cnt(268) => dbg_calib_dq_tap_cnt(268),
      dbg_calib_dq_tap_cnt(267) => dbg_calib_dq_tap_cnt(267),
      dbg_calib_dq_tap_cnt(266) => dbg_calib_dq_tap_cnt(266),
      dbg_calib_dq_tap_cnt(265) => dbg_calib_dq_tap_cnt(265),
      dbg_calib_dq_tap_cnt(264) => dbg_calib_dq_tap_cnt(264),
      dbg_calib_dq_tap_cnt(263) => dbg_calib_dq_tap_cnt(263),
      dbg_calib_dq_tap_cnt(262) => dbg_calib_dq_tap_cnt(262),
      dbg_calib_dq_tap_cnt(261) => dbg_calib_dq_tap_cnt(261),
      dbg_calib_dq_tap_cnt(260) => dbg_calib_dq_tap_cnt(260),
      dbg_calib_dq_tap_cnt(259) => dbg_calib_dq_tap_cnt(259),
      dbg_calib_dq_tap_cnt(258) => dbg_calib_dq_tap_cnt(258),
      dbg_calib_dq_tap_cnt(257) => dbg_calib_dq_tap_cnt(257),
      dbg_calib_dq_tap_cnt(256) => dbg_calib_dq_tap_cnt(256),
      dbg_calib_dq_tap_cnt(255) => dbg_calib_dq_tap_cnt(255),
      dbg_calib_dq_tap_cnt(254) => dbg_calib_dq_tap_cnt(254),
      dbg_calib_dq_tap_cnt(253) => dbg_calib_dq_tap_cnt(253),
      dbg_calib_dq_tap_cnt(252) => dbg_calib_dq_tap_cnt(252),
      dbg_calib_dq_tap_cnt(251) => dbg_calib_dq_tap_cnt(251),
      dbg_calib_dq_tap_cnt(250) => dbg_calib_dq_tap_cnt(250),
      dbg_calib_dq_tap_cnt(249) => dbg_calib_dq_tap_cnt(249),
      dbg_calib_dq_tap_cnt(248) => dbg_calib_dq_tap_cnt(248),
      dbg_calib_dq_tap_cnt(247) => dbg_calib_dq_tap_cnt(247),
      dbg_calib_dq_tap_cnt(246) => dbg_calib_dq_tap_cnt(246),
      dbg_calib_dq_tap_cnt(245) => dbg_calib_dq_tap_cnt(245),
      dbg_calib_dq_tap_cnt(244) => dbg_calib_dq_tap_cnt(244),
      dbg_calib_dq_tap_cnt(243) => dbg_calib_dq_tap_cnt(243),
      dbg_calib_dq_tap_cnt(242) => dbg_calib_dq_tap_cnt(242),
      dbg_calib_dq_tap_cnt(241) => dbg_calib_dq_tap_cnt(241),
      dbg_calib_dq_tap_cnt(240) => dbg_calib_dq_tap_cnt(240),
      dbg_calib_dq_tap_cnt(239) => dbg_calib_dq_tap_cnt(239),
      dbg_calib_dq_tap_cnt(238) => dbg_calib_dq_tap_cnt(238),
      dbg_calib_dq_tap_cnt(237) => dbg_calib_dq_tap_cnt(237),
      dbg_calib_dq_tap_cnt(236) => dbg_calib_dq_tap_cnt(236),
      dbg_calib_dq_tap_cnt(235) => dbg_calib_dq_tap_cnt(235),
      dbg_calib_dq_tap_cnt(234) => dbg_calib_dq_tap_cnt(234),
      dbg_calib_dq_tap_cnt(233) => dbg_calib_dq_tap_cnt(233),
      dbg_calib_dq_tap_cnt(232) => dbg_calib_dq_tap_cnt(232),
      dbg_calib_dq_tap_cnt(231) => dbg_calib_dq_tap_cnt(231),
      dbg_calib_dq_tap_cnt(230) => dbg_calib_dq_tap_cnt(230),
      dbg_calib_dq_tap_cnt(229) => dbg_calib_dq_tap_cnt(229),
      dbg_calib_dq_tap_cnt(228) => dbg_calib_dq_tap_cnt(228),
      dbg_calib_dq_tap_cnt(227) => dbg_calib_dq_tap_cnt(227),
      dbg_calib_dq_tap_cnt(226) => dbg_calib_dq_tap_cnt(226),
      dbg_calib_dq_tap_cnt(225) => dbg_calib_dq_tap_cnt(225),
      dbg_calib_dq_tap_cnt(224) => dbg_calib_dq_tap_cnt(224),
      dbg_calib_dq_tap_cnt(223) => dbg_calib_dq_tap_cnt(223),
      dbg_calib_dq_tap_cnt(222) => dbg_calib_dq_tap_cnt(222),
      dbg_calib_dq_tap_cnt(221) => dbg_calib_dq_tap_cnt(221),
      dbg_calib_dq_tap_cnt(220) => dbg_calib_dq_tap_cnt(220),
      dbg_calib_dq_tap_cnt(219) => dbg_calib_dq_tap_cnt(219),
      dbg_calib_dq_tap_cnt(218) => dbg_calib_dq_tap_cnt(218),
      dbg_calib_dq_tap_cnt(217) => dbg_calib_dq_tap_cnt(217),
      dbg_calib_dq_tap_cnt(216) => dbg_calib_dq_tap_cnt(216),
      dbg_calib_dq_tap_cnt(215) => dbg_calib_dq_tap_cnt(215),
      dbg_calib_dq_tap_cnt(214) => dbg_calib_dq_tap_cnt(214),
      dbg_calib_dq_tap_cnt(213) => dbg_calib_dq_tap_cnt(213),
      dbg_calib_dq_tap_cnt(212) => dbg_calib_dq_tap_cnt(212),
      dbg_calib_dq_tap_cnt(211) => dbg_calib_dq_tap_cnt(211),
      dbg_calib_dq_tap_cnt(210) => dbg_calib_dq_tap_cnt(210),
      dbg_calib_dq_tap_cnt(209) => dbg_calib_dq_tap_cnt(209),
      dbg_calib_dq_tap_cnt(208) => dbg_calib_dq_tap_cnt(208),
      dbg_calib_dq_tap_cnt(207) => dbg_calib_dq_tap_cnt(207),
      dbg_calib_dq_tap_cnt(206) => dbg_calib_dq_tap_cnt(206),
      dbg_calib_dq_tap_cnt(205) => dbg_calib_dq_tap_cnt(205),
      dbg_calib_dq_tap_cnt(204) => dbg_calib_dq_tap_cnt(204),
      dbg_calib_dq_tap_cnt(203) => dbg_calib_dq_tap_cnt(203),
      dbg_calib_dq_tap_cnt(202) => dbg_calib_dq_tap_cnt(202),
      dbg_calib_dq_tap_cnt(201) => dbg_calib_dq_tap_cnt(201),
      dbg_calib_dq_tap_cnt(200) => dbg_calib_dq_tap_cnt(200),
      dbg_calib_dq_tap_cnt(199) => dbg_calib_dq_tap_cnt(199),
      dbg_calib_dq_tap_cnt(198) => dbg_calib_dq_tap_cnt(198),
      dbg_calib_dq_tap_cnt(197) => dbg_calib_dq_tap_cnt(197),
      dbg_calib_dq_tap_cnt(196) => dbg_calib_dq_tap_cnt(196),
      dbg_calib_dq_tap_cnt(195) => dbg_calib_dq_tap_cnt(195),
      dbg_calib_dq_tap_cnt(194) => dbg_calib_dq_tap_cnt(194),
      dbg_calib_dq_tap_cnt(193) => dbg_calib_dq_tap_cnt(193),
      dbg_calib_dq_tap_cnt(192) => dbg_calib_dq_tap_cnt(192),
      dbg_calib_dq_tap_cnt(191) => dbg_calib_dq_tap_cnt(191),
      dbg_calib_dq_tap_cnt(190) => dbg_calib_dq_tap_cnt(190),
      dbg_calib_dq_tap_cnt(189) => dbg_calib_dq_tap_cnt(189),
      dbg_calib_dq_tap_cnt(188) => dbg_calib_dq_tap_cnt(188),
      dbg_calib_dq_tap_cnt(187) => dbg_calib_dq_tap_cnt(187),
      dbg_calib_dq_tap_cnt(186) => dbg_calib_dq_tap_cnt(186),
      dbg_calib_dq_tap_cnt(185) => dbg_calib_dq_tap_cnt(185),
      dbg_calib_dq_tap_cnt(184) => dbg_calib_dq_tap_cnt(184),
      dbg_calib_dq_tap_cnt(183) => dbg_calib_dq_tap_cnt(183),
      dbg_calib_dq_tap_cnt(182) => dbg_calib_dq_tap_cnt(182),
      dbg_calib_dq_tap_cnt(181) => dbg_calib_dq_tap_cnt(181),
      dbg_calib_dq_tap_cnt(180) => dbg_calib_dq_tap_cnt(180),
      dbg_calib_dq_tap_cnt(179) => dbg_calib_dq_tap_cnt(179),
      dbg_calib_dq_tap_cnt(178) => dbg_calib_dq_tap_cnt(178),
      dbg_calib_dq_tap_cnt(177) => dbg_calib_dq_tap_cnt(177),
      dbg_calib_dq_tap_cnt(176) => dbg_calib_dq_tap_cnt(176),
      dbg_calib_dq_tap_cnt(175) => dbg_calib_dq_tap_cnt(175),
      dbg_calib_dq_tap_cnt(174) => dbg_calib_dq_tap_cnt(174),
      dbg_calib_dq_tap_cnt(173) => dbg_calib_dq_tap_cnt(173),
      dbg_calib_dq_tap_cnt(172) => dbg_calib_dq_tap_cnt(172),
      dbg_calib_dq_tap_cnt(171) => dbg_calib_dq_tap_cnt(171),
      dbg_calib_dq_tap_cnt(170) => dbg_calib_dq_tap_cnt(170),
      dbg_calib_dq_tap_cnt(169) => dbg_calib_dq_tap_cnt(169),
      dbg_calib_dq_tap_cnt(168) => dbg_calib_dq_tap_cnt(168),
      dbg_calib_dq_tap_cnt(167) => dbg_calib_dq_tap_cnt(167),
      dbg_calib_dq_tap_cnt(166) => dbg_calib_dq_tap_cnt(166),
      dbg_calib_dq_tap_cnt(165) => dbg_calib_dq_tap_cnt(165),
      dbg_calib_dq_tap_cnt(164) => dbg_calib_dq_tap_cnt(164),
      dbg_calib_dq_tap_cnt(163) => dbg_calib_dq_tap_cnt(163),
      dbg_calib_dq_tap_cnt(162) => dbg_calib_dq_tap_cnt(162),
      dbg_calib_dq_tap_cnt(161) => dbg_calib_dq_tap_cnt(161),
      dbg_calib_dq_tap_cnt(160) => dbg_calib_dq_tap_cnt(160),
      dbg_calib_dq_tap_cnt(159) => dbg_calib_dq_tap_cnt(159),
      dbg_calib_dq_tap_cnt(158) => dbg_calib_dq_tap_cnt(158),
      dbg_calib_dq_tap_cnt(157) => dbg_calib_dq_tap_cnt(157),
      dbg_calib_dq_tap_cnt(156) => dbg_calib_dq_tap_cnt(156),
      dbg_calib_dq_tap_cnt(155) => dbg_calib_dq_tap_cnt(155),
      dbg_calib_dq_tap_cnt(154) => dbg_calib_dq_tap_cnt(154),
      dbg_calib_dq_tap_cnt(153) => dbg_calib_dq_tap_cnt(153),
      dbg_calib_dq_tap_cnt(152) => dbg_calib_dq_tap_cnt(152),
      dbg_calib_dq_tap_cnt(151) => dbg_calib_dq_tap_cnt(151),
      dbg_calib_dq_tap_cnt(150) => dbg_calib_dq_tap_cnt(150),
      dbg_calib_dq_tap_cnt(149) => dbg_calib_dq_tap_cnt(149),
      dbg_calib_dq_tap_cnt(148) => dbg_calib_dq_tap_cnt(148),
      dbg_calib_dq_tap_cnt(147) => dbg_calib_dq_tap_cnt(147),
      dbg_calib_dq_tap_cnt(146) => dbg_calib_dq_tap_cnt(146),
      dbg_calib_dq_tap_cnt(145) => dbg_calib_dq_tap_cnt(145),
      dbg_calib_dq_tap_cnt(144) => dbg_calib_dq_tap_cnt(144),
      dbg_calib_dq_tap_cnt(143) => dbg_calib_dq_tap_cnt(143),
      dbg_calib_dq_tap_cnt(142) => dbg_calib_dq_tap_cnt(142),
      dbg_calib_dq_tap_cnt(141) => dbg_calib_dq_tap_cnt(141),
      dbg_calib_dq_tap_cnt(140) => dbg_calib_dq_tap_cnt(140),
      dbg_calib_dq_tap_cnt(139) => dbg_calib_dq_tap_cnt(139),
      dbg_calib_dq_tap_cnt(138) => dbg_calib_dq_tap_cnt(138),
      dbg_calib_dq_tap_cnt(137) => dbg_calib_dq_tap_cnt(137),
      dbg_calib_dq_tap_cnt(136) => dbg_calib_dq_tap_cnt(136),
      dbg_calib_dq_tap_cnt(135) => dbg_calib_dq_tap_cnt(135),
      dbg_calib_dq_tap_cnt(134) => dbg_calib_dq_tap_cnt(134),
      dbg_calib_dq_tap_cnt(133) => dbg_calib_dq_tap_cnt(133),
      dbg_calib_dq_tap_cnt(132) => dbg_calib_dq_tap_cnt(132),
      dbg_calib_dq_tap_cnt(131) => dbg_calib_dq_tap_cnt(131),
      dbg_calib_dq_tap_cnt(130) => dbg_calib_dq_tap_cnt(130),
      dbg_calib_dq_tap_cnt(129) => dbg_calib_dq_tap_cnt(129),
      dbg_calib_dq_tap_cnt(128) => dbg_calib_dq_tap_cnt(128),
      dbg_calib_dq_tap_cnt(127) => dbg_calib_dq_tap_cnt(127),
      dbg_calib_dq_tap_cnt(126) => dbg_calib_dq_tap_cnt(126),
      dbg_calib_dq_tap_cnt(125) => dbg_calib_dq_tap_cnt(125),
      dbg_calib_dq_tap_cnt(124) => dbg_calib_dq_tap_cnt(124),
      dbg_calib_dq_tap_cnt(123) => dbg_calib_dq_tap_cnt(123),
      dbg_calib_dq_tap_cnt(122) => dbg_calib_dq_tap_cnt(122),
      dbg_calib_dq_tap_cnt(121) => dbg_calib_dq_tap_cnt(121),
      dbg_calib_dq_tap_cnt(120) => dbg_calib_dq_tap_cnt(120),
      dbg_calib_dq_tap_cnt(119) => dbg_calib_dq_tap_cnt(119),
      dbg_calib_dq_tap_cnt(118) => dbg_calib_dq_tap_cnt(118),
      dbg_calib_dq_tap_cnt(117) => dbg_calib_dq_tap_cnt(117),
      dbg_calib_dq_tap_cnt(116) => dbg_calib_dq_tap_cnt(116),
      dbg_calib_dq_tap_cnt(115) => dbg_calib_dq_tap_cnt(115),
      dbg_calib_dq_tap_cnt(114) => dbg_calib_dq_tap_cnt(114),
      dbg_calib_dq_tap_cnt(113) => dbg_calib_dq_tap_cnt(113),
      dbg_calib_dq_tap_cnt(112) => dbg_calib_dq_tap_cnt(112),
      dbg_calib_dq_tap_cnt(111) => dbg_calib_dq_tap_cnt(111),
      dbg_calib_dq_tap_cnt(110) => dbg_calib_dq_tap_cnt(110),
      dbg_calib_dq_tap_cnt(109) => dbg_calib_dq_tap_cnt(109),
      dbg_calib_dq_tap_cnt(108) => dbg_calib_dq_tap_cnt(108),
      dbg_calib_dq_tap_cnt(107) => dbg_calib_dq_tap_cnt(107),
      dbg_calib_dq_tap_cnt(106) => dbg_calib_dq_tap_cnt(106),
      dbg_calib_dq_tap_cnt(105) => dbg_calib_dq_tap_cnt(105),
      dbg_calib_dq_tap_cnt(104) => dbg_calib_dq_tap_cnt(104),
      dbg_calib_dq_tap_cnt(103) => dbg_calib_dq_tap_cnt(103),
      dbg_calib_dq_tap_cnt(102) => dbg_calib_dq_tap_cnt(102),
      dbg_calib_dq_tap_cnt(101) => dbg_calib_dq_tap_cnt(101),
      dbg_calib_dq_tap_cnt(100) => dbg_calib_dq_tap_cnt(100),
      dbg_calib_dq_tap_cnt(99) => dbg_calib_dq_tap_cnt(99),
      dbg_calib_dq_tap_cnt(98) => dbg_calib_dq_tap_cnt(98),
      dbg_calib_dq_tap_cnt(97) => dbg_calib_dq_tap_cnt(97),
      dbg_calib_dq_tap_cnt(96) => dbg_calib_dq_tap_cnt(96),
      dbg_calib_dq_tap_cnt(95) => dbg_calib_dq_tap_cnt(95),
      dbg_calib_dq_tap_cnt(94) => dbg_calib_dq_tap_cnt(94),
      dbg_calib_dq_tap_cnt(93) => dbg_calib_dq_tap_cnt(93),
      dbg_calib_dq_tap_cnt(92) => dbg_calib_dq_tap_cnt(92),
      dbg_calib_dq_tap_cnt(91) => dbg_calib_dq_tap_cnt(91),
      dbg_calib_dq_tap_cnt(90) => dbg_calib_dq_tap_cnt(90),
      dbg_calib_dq_tap_cnt(89) => dbg_calib_dq_tap_cnt(89),
      dbg_calib_dq_tap_cnt(88) => dbg_calib_dq_tap_cnt(88),
      dbg_calib_dq_tap_cnt(87) => dbg_calib_dq_tap_cnt(87),
      dbg_calib_dq_tap_cnt(86) => dbg_calib_dq_tap_cnt(86),
      dbg_calib_dq_tap_cnt(85) => dbg_calib_dq_tap_cnt(85),
      dbg_calib_dq_tap_cnt(84) => dbg_calib_dq_tap_cnt(84),
      dbg_calib_dq_tap_cnt(83) => dbg_calib_dq_tap_cnt(83),
      dbg_calib_dq_tap_cnt(82) => dbg_calib_dq_tap_cnt(82),
      dbg_calib_dq_tap_cnt(81) => dbg_calib_dq_tap_cnt(81),
      dbg_calib_dq_tap_cnt(80) => dbg_calib_dq_tap_cnt(80),
      dbg_calib_dq_tap_cnt(79) => dbg_calib_dq_tap_cnt(79),
      dbg_calib_dq_tap_cnt(78) => dbg_calib_dq_tap_cnt(78),
      dbg_calib_dq_tap_cnt(77) => dbg_calib_dq_tap_cnt(77),
      dbg_calib_dq_tap_cnt(76) => dbg_calib_dq_tap_cnt(76),
      dbg_calib_dq_tap_cnt(75) => dbg_calib_dq_tap_cnt(75),
      dbg_calib_dq_tap_cnt(74) => dbg_calib_dq_tap_cnt(74),
      dbg_calib_dq_tap_cnt(73) => dbg_calib_dq_tap_cnt(73),
      dbg_calib_dq_tap_cnt(72) => dbg_calib_dq_tap_cnt(72),
      dbg_calib_dq_tap_cnt(71) => dbg_calib_dq_tap_cnt(71),
      dbg_calib_dq_tap_cnt(70) => dbg_calib_dq_tap_cnt(70),
      dbg_calib_dq_tap_cnt(69) => dbg_calib_dq_tap_cnt(69),
      dbg_calib_dq_tap_cnt(68) => dbg_calib_dq_tap_cnt(68),
      dbg_calib_dq_tap_cnt(67) => dbg_calib_dq_tap_cnt(67),
      dbg_calib_dq_tap_cnt(66) => dbg_calib_dq_tap_cnt(66),
      dbg_calib_dq_tap_cnt(65) => dbg_calib_dq_tap_cnt(65),
      dbg_calib_dq_tap_cnt(64) => dbg_calib_dq_tap_cnt(64),
      dbg_calib_dq_tap_cnt(63) => dbg_calib_dq_tap_cnt(63),
      dbg_calib_dq_tap_cnt(62) => dbg_calib_dq_tap_cnt(62),
      dbg_calib_dq_tap_cnt(61) => dbg_calib_dq_tap_cnt(61),
      dbg_calib_dq_tap_cnt(60) => dbg_calib_dq_tap_cnt(60),
      dbg_calib_dq_tap_cnt(59) => dbg_calib_dq_tap_cnt(59),
      dbg_calib_dq_tap_cnt(58) => dbg_calib_dq_tap_cnt(58),
      dbg_calib_dq_tap_cnt(57) => dbg_calib_dq_tap_cnt(57),
      dbg_calib_dq_tap_cnt(56) => dbg_calib_dq_tap_cnt(56),
      dbg_calib_dq_tap_cnt(55) => dbg_calib_dq_tap_cnt(55),
      dbg_calib_dq_tap_cnt(54) => dbg_calib_dq_tap_cnt(54),
      dbg_calib_dq_tap_cnt(53) => dbg_calib_dq_tap_cnt(53),
      dbg_calib_dq_tap_cnt(52) => dbg_calib_dq_tap_cnt(52),
      dbg_calib_dq_tap_cnt(51) => dbg_calib_dq_tap_cnt(51),
      dbg_calib_dq_tap_cnt(50) => dbg_calib_dq_tap_cnt(50),
      dbg_calib_dq_tap_cnt(49) => dbg_calib_dq_tap_cnt(49),
      dbg_calib_dq_tap_cnt(48) => dbg_calib_dq_tap_cnt(48),
      dbg_calib_dq_tap_cnt(47) => dbg_calib_dq_tap_cnt(47),
      dbg_calib_dq_tap_cnt(46) => dbg_calib_dq_tap_cnt(46),
      dbg_calib_dq_tap_cnt(45) => dbg_calib_dq_tap_cnt(45),
      dbg_calib_dq_tap_cnt(44) => dbg_calib_dq_tap_cnt(44),
      dbg_calib_dq_tap_cnt(43) => dbg_calib_dq_tap_cnt(43),
      dbg_calib_dq_tap_cnt(42) => dbg_calib_dq_tap_cnt(42),
      dbg_calib_dq_tap_cnt(41) => dbg_calib_dq_tap_cnt(41),
      dbg_calib_dq_tap_cnt(40) => dbg_calib_dq_tap_cnt(40),
      dbg_calib_dq_tap_cnt(39) => dbg_calib_dq_tap_cnt(39),
      dbg_calib_dq_tap_cnt(38) => dbg_calib_dq_tap_cnt(38),
      dbg_calib_dq_tap_cnt(37) => dbg_calib_dq_tap_cnt(37),
      dbg_calib_dq_tap_cnt(36) => dbg_calib_dq_tap_cnt(36),
      dbg_calib_dq_tap_cnt(35) => dbg_calib_dq_tap_cnt(35),
      dbg_calib_dq_tap_cnt(34) => dbg_calib_dq_tap_cnt(34),
      dbg_calib_dq_tap_cnt(33) => dbg_calib_dq_tap_cnt(33),
      dbg_calib_dq_tap_cnt(32) => dbg_calib_dq_tap_cnt(32),
      dbg_calib_dq_tap_cnt(31) => dbg_calib_dq_tap_cnt(31),
      dbg_calib_dq_tap_cnt(30) => dbg_calib_dq_tap_cnt(30),
      dbg_calib_dq_tap_cnt(29) => dbg_calib_dq_tap_cnt(29),
      dbg_calib_dq_tap_cnt(28) => dbg_calib_dq_tap_cnt(28),
      dbg_calib_dq_tap_cnt(27) => dbg_calib_dq_tap_cnt(27),
      dbg_calib_dq_tap_cnt(26) => dbg_calib_dq_tap_cnt(26),
      dbg_calib_dq_tap_cnt(25) => dbg_calib_dq_tap_cnt(25),
      dbg_calib_dq_tap_cnt(24) => dbg_calib_dq_tap_cnt(24),
      dbg_calib_dq_tap_cnt(23) => dbg_calib_dq_tap_cnt(23),
      dbg_calib_dq_tap_cnt(22) => dbg_calib_dq_tap_cnt(22),
      dbg_calib_dq_tap_cnt(21) => dbg_calib_dq_tap_cnt(21),
      dbg_calib_dq_tap_cnt(20) => dbg_calib_dq_tap_cnt(20),
      dbg_calib_dq_tap_cnt(19) => dbg_calib_dq_tap_cnt(19),
      dbg_calib_dq_tap_cnt(18) => dbg_calib_dq_tap_cnt(18),
      dbg_calib_dq_tap_cnt(17) => dbg_calib_dq_tap_cnt(17),
      dbg_calib_dq_tap_cnt(16) => dbg_calib_dq_tap_cnt(16),
      dbg_calib_dq_tap_cnt(15) => dbg_calib_dq_tap_cnt(15),
      dbg_calib_dq_tap_cnt(14) => dbg_calib_dq_tap_cnt(14),
      dbg_calib_dq_tap_cnt(13) => dbg_calib_dq_tap_cnt(13),
      dbg_calib_dq_tap_cnt(12) => dbg_calib_dq_tap_cnt(12),
      dbg_calib_dq_tap_cnt(11) => dbg_calib_dq_tap_cnt(11),
      dbg_calib_dq_tap_cnt(10) => dbg_calib_dq_tap_cnt(10),
      dbg_calib_dq_tap_cnt(9) => dbg_calib_dq_tap_cnt(9),
      dbg_calib_dq_tap_cnt(8) => dbg_calib_dq_tap_cnt(8),
      dbg_calib_dq_tap_cnt(7) => dbg_calib_dq_tap_cnt(7),
      dbg_calib_dq_tap_cnt(6) => dbg_calib_dq_tap_cnt(6),
      dbg_calib_dq_tap_cnt(5) => dbg_calib_dq_tap_cnt(5),
      dbg_calib_dq_tap_cnt(4) => dbg_calib_dq_tap_cnt(4),
      dbg_calib_dq_tap_cnt(3) => dbg_calib_dq_tap_cnt(3),
      dbg_calib_dq_tap_cnt(2) => dbg_calib_dq_tap_cnt(2),
      dbg_calib_dq_tap_cnt(1) => dbg_calib_dq_tap_cnt(1),
      dbg_calib_dq_tap_cnt(0) => dbg_calib_dq_tap_cnt(0),
      dlyinc_gate(7) => dlyinc_gate(7),
      dlyinc_gate(6) => dlyinc_gate(6),
      dlyinc_gate(5) => dlyinc_gate(5),
      dlyinc_gate(4) => dlyinc_gate(4),
      dlyinc_gate(3) => dlyinc_gate(3),
      dlyinc_gate(2) => dlyinc_gate(2),
      dlyinc_gate(1) => dlyinc_gate(1),
      dlyinc_gate(0) => dlyinc_gate(0),
      dbg_calib_rden_dly(39) => dbg_calib_rden_dly(39),
      dbg_calib_rden_dly(38) => dbg_calib_rden_dly(38),
      dbg_calib_rden_dly(37) => dbg_calib_rden_dly(37),
      dbg_calib_rden_dly(36) => dbg_calib_rden_dly(36),
      dbg_calib_rden_dly(35) => dbg_calib_rden_dly(35),
      dbg_calib_rden_dly(34) => dbg_calib_rden_dly(34),
      dbg_calib_rden_dly(33) => dbg_calib_rden_dly(33),
      dbg_calib_rden_dly(32) => dbg_calib_rden_dly(32),
      dbg_calib_rden_dly(31) => dbg_calib_rden_dly(31),
      dbg_calib_rden_dly(30) => dbg_calib_rden_dly(30),
      dbg_calib_rden_dly(29) => dbg_calib_rden_dly(29),
      dbg_calib_rden_dly(28) => dbg_calib_rden_dly(28),
      dbg_calib_rden_dly(27) => dbg_calib_rden_dly(27),
      dbg_calib_rden_dly(26) => dbg_calib_rden_dly(26),
      dbg_calib_rden_dly(25) => dbg_calib_rden_dly(25),
      dbg_calib_rden_dly(24) => dbg_calib_rden_dly(24),
      dbg_calib_rden_dly(23) => dbg_calib_rden_dly(23),
      dbg_calib_rden_dly(22) => dbg_calib_rden_dly(22),
      dbg_calib_rden_dly(21) => dbg_calib_rden_dly(21),
      dbg_calib_rden_dly(20) => dbg_calib_rden_dly(20),
      dbg_calib_rden_dly(19) => dbg_calib_rden_dly(19),
      dbg_calib_rden_dly(18) => dbg_calib_rden_dly(18),
      dbg_calib_rden_dly(17) => dbg_calib_rden_dly(17),
      dbg_calib_rden_dly(16) => dbg_calib_rden_dly(16),
      dbg_calib_rden_dly(15) => dbg_calib_rden_dly(15),
      dbg_calib_rden_dly(14) => dbg_calib_rden_dly(14),
      dbg_calib_rden_dly(13) => dbg_calib_rden_dly(13),
      dbg_calib_rden_dly(12) => dbg_calib_rden_dly(12),
      dbg_calib_rden_dly(11) => dbg_calib_rden_dly(11),
      dbg_calib_rden_dly(10) => dbg_calib_rden_dly(10),
      dbg_calib_rden_dly(9) => dbg_calib_rden_dly(9),
      dbg_calib_rden_dly(8) => dbg_calib_rden_dly(8),
      dbg_calib_rden_dly(7) => dbg_calib_rden_dly(7),
      dbg_calib_rden_dly(6) => dbg_calib_rden_dly(6),
      dbg_calib_rden_dly(5) => dbg_calib_rden_dly(5),
      dbg_calib_rden_dly(4) => dbg_calib_rden_dly(4),
      dbg_calib_rden_dly(3) => dbg_calib_rden_dly(3),
      dbg_calib_rden_dly(2) => dbg_calib_rden_dly(2),
      dbg_calib_rden_dly(1) => dbg_calib_rden_dly(1),
      dbg_calib_rden_dly(0) => dbg_calib_rden_dly(0),
      dlyce_gate(7) => dlyce_gate(7),
      dlyce_gate(6) => dlyce_gate(6),
      dlyce_gate(5) => dlyce_gate(5),
      dlyce_gate(4) => dlyce_gate(4),
      dlyce_gate(3) => dlyce_gate(3),
      dlyce_gate(2) => dlyce_gate(2),
      dlyce_gate(1) => dlyce_gate(1),
      dlyce_gate(0) => dlyce_gate(0),
      dlyinc_dq(63) => dlyinc_dq(63),
      dlyinc_dq(62) => dlyinc_dq(62),
      dlyinc_dq(61) => dlyinc_dq(61),
      dlyinc_dq(60) => dlyinc_dq(60),
      dlyinc_dq(59) => dlyinc_dq(59),
      dlyinc_dq(58) => dlyinc_dq(58),
      dlyinc_dq(57) => dlyinc_dq(57),
      dlyinc_dq(56) => dlyinc_dq(56),
      dlyinc_dq(55) => dlyinc_dq(55),
      dlyinc_dq(54) => dlyinc_dq(54),
      dlyinc_dq(53) => dlyinc_dq(53),
      dlyinc_dq(52) => dlyinc_dq(52),
      dlyinc_dq(51) => dlyinc_dq(51),
      dlyinc_dq(50) => dlyinc_dq(50),
      dlyinc_dq(49) => dlyinc_dq(49),
      dlyinc_dq(48) => dlyinc_dq(48),
      dlyinc_dq(47) => dlyinc_dq(47),
      dlyinc_dq(46) => dlyinc_dq(46),
      dlyinc_dq(45) => dlyinc_dq(45),
      dlyinc_dq(44) => dlyinc_dq(44),
      dlyinc_dq(43) => dlyinc_dq(43),
      dlyinc_dq(42) => dlyinc_dq(42),
      dlyinc_dq(41) => dlyinc_dq(41),
      dlyinc_dq(40) => dlyinc_dq(40),
      dlyinc_dq(39) => dlyinc_dq(39),
      dlyinc_dq(38) => dlyinc_dq(38),
      dlyinc_dq(37) => dlyinc_dq(37),
      dlyinc_dq(36) => dlyinc_dq(36),
      dlyinc_dq(35) => dlyinc_dq(35),
      dlyinc_dq(34) => dlyinc_dq(34),
      dlyinc_dq(33) => dlyinc_dq(33),
      dlyinc_dq(32) => dlyinc_dq(32),
      dlyinc_dq(31) => dlyinc_dq(31),
      dlyinc_dq(30) => dlyinc_dq(30),
      dlyinc_dq(29) => dlyinc_dq(29),
      dlyinc_dq(28) => dlyinc_dq(28),
      dlyinc_dq(27) => dlyinc_dq(27),
      dlyinc_dq(26) => dlyinc_dq(26),
      dlyinc_dq(25) => dlyinc_dq(25),
      dlyinc_dq(24) => dlyinc_dq(24),
      dlyinc_dq(23) => dlyinc_dq(23),
      dlyinc_dq(22) => dlyinc_dq(22),
      dlyinc_dq(21) => dlyinc_dq(21),
      dlyinc_dq(20) => dlyinc_dq(20),
      dlyinc_dq(19) => dlyinc_dq(19),
      dlyinc_dq(18) => dlyinc_dq(18),
      dlyinc_dq(17) => dlyinc_dq(17),
      dlyinc_dq(16) => dlyinc_dq(16),
      dlyinc_dq(15) => dlyinc_dq(15),
      dlyinc_dq(14) => dlyinc_dq(14),
      dlyinc_dq(13) => dlyinc_dq(13),
      dlyinc_dq(12) => dlyinc_dq(12),
      dlyinc_dq(11) => dlyinc_dq(11),
      dlyinc_dq(10) => dlyinc_dq(10),
      dlyinc_dq(9) => dlyinc_dq(9),
      dlyinc_dq(8) => dlyinc_dq(8),
      dlyinc_dq(7) => dlyinc_dq(7),
      dlyinc_dq(6) => dlyinc_dq(6),
      dlyinc_dq(5) => dlyinc_dq(5),
      dlyinc_dq(4) => dlyinc_dq(4),
      dlyinc_dq(3) => dlyinc_dq(3),
      dlyinc_dq(2) => dlyinc_dq(2),
      dlyinc_dq(1) => dlyinc_dq(1),
      dlyinc_dq(0) => dlyinc_dq(0),
      dbg_calib_gate_dly(39) => dbg_calib_gate_dly(39),
      dbg_calib_gate_dly(38) => dbg_calib_gate_dly(38),
      dbg_calib_gate_dly(37) => dbg_calib_gate_dly(37),
      dbg_calib_gate_dly(36) => dbg_calib_gate_dly(36),
      dbg_calib_gate_dly(35) => dbg_calib_gate_dly(35),
      dbg_calib_gate_dly(34) => dbg_calib_gate_dly(34),
      dbg_calib_gate_dly(33) => dbg_calib_gate_dly(33),
      dbg_calib_gate_dly(32) => dbg_calib_gate_dly(32),
      dbg_calib_gate_dly(31) => dbg_calib_gate_dly(31),
      dbg_calib_gate_dly(30) => dbg_calib_gate_dly(30),
      dbg_calib_gate_dly(29) => dbg_calib_gate_dly(29),
      dbg_calib_gate_dly(28) => dbg_calib_gate_dly(28),
      dbg_calib_gate_dly(27) => dbg_calib_gate_dly(27),
      dbg_calib_gate_dly(26) => dbg_calib_gate_dly(26),
      dbg_calib_gate_dly(25) => dbg_calib_gate_dly(25),
      dbg_calib_gate_dly(24) => dbg_calib_gate_dly(24),
      dbg_calib_gate_dly(23) => dbg_calib_gate_dly(23),
      dbg_calib_gate_dly(22) => dbg_calib_gate_dly(22),
      dbg_calib_gate_dly(21) => dbg_calib_gate_dly(21),
      dbg_calib_gate_dly(20) => dbg_calib_gate_dly(20),
      dbg_calib_gate_dly(19) => dbg_calib_gate_dly(19),
      dbg_calib_gate_dly(18) => dbg_calib_gate_dly(18),
      dbg_calib_gate_dly(17) => dbg_calib_gate_dly(17),
      dbg_calib_gate_dly(16) => dbg_calib_gate_dly(16),
      dbg_calib_gate_dly(15) => dbg_calib_gate_dly(15),
      dbg_calib_gate_dly(14) => dbg_calib_gate_dly(14),
      dbg_calib_gate_dly(13) => dbg_calib_gate_dly(13),
      dbg_calib_gate_dly(12) => dbg_calib_gate_dly(12),
      dbg_calib_gate_dly(11) => dbg_calib_gate_dly(11),
      dbg_calib_gate_dly(10) => dbg_calib_gate_dly(10),
      dbg_calib_gate_dly(9) => dbg_calib_gate_dly(9),
      dbg_calib_gate_dly(8) => dbg_calib_gate_dly(8),
      dbg_calib_gate_dly(7) => dbg_calib_gate_dly(7),
      dbg_calib_gate_dly(6) => dbg_calib_gate_dly(6),
      dbg_calib_gate_dly(5) => dbg_calib_gate_dly(5),
      dbg_calib_gate_dly(4) => dbg_calib_gate_dly(4),
      dbg_calib_gate_dly(3) => dbg_calib_gate_dly(3),
      dbg_calib_gate_dly(2) => dbg_calib_gate_dly(2),
      dbg_calib_gate_dly(1) => dbg_calib_gate_dly(1),
      dbg_calib_gate_dly(0) => dbg_calib_gate_dly(0),
      dbg_calib_rd_data_sel(7) => dbg_calib_rd_data_sel(7),
      dbg_calib_rd_data_sel(6) => dbg_calib_rd_data_sel(6),
      dbg_calib_rd_data_sel(5) => dbg_calib_rd_data_sel(5),
      dbg_calib_rd_data_sel(4) => dbg_calib_rd_data_sel(4),
      dbg_calib_rd_data_sel(3) => dbg_calib_rd_data_sel(3),
      dbg_calib_rd_data_sel(2) => dbg_calib_rd_data_sel(2),
      dbg_calib_rd_data_sel(1) => dbg_calib_rd_data_sel(1),
      dbg_calib_rd_data_sel(0) => dbg_calib_rd_data_sel(0),
      dlyrst_gate(7) => dlyrst_gate(7),
      dlyrst_gate(6) => dlyrst_gate(6),
      dlyrst_gate(5) => dlyrst_gate(5),
      dlyrst_gate(4) => dlyrst_gate(4),
      dlyrst_gate(3) => dlyrst_gate(3),
      dlyrst_gate(2) => dlyrst_gate(2),
      dlyrst_gate(1) => dlyrst_gate(1),
      dlyrst_gate(0) => dlyrst_gate(0),
      calib_done(3) => calib_done(3),
      calib_done(2) => calib_done(2),
      calib_done(1) => calib_done(1),
      calib_done(0) => calib_done(0),
      en_dqs(7) => en_dqs(7),
      en_dqs(6) => en_dqs(6),
      en_dqs(5) => en_dqs(5),
      en_dqs(4) => en_dqs(4),
      en_dqs(3) => en_dqs(3),
      en_dqs(2) => en_dqs(2),
      en_dqs(1) => en_dqs(1),
      en_dqs(0) => en_dqs(0),
      dbg_calib_done(3) => dbg_calib_done(3),
      dbg_calib_done(2) => dbg_calib_done(2),
      dbg_calib_done(1) => dbg_calib_done(1),
      dbg_calib_done(0) => dbg_calib_done(0),
      dlyce_dq(63) => dlyce_dq(63),
      dlyce_dq(62) => dlyce_dq(62),
      dlyce_dq(61) => dlyce_dq(61),
      dlyce_dq(60) => dlyce_dq(60),
      dlyce_dq(59) => dlyce_dq(59),
      dlyce_dq(58) => dlyce_dq(58),
      dlyce_dq(57) => dlyce_dq(57),
      dlyce_dq(56) => dlyce_dq(56),
      dlyce_dq(55) => dlyce_dq(55),
      dlyce_dq(54) => dlyce_dq(54),
      dlyce_dq(53) => dlyce_dq(53),
      dlyce_dq(52) => dlyce_dq(52),
      dlyce_dq(51) => dlyce_dq(51),
      dlyce_dq(50) => dlyce_dq(50),
      dlyce_dq(49) => dlyce_dq(49),
      dlyce_dq(48) => dlyce_dq(48),
      dlyce_dq(47) => dlyce_dq(47),
      dlyce_dq(46) => dlyce_dq(46),
      dlyce_dq(45) => dlyce_dq(45),
      dlyce_dq(44) => dlyce_dq(44),
      dlyce_dq(43) => dlyce_dq(43),
      dlyce_dq(42) => dlyce_dq(42),
      dlyce_dq(41) => dlyce_dq(41),
      dlyce_dq(40) => dlyce_dq(40),
      dlyce_dq(39) => dlyce_dq(39),
      dlyce_dq(38) => dlyce_dq(38),
      dlyce_dq(37) => dlyce_dq(37),
      dlyce_dq(36) => dlyce_dq(36),
      dlyce_dq(35) => dlyce_dq(35),
      dlyce_dq(34) => dlyce_dq(34),
      dlyce_dq(33) => dlyce_dq(33),
      dlyce_dq(32) => dlyce_dq(32),
      dlyce_dq(31) => dlyce_dq(31),
      dlyce_dq(30) => dlyce_dq(30),
      dlyce_dq(29) => dlyce_dq(29),
      dlyce_dq(28) => dlyce_dq(28),
      dlyce_dq(27) => dlyce_dq(27),
      dlyce_dq(26) => dlyce_dq(26),
      dlyce_dq(25) => dlyce_dq(25),
      dlyce_dq(24) => dlyce_dq(24),
      dlyce_dq(23) => dlyce_dq(23),
      dlyce_dq(22) => dlyce_dq(22),
      dlyce_dq(21) => dlyce_dq(21),
      dlyce_dq(20) => dlyce_dq(20),
      dlyce_dq(19) => dlyce_dq(19),
      dlyce_dq(18) => dlyce_dq(18),
      dlyce_dq(17) => dlyce_dq(17),
      dlyce_dq(16) => dlyce_dq(16),
      dlyce_dq(15) => dlyce_dq(15),
      dlyce_dq(14) => dlyce_dq(14),
      dlyce_dq(13) => dlyce_dq(13),
      dlyce_dq(12) => dlyce_dq(12),
      dlyce_dq(11) => dlyce_dq(11),
      dlyce_dq(10) => dlyce_dq(10),
      dlyce_dq(9) => dlyce_dq(9),
      dlyce_dq(8) => dlyce_dq(8),
      dlyce_dq(7) => dlyce_dq(7),
      dlyce_dq(6) => dlyce_dq(6),
      dlyce_dq(5) => dlyce_dq(5),
      dlyce_dq(4) => dlyce_dq(4),
      dlyce_dq(3) => dlyce_dq(3),
      dlyce_dq(2) => dlyce_dq(2),
      dlyce_dq(1) => dlyce_dq(1),
      dlyce_dq(0) => dlyce_dq(0),
      calib_start(3) => calib_start(3),
      calib_start(2) => calib_start(2),
      calib_start(1) => calib_start(1),
      calib_start(0) => calib_start(0),
      dbg_sel_idel_gate(3) => N0,
      dbg_sel_idel_gate(2) => N0,
      dbg_sel_idel_gate(1) => N0,
      dbg_sel_idel_gate(0) => N0,
      rd_data_rise(63) => NlwRenamedSig_OI_rd_data_rise(63),
      rd_data_rise(62) => NlwRenamedSig_OI_rd_data_rise(62),
      rd_data_rise(61) => NlwRenamedSig_OI_rd_data_rise(61),
      rd_data_rise(60) => NlwRenamedSig_OI_rd_data_rise(60),
      rd_data_rise(59) => NlwRenamedSig_OI_rd_data_rise(59),
      rd_data_rise(58) => NlwRenamedSig_OI_rd_data_rise(58),
      rd_data_rise(57) => NlwRenamedSig_OI_rd_data_rise(57),
      rd_data_rise(56) => NlwRenamedSig_OI_rd_data_rise(56),
      rd_data_rise(55) => NlwRenamedSig_OI_rd_data_rise(55),
      rd_data_rise(54) => NlwRenamedSig_OI_rd_data_rise(54),
      rd_data_rise(53) => NlwRenamedSig_OI_rd_data_rise(53),
      rd_data_rise(52) => NlwRenamedSig_OI_rd_data_rise(52),
      rd_data_rise(51) => NlwRenamedSig_OI_rd_data_rise(51),
      rd_data_rise(50) => NlwRenamedSig_OI_rd_data_rise(50),
      rd_data_rise(49) => NlwRenamedSig_OI_rd_data_rise(49),
      rd_data_rise(48) => NlwRenamedSig_OI_rd_data_rise(48),
      rd_data_rise(47) => NlwRenamedSig_OI_rd_data_rise(47),
      rd_data_rise(46) => NlwRenamedSig_OI_rd_data_rise(46),
      rd_data_rise(45) => NlwRenamedSig_OI_rd_data_rise(45),
      rd_data_rise(44) => NlwRenamedSig_OI_rd_data_rise(44),
      rd_data_rise(43) => NlwRenamedSig_OI_rd_data_rise(43),
      rd_data_rise(42) => NlwRenamedSig_OI_rd_data_rise(42),
      rd_data_rise(41) => NlwRenamedSig_OI_rd_data_rise(41),
      rd_data_rise(40) => NlwRenamedSig_OI_rd_data_rise(40),
      rd_data_rise(39) => NlwRenamedSig_OI_rd_data_rise(39),
      rd_data_rise(38) => NlwRenamedSig_OI_rd_data_rise(38),
      rd_data_rise(37) => NlwRenamedSig_OI_rd_data_rise(37),
      rd_data_rise(36) => NlwRenamedSig_OI_rd_data_rise(36),
      rd_data_rise(35) => NlwRenamedSig_OI_rd_data_rise(35),
      rd_data_rise(34) => NlwRenamedSig_OI_rd_data_rise(34),
      rd_data_rise(33) => NlwRenamedSig_OI_rd_data_rise(33),
      rd_data_rise(32) => NlwRenamedSig_OI_rd_data_rise(32),
      rd_data_rise(31) => NlwRenamedSig_OI_rd_data_rise(31),
      rd_data_rise(30) => NlwRenamedSig_OI_rd_data_rise(30),
      rd_data_rise(29) => NlwRenamedSig_OI_rd_data_rise(29),
      rd_data_rise(28) => NlwRenamedSig_OI_rd_data_rise(28),
      rd_data_rise(27) => NlwRenamedSig_OI_rd_data_rise(27),
      rd_data_rise(26) => NlwRenamedSig_OI_rd_data_rise(26),
      rd_data_rise(25) => NlwRenamedSig_OI_rd_data_rise(25),
      rd_data_rise(24) => NlwRenamedSig_OI_rd_data_rise(24),
      rd_data_rise(23) => NlwRenamedSig_OI_rd_data_rise(23),
      rd_data_rise(22) => NlwRenamedSig_OI_rd_data_rise(22),
      rd_data_rise(21) => NlwRenamedSig_OI_rd_data_rise(21),
      rd_data_rise(20) => NlwRenamedSig_OI_rd_data_rise(20),
      rd_data_rise(19) => NlwRenamedSig_OI_rd_data_rise(19),
      rd_data_rise(18) => NlwRenamedSig_OI_rd_data_rise(18),
      rd_data_rise(17) => NlwRenamedSig_OI_rd_data_rise(17),
      rd_data_rise(16) => NlwRenamedSig_OI_rd_data_rise(16),
      rd_data_rise(15) => NlwRenamedSig_OI_rd_data_rise(15),
      rd_data_rise(14) => NlwRenamedSig_OI_rd_data_rise(14),
      rd_data_rise(13) => NlwRenamedSig_OI_rd_data_rise(13),
      rd_data_rise(12) => NlwRenamedSig_OI_rd_data_rise(12),
      rd_data_rise(11) => NlwRenamedSig_OI_rd_data_rise(11),
      rd_data_rise(10) => NlwRenamedSig_OI_rd_data_rise(10),
      rd_data_rise(9) => NlwRenamedSig_OI_rd_data_rise(9),
      rd_data_rise(8) => NlwRenamedSig_OI_rd_data_rise(8),
      rd_data_rise(7) => NlwRenamedSig_OI_rd_data_rise(7),
      rd_data_rise(6) => NlwRenamedSig_OI_rd_data_rise(6),
      rd_data_rise(5) => NlwRenamedSig_OI_rd_data_rise(5),
      rd_data_rise(4) => NlwRenamedSig_OI_rd_data_rise(4),
      rd_data_rise(3) => NlwRenamedSig_OI_rd_data_rise(3),
      rd_data_rise(2) => NlwRenamedSig_OI_rd_data_rise(2),
      rd_data_rise(1) => NlwRenamedSig_OI_rd_data_rise(1),
      rd_data_rise(0) => NlwRenamedSig_OI_rd_data_rise(0),
      rd_data_fall(63) => NlwRenamedSig_OI_rd_data_fall(63),
      rd_data_fall(62) => NlwRenamedSig_OI_rd_data_fall(62),
      rd_data_fall(61) => NlwRenamedSig_OI_rd_data_fall(61),
      rd_data_fall(60) => NlwRenamedSig_OI_rd_data_fall(60),
      rd_data_fall(59) => NlwRenamedSig_OI_rd_data_fall(59),
      rd_data_fall(58) => NlwRenamedSig_OI_rd_data_fall(58),
      rd_data_fall(57) => NlwRenamedSig_OI_rd_data_fall(57),
      rd_data_fall(56) => NlwRenamedSig_OI_rd_data_fall(56),
      rd_data_fall(55) => NlwRenamedSig_OI_rd_data_fall(55),
      rd_data_fall(54) => NlwRenamedSig_OI_rd_data_fall(54),
      rd_data_fall(53) => NlwRenamedSig_OI_rd_data_fall(53),
      rd_data_fall(52) => NlwRenamedSig_OI_rd_data_fall(52),
      rd_data_fall(51) => NlwRenamedSig_OI_rd_data_fall(51),
      rd_data_fall(50) => NlwRenamedSig_OI_rd_data_fall(50),
      rd_data_fall(49) => NlwRenamedSig_OI_rd_data_fall(49),
      rd_data_fall(48) => NlwRenamedSig_OI_rd_data_fall(48),
      rd_data_fall(47) => NlwRenamedSig_OI_rd_data_fall(47),
      rd_data_fall(46) => NlwRenamedSig_OI_rd_data_fall(46),
      rd_data_fall(45) => NlwRenamedSig_OI_rd_data_fall(45),
      rd_data_fall(44) => NlwRenamedSig_OI_rd_data_fall(44),
      rd_data_fall(43) => NlwRenamedSig_OI_rd_data_fall(43),
      rd_data_fall(42) => NlwRenamedSig_OI_rd_data_fall(42),
      rd_data_fall(41) => NlwRenamedSig_OI_rd_data_fall(41),
      rd_data_fall(40) => NlwRenamedSig_OI_rd_data_fall(40),
      rd_data_fall(39) => NlwRenamedSig_OI_rd_data_fall(39),
      rd_data_fall(38) => NlwRenamedSig_OI_rd_data_fall(38),
      rd_data_fall(37) => NlwRenamedSig_OI_rd_data_fall(37),
      rd_data_fall(36) => NlwRenamedSig_OI_rd_data_fall(36),
      rd_data_fall(35) => NlwRenamedSig_OI_rd_data_fall(35),
      rd_data_fall(34) => NlwRenamedSig_OI_rd_data_fall(34),
      rd_data_fall(33) => NlwRenamedSig_OI_rd_data_fall(33),
      rd_data_fall(32) => NlwRenamedSig_OI_rd_data_fall(32),
      rd_data_fall(31) => NlwRenamedSig_OI_rd_data_fall(31),
      rd_data_fall(30) => NlwRenamedSig_OI_rd_data_fall(30),
      rd_data_fall(29) => NlwRenamedSig_OI_rd_data_fall(29),
      rd_data_fall(28) => NlwRenamedSig_OI_rd_data_fall(28),
      rd_data_fall(27) => NlwRenamedSig_OI_rd_data_fall(27),
      rd_data_fall(26) => NlwRenamedSig_OI_rd_data_fall(26),
      rd_data_fall(25) => NlwRenamedSig_OI_rd_data_fall(25),
      rd_data_fall(24) => NlwRenamedSig_OI_rd_data_fall(24),
      rd_data_fall(23) => NlwRenamedSig_OI_rd_data_fall(23),
      rd_data_fall(22) => NlwRenamedSig_OI_rd_data_fall(22),
      rd_data_fall(21) => NlwRenamedSig_OI_rd_data_fall(21),
      rd_data_fall(20) => NlwRenamedSig_OI_rd_data_fall(20),
      rd_data_fall(19) => NlwRenamedSig_OI_rd_data_fall(19),
      rd_data_fall(18) => NlwRenamedSig_OI_rd_data_fall(18),
      rd_data_fall(17) => NlwRenamedSig_OI_rd_data_fall(17),
      rd_data_fall(16) => NlwRenamedSig_OI_rd_data_fall(16),
      rd_data_fall(15) => NlwRenamedSig_OI_rd_data_fall(15),
      rd_data_fall(14) => NlwRenamedSig_OI_rd_data_fall(14),
      rd_data_fall(13) => NlwRenamedSig_OI_rd_data_fall(13),
      rd_data_fall(12) => NlwRenamedSig_OI_rd_data_fall(12),
      rd_data_fall(11) => NlwRenamedSig_OI_rd_data_fall(11),
      rd_data_fall(10) => NlwRenamedSig_OI_rd_data_fall(10),
      rd_data_fall(9) => NlwRenamedSig_OI_rd_data_fall(9),
      rd_data_fall(8) => NlwRenamedSig_OI_rd_data_fall(8),
      rd_data_fall(7) => NlwRenamedSig_OI_rd_data_fall(7),
      rd_data_fall(6) => NlwRenamedSig_OI_rd_data_fall(6),
      rd_data_fall(5) => NlwRenamedSig_OI_rd_data_fall(5),
      rd_data_fall(4) => NlwRenamedSig_OI_rd_data_fall(4),
      rd_data_fall(3) => NlwRenamedSig_OI_rd_data_fall(3),
      rd_data_fall(2) => NlwRenamedSig_OI_rd_data_fall(2),
      rd_data_fall(1) => NlwRenamedSig_OI_rd_data_fall(1),
      rd_data_fall(0) => NlwRenamedSig_OI_rd_data_fall(0),
      dbg_sel_idel_dqs(3) => N0,
      dbg_sel_idel_dqs(2) => N0,
      dbg_sel_idel_dqs(1) => N0,
      dbg_sel_idel_dqs(0) => N0,
      dbg_sel_idel_dq(5) => N0,
      dbg_sel_idel_dq(4) => N0,
      dbg_sel_idel_dq(3) => N0,
      dbg_sel_idel_dq(2) => N0,
      dbg_sel_idel_dq(1) => N0,
      dbg_sel_idel_dq(0) => N0
    );
  gen_dqs_7_u_iob_dqs : ddr2_phy_dqs_iob
    port map (
      ddr_dqs_n => ddr_dqs_n(7),
      ddr_dqs => ddr_dqs(7),
      dq_ce => dq_ce(7),
      dqs_oe_n => dqs_oe_n,
      delayed_dqs => delayed_dqs(7),
      dlyinc_dqs => dlyinc_dqs(7),
      dlyce_dqs => dlyce_dqs(7),
      rst0 => rst0,
      dlyinc_gate => dlyinc_gate(7),
      clk0 => clk0,
      dlyce_gate => dlyce_gate(7),
      dqs_rst_n => dqs_rst_n,
      dlyrst_gate => dlyrst_gate(7),
      clkdiv0 => clkdiv0,
      en_dqs => en_dqs(7),
      dlyrst_dqs => dlyrst_dqs
    );
  gen_dqs_6_u_iob_dqs : ddr2_phy_dqs_iob_INST_1
    port map (
      ddr_dqs_n => ddr_dqs_n(6),
      ddr_dqs => ddr_dqs(6),
      dq_ce => dq_ce(6),
      dqs_oe_n => dqs_oe_n,
      delayed_dqs => delayed_dqs(6),
      dlyinc_dqs => dlyinc_dqs(6),
      dlyce_dqs => dlyce_dqs(6),
      rst0 => rst0,
      dlyinc_gate => dlyinc_gate(6),
      clk0 => clk0,
      dlyce_gate => dlyce_gate(6),
      dqs_rst_n => dqs_rst_n,
      dlyrst_gate => dlyrst_gate(6),
      clkdiv0 => clkdiv0,
      en_dqs => en_dqs(6),
      dlyrst_dqs => dlyrst_dqs
    );
  gen_dqs_5_u_iob_dqs : ddr2_phy_dqs_iob_INST_2
    port map (
      ddr_dqs_n => ddr_dqs_n(5),
      ddr_dqs => ddr_dqs(5),
      dq_ce => dq_ce(5),
      dqs_oe_n => dqs_oe_n,
      delayed_dqs => delayed_dqs(5),
      dlyinc_dqs => dlyinc_dqs(5),
      dlyce_dqs => dlyce_dqs(5),
      rst0 => rst0,
      dlyinc_gate => dlyinc_gate(5),
      clk0 => clk0,
      dlyce_gate => dlyce_gate(5),
      dqs_rst_n => dqs_rst_n,
      dlyrst_gate => dlyrst_gate(5),
      clkdiv0 => clkdiv0,
      en_dqs => en_dqs(5),
      dlyrst_dqs => dlyrst_dqs
    );
  gen_dqs_4_u_iob_dqs : ddr2_phy_dqs_iob_INST_3
    port map (
      ddr_dqs_n => ddr_dqs_n(4),
      ddr_dqs => ddr_dqs(4),
      dq_ce => dq_ce(4),
      dqs_oe_n => dqs_oe_n,
      delayed_dqs => delayed_dqs(4),
      dlyinc_dqs => dlyinc_dqs(4),
      dlyce_dqs => dlyce_dqs(4),
      rst0 => rst0,
      dlyinc_gate => dlyinc_gate(4),
      clk0 => clk0,
      dlyce_gate => dlyce_gate(4),
      dqs_rst_n => dqs_rst_n,
      dlyrst_gate => dlyrst_gate(4),
      clkdiv0 => clkdiv0,
      en_dqs => en_dqs(4),
      dlyrst_dqs => dlyrst_dqs
    );
  gen_dqs_3_u_iob_dqs : ddr2_phy_dqs_iob_INST_4
    port map (
      ddr_dqs_n => ddr_dqs_n(3),
      ddr_dqs => ddr_dqs(3),
      dq_ce => dq_ce(3),
      dqs_oe_n => dqs_oe_n,
      delayed_dqs => delayed_dqs(3),
      dlyinc_dqs => dlyinc_dqs(3),
      dlyce_dqs => dlyce_dqs(3),
      rst0 => rst0,
      dlyinc_gate => dlyinc_gate(3),
      clk0 => clk0,
      dlyce_gate => dlyce_gate(3),
      dqs_rst_n => dqs_rst_n,
      dlyrst_gate => dlyrst_gate(3),
      clkdiv0 => clkdiv0,
      en_dqs => en_dqs(3),
      dlyrst_dqs => dlyrst_dqs
    );
  gen_dqs_2_u_iob_dqs : ddr2_phy_dqs_iob_INST_5
    port map (
      ddr_dqs_n => ddr_dqs_n(2),
      ddr_dqs => ddr_dqs(2),
      dq_ce => dq_ce(2),
      dqs_oe_n => dqs_oe_n,
      delayed_dqs => delayed_dqs(2),
      dlyinc_dqs => dlyinc_dqs(2),
      dlyce_dqs => dlyce_dqs(2),
      rst0 => rst0,
      dlyinc_gate => dlyinc_gate(2),
      clk0 => clk0,
      dlyce_gate => dlyce_gate(2),
      dqs_rst_n => dqs_rst_n,
      dlyrst_gate => dlyrst_gate(2),
      clkdiv0 => clkdiv0,
      en_dqs => en_dqs(2),
      dlyrst_dqs => dlyrst_dqs
    );
  gen_dqs_1_u_iob_dqs : ddr2_phy_dqs_iob_INST_6
    port map (
      ddr_dqs_n => ddr_dqs_n(1),
      ddr_dqs => ddr_dqs(1),
      dq_ce => dq_ce(1),
      dqs_oe_n => dqs_oe_n,
      delayed_dqs => delayed_dqs(1),
      dlyinc_dqs => dlyinc_dqs(1),
      dlyce_dqs => dlyce_dqs(1),
      rst0 => rst0,
      dlyinc_gate => dlyinc_gate(1),
      clk0 => clk0,
      dlyce_gate => dlyce_gate(1),
      dqs_rst_n => dqs_rst_n,
      dlyrst_gate => dlyrst_gate(1),
      clkdiv0 => clkdiv0,
      en_dqs => en_dqs(1),
      dlyrst_dqs => dlyrst_dqs
    );
  gen_dqs_0_u_iob_dqs : ddr2_phy_dqs_iob_INST_7
    port map (
      ddr_dqs_n => ddr_dqs_n(0),
      ddr_dqs => ddr_dqs(0),
      dq_ce => dq_ce(0),
      dqs_oe_n => dqs_oe_n,
      delayed_dqs => delayed_dqs(0),
      dlyinc_dqs => dlyinc_dqs(0),
      dlyce_dqs => dlyce_dqs(0),
      rst0 => rst0,
      dlyinc_gate => dlyinc_gate(0),
      clk0 => clk0,
      dlyce_gate => dlyce_gate(0),
      dqs_rst_n => dqs_rst_n,
      dlyrst_gate => dlyrst_gate(0),
      clkdiv0 => clkdiv0,
      en_dqs => en_dqs(0),
      dlyrst_dqs => dlyrst_dqs
    );
  gen_dm_inst_gen_dm_7_u_iob_dm : ddr2_phy_dm_iob
    port map (
      dm_ce => dm_ce,
      clk90 => clk90,
      ddr_dm => ddr_dm(7),
      mask_data_rise => mask_data_rise(7),
      mask_data_fall => mask_data_fall(7)
    );
  gen_dm_inst_gen_dm_6_u_iob_dm : ddr2_phy_dm_iob_INST_1
    port map (
      dm_ce => dm_ce,
      clk90 => clk90,
      ddr_dm => ddr_dm(6),
      mask_data_rise => mask_data_rise(6),
      mask_data_fall => mask_data_fall(6)
    );
  gen_dm_inst_gen_dm_5_u_iob_dm : ddr2_phy_dm_iob_INST_2
    port map (
      dm_ce => dm_ce,
      clk90 => clk90,
      ddr_dm => ddr_dm(5),
      mask_data_rise => mask_data_rise(5),
      mask_data_fall => mask_data_fall(5)
    );
  gen_dm_inst_gen_dm_4_u_iob_dm : ddr2_phy_dm_iob_INST_3
    port map (
      dm_ce => dm_ce,
      clk90 => clk90,
      ddr_dm => ddr_dm(4),
      mask_data_rise => mask_data_rise(4),
      mask_data_fall => mask_data_fall(4)
    );
  gen_dm_inst_gen_dm_3_u_iob_dm : ddr2_phy_dm_iob_INST_4
    port map (
      dm_ce => dm_ce,
      clk90 => clk90,
      ddr_dm => ddr_dm(3),
      mask_data_rise => mask_data_rise(3),
      mask_data_fall => mask_data_fall(3)
    );
  gen_dm_inst_gen_dm_2_u_iob_dm : ddr2_phy_dm_iob_INST_5
    port map (
      dm_ce => dm_ce,
      clk90 => clk90,
      ddr_dm => ddr_dm(2),
      mask_data_rise => mask_data_rise(2),
      mask_data_fall => mask_data_fall(2)
    );
  gen_dm_inst_gen_dm_1_u_iob_dm : ddr2_phy_dm_iob_INST_6
    port map (
      dm_ce => dm_ce,
      clk90 => clk90,
      ddr_dm => ddr_dm(1),
      mask_data_rise => mask_data_rise(1),
      mask_data_fall => mask_data_fall(1)
    );
  gen_dm_inst_gen_dm_0_u_iob_dm : ddr2_phy_dm_iob_INST_7
    port map (
      dm_ce => dm_ce,
      clk90 => clk90,
      ddr_dm => ddr_dm(0),
      mask_data_rise => mask_data_rise(0),
      mask_data_fall => mask_data_fall(0)
    );
  gen_dq_63_u_iob_dq : ddr2_phy_dq_iob
    port map (
      ddr_dq => ddr_dq(63),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(63),
      ce => dq_ce(7),
      rd_data_sel => rd_data_sel(7),
      wr_data_rise => wr_data_rise(63),
      wr_data_fall => wr_data_fall(63),
      dqs => delayed_dqs(7),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(63),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(63),
      dlyinc => dlyinc_dq(63),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_62_u_iob_dq : ddr2_phy_dq_iob_INST_1
    port map (
      ddr_dq => ddr_dq(62),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(62),
      ce => dq_ce(7),
      rd_data_sel => rd_data_sel(7),
      wr_data_rise => wr_data_rise(62),
      wr_data_fall => wr_data_fall(62),
      dqs => delayed_dqs(7),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(62),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(62),
      dlyinc => dlyinc_dq(62),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_61_u_iob_dq : ddr2_phy_dq_iob_INST_2
    port map (
      ddr_dq => ddr_dq(61),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(61),
      ce => dq_ce(7),
      rd_data_sel => rd_data_sel(7),
      wr_data_rise => wr_data_rise(61),
      wr_data_fall => wr_data_fall(61),
      dqs => delayed_dqs(7),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(61),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(61),
      dlyinc => dlyinc_dq(61),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_60_u_iob_dq : ddr2_phy_dq_iob_INST_3
    port map (
      ddr_dq => ddr_dq(60),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(60),
      ce => dq_ce(7),
      rd_data_sel => rd_data_sel(7),
      wr_data_rise => wr_data_rise(60),
      wr_data_fall => wr_data_fall(60),
      dqs => delayed_dqs(7),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(60),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(60),
      dlyinc => dlyinc_dq(60),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_59_u_iob_dq : ddr2_phy_dq_iob_INST_4
    port map (
      ddr_dq => ddr_dq(59),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(59),
      ce => dq_ce(7),
      rd_data_sel => rd_data_sel(7),
      wr_data_rise => wr_data_rise(59),
      wr_data_fall => wr_data_fall(59),
      dqs => delayed_dqs(7),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(59),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(59),
      dlyinc => dlyinc_dq(59),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_58_u_iob_dq : ddr2_phy_dq_iob_INST_5
    port map (
      ddr_dq => ddr_dq(58),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(58),
      ce => dq_ce(7),
      rd_data_sel => rd_data_sel(7),
      wr_data_rise => wr_data_rise(58),
      wr_data_fall => wr_data_fall(58),
      dqs => delayed_dqs(7),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(58),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(58),
      dlyinc => dlyinc_dq(58),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_57_u_iob_dq : ddr2_phy_dq_iob_INST_6
    port map (
      ddr_dq => ddr_dq(57),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(57),
      ce => dq_ce(7),
      rd_data_sel => rd_data_sel(7),
      wr_data_rise => wr_data_rise(57),
      wr_data_fall => wr_data_fall(57),
      dqs => delayed_dqs(7),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(57),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(57),
      dlyinc => dlyinc_dq(57),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_56_u_iob_dq : ddr2_phy_dq_iob_INST_7
    port map (
      ddr_dq => ddr_dq(56),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(56),
      ce => dq_ce(7),
      rd_data_sel => rd_data_sel(7),
      wr_data_rise => wr_data_rise(56),
      wr_data_fall => wr_data_fall(56),
      dqs => delayed_dqs(7),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(56),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(56),
      dlyinc => dlyinc_dq(56),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_55_u_iob_dq : ddr2_phy_dq_iob_INST_8
    port map (
      ddr_dq => ddr_dq(55),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(55),
      ce => dq_ce(6),
      rd_data_sel => rd_data_sel(6),
      wr_data_rise => wr_data_rise(55),
      wr_data_fall => wr_data_fall(55),
      dqs => delayed_dqs(6),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(55),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(55),
      dlyinc => dlyinc_dq(55),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_54_u_iob_dq : ddr2_phy_dq_iob_INST_9
    port map (
      ddr_dq => ddr_dq(54),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(54),
      ce => dq_ce(6),
      rd_data_sel => rd_data_sel(6),
      wr_data_rise => wr_data_rise(54),
      wr_data_fall => wr_data_fall(54),
      dqs => delayed_dqs(6),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(54),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(54),
      dlyinc => dlyinc_dq(54),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_53_u_iob_dq : ddr2_phy_dq_iob_INST_10
    port map (
      ddr_dq => ddr_dq(53),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(53),
      ce => dq_ce(6),
      rd_data_sel => rd_data_sel(6),
      wr_data_rise => wr_data_rise(53),
      wr_data_fall => wr_data_fall(53),
      dqs => delayed_dqs(6),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(53),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(53),
      dlyinc => dlyinc_dq(53),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_52_u_iob_dq : ddr2_phy_dq_iob_INST_11
    port map (
      ddr_dq => ddr_dq(52),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(52),
      ce => dq_ce(6),
      rd_data_sel => rd_data_sel(6),
      wr_data_rise => wr_data_rise(52),
      wr_data_fall => wr_data_fall(52),
      dqs => delayed_dqs(6),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(52),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(52),
      dlyinc => dlyinc_dq(52),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_51_u_iob_dq : ddr2_phy_dq_iob_INST_12
    port map (
      ddr_dq => ddr_dq(51),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(51),
      ce => dq_ce(6),
      rd_data_sel => rd_data_sel(6),
      wr_data_rise => wr_data_rise(51),
      wr_data_fall => wr_data_fall(51),
      dqs => delayed_dqs(6),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(51),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(51),
      dlyinc => dlyinc_dq(51),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_50_u_iob_dq : ddr2_phy_dq_iob_INST_13
    port map (
      ddr_dq => ddr_dq(50),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(50),
      ce => dq_ce(6),
      rd_data_sel => rd_data_sel(6),
      wr_data_rise => wr_data_rise(50),
      wr_data_fall => wr_data_fall(50),
      dqs => delayed_dqs(6),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(50),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(50),
      dlyinc => dlyinc_dq(50),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_49_u_iob_dq : ddr2_phy_dq_iob_INST_14
    port map (
      ddr_dq => ddr_dq(49),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(49),
      ce => dq_ce(6),
      rd_data_sel => rd_data_sel(6),
      wr_data_rise => wr_data_rise(49),
      wr_data_fall => wr_data_fall(49),
      dqs => delayed_dqs(6),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(49),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(49),
      dlyinc => dlyinc_dq(49),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_48_u_iob_dq : ddr2_phy_dq_iob_INST_15
    port map (
      ddr_dq => ddr_dq(48),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(48),
      ce => dq_ce(6),
      rd_data_sel => rd_data_sel(6),
      wr_data_rise => wr_data_rise(48),
      wr_data_fall => wr_data_fall(48),
      dqs => delayed_dqs(6),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(48),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(48),
      dlyinc => dlyinc_dq(48),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_47_u_iob_dq : ddr2_phy_dq_iob_INST_16
    port map (
      ddr_dq => ddr_dq(47),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(47),
      ce => dq_ce(5),
      rd_data_sel => rd_data_sel(5),
      wr_data_rise => wr_data_rise(47),
      wr_data_fall => wr_data_fall(47),
      dqs => delayed_dqs(5),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(47),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(47),
      dlyinc => dlyinc_dq(47),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_46_u_iob_dq : ddr2_phy_dq_iob_INST_17
    port map (
      ddr_dq => ddr_dq(46),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(46),
      ce => dq_ce(5),
      rd_data_sel => rd_data_sel(5),
      wr_data_rise => wr_data_rise(46),
      wr_data_fall => wr_data_fall(46),
      dqs => delayed_dqs(5),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(46),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(46),
      dlyinc => dlyinc_dq(46),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_45_u_iob_dq : ddr2_phy_dq_iob_INST_18
    port map (
      ddr_dq => ddr_dq(45),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(45),
      ce => dq_ce(5),
      rd_data_sel => rd_data_sel(5),
      wr_data_rise => wr_data_rise(45),
      wr_data_fall => wr_data_fall(45),
      dqs => delayed_dqs(5),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(45),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(45),
      dlyinc => dlyinc_dq(45),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_44_u_iob_dq : ddr2_phy_dq_iob_INST_19
    port map (
      ddr_dq => ddr_dq(44),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(44),
      ce => dq_ce(5),
      rd_data_sel => rd_data_sel(5),
      wr_data_rise => wr_data_rise(44),
      wr_data_fall => wr_data_fall(44),
      dqs => delayed_dqs(5),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(44),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(44),
      dlyinc => dlyinc_dq(44),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_43_u_iob_dq : ddr2_phy_dq_iob_INST_20
    port map (
      ddr_dq => ddr_dq(43),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(43),
      ce => dq_ce(5),
      rd_data_sel => rd_data_sel(5),
      wr_data_rise => wr_data_rise(43),
      wr_data_fall => wr_data_fall(43),
      dqs => delayed_dqs(5),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(43),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(43),
      dlyinc => dlyinc_dq(43),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_42_u_iob_dq : ddr2_phy_dq_iob_INST_21
    port map (
      ddr_dq => ddr_dq(42),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(42),
      ce => dq_ce(5),
      rd_data_sel => rd_data_sel(5),
      wr_data_rise => wr_data_rise(42),
      wr_data_fall => wr_data_fall(42),
      dqs => delayed_dqs(5),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(42),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(42),
      dlyinc => dlyinc_dq(42),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_41_u_iob_dq : ddr2_phy_dq_iob_INST_22
    port map (
      ddr_dq => ddr_dq(41),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(41),
      ce => dq_ce(5),
      rd_data_sel => rd_data_sel(5),
      wr_data_rise => wr_data_rise(41),
      wr_data_fall => wr_data_fall(41),
      dqs => delayed_dqs(5),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(41),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(41),
      dlyinc => dlyinc_dq(41),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_40_u_iob_dq : ddr2_phy_dq_iob_INST_23
    port map (
      ddr_dq => ddr_dq(40),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(40),
      ce => dq_ce(5),
      rd_data_sel => rd_data_sel(5),
      wr_data_rise => wr_data_rise(40),
      wr_data_fall => wr_data_fall(40),
      dqs => delayed_dqs(5),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(40),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(40),
      dlyinc => dlyinc_dq(40),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_39_u_iob_dq : ddr2_phy_dq_iob_INST_24
    port map (
      ddr_dq => ddr_dq(39),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(39),
      ce => dq_ce(4),
      rd_data_sel => rd_data_sel(4),
      wr_data_rise => wr_data_rise(39),
      wr_data_fall => wr_data_fall(39),
      dqs => delayed_dqs(4),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(39),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(39),
      dlyinc => dlyinc_dq(39),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_38_u_iob_dq : ddr2_phy_dq_iob_INST_25
    port map (
      ddr_dq => ddr_dq(38),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(38),
      ce => dq_ce(4),
      rd_data_sel => rd_data_sel(4),
      wr_data_rise => wr_data_rise(38),
      wr_data_fall => wr_data_fall(38),
      dqs => delayed_dqs(4),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(38),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(38),
      dlyinc => dlyinc_dq(38),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_37_u_iob_dq : ddr2_phy_dq_iob_INST_26
    port map (
      ddr_dq => ddr_dq(37),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(37),
      ce => dq_ce(4),
      rd_data_sel => rd_data_sel(4),
      wr_data_rise => wr_data_rise(37),
      wr_data_fall => wr_data_fall(37),
      dqs => delayed_dqs(4),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(37),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(37),
      dlyinc => dlyinc_dq(37),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_36_u_iob_dq : ddr2_phy_dq_iob_INST_27
    port map (
      ddr_dq => ddr_dq(36),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(36),
      ce => dq_ce(4),
      rd_data_sel => rd_data_sel(4),
      wr_data_rise => wr_data_rise(36),
      wr_data_fall => wr_data_fall(36),
      dqs => delayed_dqs(4),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(36),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(36),
      dlyinc => dlyinc_dq(36),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_35_u_iob_dq : ddr2_phy_dq_iob_INST_28
    port map (
      ddr_dq => ddr_dq(35),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(35),
      ce => dq_ce(4),
      rd_data_sel => rd_data_sel(4),
      wr_data_rise => wr_data_rise(35),
      wr_data_fall => wr_data_fall(35),
      dqs => delayed_dqs(4),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(35),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(35),
      dlyinc => dlyinc_dq(35),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_34_u_iob_dq : ddr2_phy_dq_iob_INST_29
    port map (
      ddr_dq => ddr_dq(34),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(34),
      ce => dq_ce(4),
      rd_data_sel => rd_data_sel(4),
      wr_data_rise => wr_data_rise(34),
      wr_data_fall => wr_data_fall(34),
      dqs => delayed_dqs(4),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(34),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(34),
      dlyinc => dlyinc_dq(34),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_33_u_iob_dq : ddr2_phy_dq_iob_INST_30
    port map (
      ddr_dq => ddr_dq(33),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(33),
      ce => dq_ce(4),
      rd_data_sel => rd_data_sel(4),
      wr_data_rise => wr_data_rise(33),
      wr_data_fall => wr_data_fall(33),
      dqs => delayed_dqs(4),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(33),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(33),
      dlyinc => dlyinc_dq(33),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_32_u_iob_dq : ddr2_phy_dq_iob_INST_31
    port map (
      ddr_dq => ddr_dq(32),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(32),
      ce => dq_ce(4),
      rd_data_sel => rd_data_sel(4),
      wr_data_rise => wr_data_rise(32),
      wr_data_fall => wr_data_fall(32),
      dqs => delayed_dqs(4),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(32),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(32),
      dlyinc => dlyinc_dq(32),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_31_u_iob_dq : ddr2_phy_dq_iob_INST_32
    port map (
      ddr_dq => ddr_dq(31),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(31),
      ce => dq_ce(3),
      rd_data_sel => rd_data_sel(3),
      wr_data_rise => wr_data_rise(31),
      wr_data_fall => wr_data_fall(31),
      dqs => delayed_dqs(3),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(31),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(31),
      dlyinc => dlyinc_dq(31),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_30_u_iob_dq : ddr2_phy_dq_iob_INST_33
    port map (
      ddr_dq => ddr_dq(30),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(30),
      ce => dq_ce(3),
      rd_data_sel => rd_data_sel(3),
      wr_data_rise => wr_data_rise(30),
      wr_data_fall => wr_data_fall(30),
      dqs => delayed_dqs(3),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(30),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(30),
      dlyinc => dlyinc_dq(30),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_29_u_iob_dq : ddr2_phy_dq_iob_INST_34
    port map (
      ddr_dq => ddr_dq(29),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(29),
      ce => dq_ce(3),
      rd_data_sel => rd_data_sel(3),
      wr_data_rise => wr_data_rise(29),
      wr_data_fall => wr_data_fall(29),
      dqs => delayed_dqs(3),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(29),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(29),
      dlyinc => dlyinc_dq(29),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_28_u_iob_dq : ddr2_phy_dq_iob_INST_35
    port map (
      ddr_dq => ddr_dq(28),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(28),
      ce => dq_ce(3),
      rd_data_sel => rd_data_sel(3),
      wr_data_rise => wr_data_rise(28),
      wr_data_fall => wr_data_fall(28),
      dqs => delayed_dqs(3),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(28),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(28),
      dlyinc => dlyinc_dq(28),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_27_u_iob_dq : ddr2_phy_dq_iob_INST_36
    port map (
      ddr_dq => ddr_dq(27),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(27),
      ce => dq_ce(3),
      rd_data_sel => rd_data_sel(3),
      wr_data_rise => wr_data_rise(27),
      wr_data_fall => wr_data_fall(27),
      dqs => delayed_dqs(3),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(27),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(27),
      dlyinc => dlyinc_dq(27),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_26_u_iob_dq : ddr2_phy_dq_iob_INST_37
    port map (
      ddr_dq => ddr_dq(26),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(26),
      ce => dq_ce(3),
      rd_data_sel => rd_data_sel(3),
      wr_data_rise => wr_data_rise(26),
      wr_data_fall => wr_data_fall(26),
      dqs => delayed_dqs(3),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(26),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(26),
      dlyinc => dlyinc_dq(26),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_25_u_iob_dq : ddr2_phy_dq_iob_INST_38
    port map (
      ddr_dq => ddr_dq(25),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(25),
      ce => dq_ce(3),
      rd_data_sel => rd_data_sel(3),
      wr_data_rise => wr_data_rise(25),
      wr_data_fall => wr_data_fall(25),
      dqs => delayed_dqs(3),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(25),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(25),
      dlyinc => dlyinc_dq(25),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_24_u_iob_dq : ddr2_phy_dq_iob_INST_39
    port map (
      ddr_dq => ddr_dq(24),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(24),
      ce => dq_ce(3),
      rd_data_sel => rd_data_sel(3),
      wr_data_rise => wr_data_rise(24),
      wr_data_fall => wr_data_fall(24),
      dqs => delayed_dqs(3),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(24),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(24),
      dlyinc => dlyinc_dq(24),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_23_u_iob_dq : ddr2_phy_dq_iob_INST_40
    port map (
      ddr_dq => ddr_dq(23),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(23),
      ce => dq_ce(2),
      rd_data_sel => rd_data_sel(2),
      wr_data_rise => wr_data_rise(23),
      wr_data_fall => wr_data_fall(23),
      dqs => delayed_dqs(2),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(23),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(23),
      dlyinc => dlyinc_dq(23),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_22_u_iob_dq : ddr2_phy_dq_iob_INST_41
    port map (
      ddr_dq => ddr_dq(22),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(22),
      ce => dq_ce(2),
      rd_data_sel => rd_data_sel(2),
      wr_data_rise => wr_data_rise(22),
      wr_data_fall => wr_data_fall(22),
      dqs => delayed_dqs(2),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(22),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(22),
      dlyinc => dlyinc_dq(22),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_21_u_iob_dq : ddr2_phy_dq_iob_INST_42
    port map (
      ddr_dq => ddr_dq(21),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(21),
      ce => dq_ce(2),
      rd_data_sel => rd_data_sel(2),
      wr_data_rise => wr_data_rise(21),
      wr_data_fall => wr_data_fall(21),
      dqs => delayed_dqs(2),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(21),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(21),
      dlyinc => dlyinc_dq(21),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_20_u_iob_dq : ddr2_phy_dq_iob_INST_43
    port map (
      ddr_dq => ddr_dq(20),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(20),
      ce => dq_ce(2),
      rd_data_sel => rd_data_sel(2),
      wr_data_rise => wr_data_rise(20),
      wr_data_fall => wr_data_fall(20),
      dqs => delayed_dqs(2),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(20),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(20),
      dlyinc => dlyinc_dq(20),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_19_u_iob_dq : ddr2_phy_dq_iob_INST_44
    port map (
      ddr_dq => ddr_dq(19),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(19),
      ce => dq_ce(2),
      rd_data_sel => rd_data_sel(2),
      wr_data_rise => wr_data_rise(19),
      wr_data_fall => wr_data_fall(19),
      dqs => delayed_dqs(2),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(19),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(19),
      dlyinc => dlyinc_dq(19),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_18_u_iob_dq : ddr2_phy_dq_iob_INST_45
    port map (
      ddr_dq => ddr_dq(18),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(18),
      ce => dq_ce(2),
      rd_data_sel => rd_data_sel(2),
      wr_data_rise => wr_data_rise(18),
      wr_data_fall => wr_data_fall(18),
      dqs => delayed_dqs(2),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(18),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(18),
      dlyinc => dlyinc_dq(18),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_17_u_iob_dq : ddr2_phy_dq_iob_INST_46
    port map (
      ddr_dq => ddr_dq(17),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(17),
      ce => dq_ce(2),
      rd_data_sel => rd_data_sel(2),
      wr_data_rise => wr_data_rise(17),
      wr_data_fall => wr_data_fall(17),
      dqs => delayed_dqs(2),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(17),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(17),
      dlyinc => dlyinc_dq(17),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_16_u_iob_dq : ddr2_phy_dq_iob_INST_47
    port map (
      ddr_dq => ddr_dq(16),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(16),
      ce => dq_ce(2),
      rd_data_sel => rd_data_sel(2),
      wr_data_rise => wr_data_rise(16),
      wr_data_fall => wr_data_fall(16),
      dqs => delayed_dqs(2),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(16),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(16),
      dlyinc => dlyinc_dq(16),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_15_u_iob_dq : ddr2_phy_dq_iob_INST_48
    port map (
      ddr_dq => ddr_dq(15),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(15),
      ce => dq_ce(1),
      rd_data_sel => rd_data_sel(1),
      wr_data_rise => wr_data_rise(15),
      wr_data_fall => wr_data_fall(15),
      dqs => delayed_dqs(1),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(15),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(15),
      dlyinc => dlyinc_dq(15),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_14_u_iob_dq : ddr2_phy_dq_iob_INST_49
    port map (
      ddr_dq => ddr_dq(14),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(14),
      ce => dq_ce(1),
      rd_data_sel => rd_data_sel(1),
      wr_data_rise => wr_data_rise(14),
      wr_data_fall => wr_data_fall(14),
      dqs => delayed_dqs(1),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(14),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(14),
      dlyinc => dlyinc_dq(14),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_13_u_iob_dq : ddr2_phy_dq_iob_INST_50
    port map (
      ddr_dq => ddr_dq(13),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(13),
      ce => dq_ce(1),
      rd_data_sel => rd_data_sel(1),
      wr_data_rise => wr_data_rise(13),
      wr_data_fall => wr_data_fall(13),
      dqs => delayed_dqs(1),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(13),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(13),
      dlyinc => dlyinc_dq(13),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_12_u_iob_dq : ddr2_phy_dq_iob_INST_51
    port map (
      ddr_dq => ddr_dq(12),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(12),
      ce => dq_ce(1),
      rd_data_sel => rd_data_sel(1),
      wr_data_rise => wr_data_rise(12),
      wr_data_fall => wr_data_fall(12),
      dqs => delayed_dqs(1),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(12),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(12),
      dlyinc => dlyinc_dq(12),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_11_u_iob_dq : ddr2_phy_dq_iob_INST_52
    port map (
      ddr_dq => ddr_dq(11),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(11),
      ce => dq_ce(1),
      rd_data_sel => rd_data_sel(1),
      wr_data_rise => wr_data_rise(11),
      wr_data_fall => wr_data_fall(11),
      dqs => delayed_dqs(1),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(11),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(11),
      dlyinc => dlyinc_dq(11),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_10_u_iob_dq : ddr2_phy_dq_iob_INST_53
    port map (
      ddr_dq => ddr_dq(10),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(10),
      ce => dq_ce(1),
      rd_data_sel => rd_data_sel(1),
      wr_data_rise => wr_data_rise(10),
      wr_data_fall => wr_data_fall(10),
      dqs => delayed_dqs(1),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(10),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(10),
      dlyinc => dlyinc_dq(10),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_9_u_iob_dq : ddr2_phy_dq_iob_INST_54
    port map (
      ddr_dq => ddr_dq(9),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(9),
      ce => dq_ce(1),
      rd_data_sel => rd_data_sel(1),
      wr_data_rise => wr_data_rise(9),
      wr_data_fall => wr_data_fall(9),
      dqs => delayed_dqs(1),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(9),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(9),
      dlyinc => dlyinc_dq(9),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_8_u_iob_dq : ddr2_phy_dq_iob_INST_55
    port map (
      ddr_dq => ddr_dq(8),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(8),
      ce => dq_ce(1),
      rd_data_sel => rd_data_sel(1),
      wr_data_rise => wr_data_rise(8),
      wr_data_fall => wr_data_fall(8),
      dqs => delayed_dqs(1),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(8),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(8),
      dlyinc => dlyinc_dq(8),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_7_u_iob_dq : ddr2_phy_dq_iob_INST_56
    port map (
      ddr_dq => ddr_dq(7),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(7),
      ce => dq_ce(0),
      rd_data_sel => rd_data_sel(0),
      wr_data_rise => wr_data_rise(7),
      wr_data_fall => wr_data_fall(7),
      dqs => delayed_dqs(0),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(7),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(7),
      dlyinc => dlyinc_dq(7),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_6_u_iob_dq : ddr2_phy_dq_iob_INST_57
    port map (
      ddr_dq => ddr_dq(6),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(6),
      ce => dq_ce(0),
      rd_data_sel => rd_data_sel(0),
      wr_data_rise => wr_data_rise(6),
      wr_data_fall => wr_data_fall(6),
      dqs => delayed_dqs(0),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(6),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(6),
      dlyinc => dlyinc_dq(6),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_5_u_iob_dq : ddr2_phy_dq_iob_INST_58
    port map (
      ddr_dq => ddr_dq(5),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(5),
      ce => dq_ce(0),
      rd_data_sel => rd_data_sel(0),
      wr_data_rise => wr_data_rise(5),
      wr_data_fall => wr_data_fall(5),
      dqs => delayed_dqs(0),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(5),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(5),
      dlyinc => dlyinc_dq(5),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_4_u_iob_dq : ddr2_phy_dq_iob_INST_59
    port map (
      ddr_dq => ddr_dq(4),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(4),
      ce => dq_ce(0),
      rd_data_sel => rd_data_sel(0),
      wr_data_rise => wr_data_rise(4),
      wr_data_fall => wr_data_fall(4),
      dqs => delayed_dqs(0),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(4),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(4),
      dlyinc => dlyinc_dq(4),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_3_u_iob_dq : ddr2_phy_dq_iob_INST_60
    port map (
      ddr_dq => ddr_dq(3),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(3),
      ce => dq_ce(0),
      rd_data_sel => rd_data_sel(0),
      wr_data_rise => wr_data_rise(3),
      wr_data_fall => wr_data_fall(3),
      dqs => delayed_dqs(0),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(3),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(3),
      dlyinc => dlyinc_dq(3),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_2_u_iob_dq : ddr2_phy_dq_iob_INST_61
    port map (
      ddr_dq => ddr_dq(2),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(2),
      ce => dq_ce(0),
      rd_data_sel => rd_data_sel(0),
      wr_data_rise => wr_data_rise(2),
      wr_data_fall => wr_data_fall(2),
      dqs => delayed_dqs(0),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(2),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(2),
      dlyinc => dlyinc_dq(2),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_1_u_iob_dq : ddr2_phy_dq_iob_INST_62
    port map (
      ddr_dq => ddr_dq(1),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(1),
      ce => dq_ce(0),
      rd_data_sel => rd_data_sel(0),
      wr_data_rise => wr_data_rise(1),
      wr_data_fall => wr_data_fall(1),
      dqs => delayed_dqs(0),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(1),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(1),
      dlyinc => dlyinc_dq(1),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );
  gen_dq_0_u_iob_dq : ddr2_phy_dq_iob_INST_63
    port map (
      ddr_dq => ddr_dq(0),
      dlyrst => dlyrst_dq,
      dlyce => dlyce_dq(0),
      ce => dq_ce(0),
      rd_data_sel => rd_data_sel(0),
      wr_data_rise => wr_data_rise(0),
      wr_data_fall => wr_data_fall(0),
      dqs => delayed_dqs(0),
      clk0 => clk0,
      rd_data_rise => NlwRenamedSig_OI_rd_data_rise(0),
      rd_data_fall => NlwRenamedSig_OI_rd_data_fall(0),
      dlyinc => dlyinc_dq(0),
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      rst90 => rst90,
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0)
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_init is
  port (
    phy_init_ras_n : out STD_LOGIC; 
    ctrl_ref_flag : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    phy_init_rden : out STD_LOGIC; 
    clk0 : in STD_LOGIC := 'X'; 
    phy_init_cas_n : out STD_LOGIC; 
    phy_init_we_n : out STD_LOGIC; 
    phy_init_wren : out STD_LOGIC; 
    calib_ref_done : out STD_LOGIC; 
    rstdiv0 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    phy_init_data_sel : out STD_LOGIC; 
    calib_ref_req : in STD_LOGIC := 'X'; 
    phy_init_done : out STD_LOGIC; 
    phy_init_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    calib_start : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    phy_init_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    phy_init_addr : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
    phy_init_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    calib_done : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end ddr2_phy_init;

architecture Structure of ddr2_phy_init is
  signal Mcount_cnt_200_cycle_r : STD_LOGIC; 
  signal Mcount_cnt_200_cycle_r1 : STD_LOGIC; 
  signal Mcount_cnt_200_cycle_r2 : STD_LOGIC; 
  signal Mcount_cnt_200_cycle_r3 : STD_LOGIC; 
  signal Mcount_cnt_200_cycle_r4 : STD_LOGIC; 
  signal Mcount_cnt_200_cycle_r5 : STD_LOGIC; 
  signal Mcount_cnt_200_cycle_r6 : STD_LOGIC; 
  signal Mcount_cnt_200_cycle_r7 : STD_LOGIC; 
  signal Mshreg_calib_start_shift0_r_15_6444 : STD_LOGIC; 
  signal Mshreg_calib_start_shift1_r_15_6445 : STD_LOGIC; 
  signal Mshreg_calib_start_shift3_r_15_6446 : STD_LOGIC; 
  signal Mshreg_i_calib_start_2_6447 : STD_LOGIC; 
  signal Mshreg_i_phy_init_done_6448 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal Result_0_1 : STD_LOGIC; 
  signal Result_0_2 : STD_LOGIC; 
  signal Result_0_3 : STD_LOGIC; 
  signal Result_0_4 : STD_LOGIC; 
  signal Result_0_5 : STD_LOGIC; 
  signal Result_0_6 : STD_LOGIC; 
  signal Result_1_1 : STD_LOGIC; 
  signal Result_1_2 : STD_LOGIC; 
  signal Result_1_3 : STD_LOGIC; 
  signal Result_1_4 : STD_LOGIC; 
  signal Result_1_5 : STD_LOGIC; 
  signal Result_1_6 : STD_LOGIC; 
  signal Result_2_1 : STD_LOGIC; 
  signal Result_2_2 : STD_LOGIC; 
  signal Result_2_3 : STD_LOGIC; 
  signal Result_3_1 : STD_LOGIC; 
  signal Result_3_2 : STD_LOGIC; 
  signal Result_3_3 : STD_LOGIC; 
  signal Result_4_1 : STD_LOGIC; 
  signal auto_cnt_r_not0001 : STD_LOGIC; 
  signal auto_cnt_r_or0000 : STD_LOGIC; 
  signal burst_addr_r_1_rstpot_6497 : STD_LOGIC; 
  signal burst_cnt_r_not0001_inv : STD_LOGIC; 
  signal cal1_started_r_6501 : STD_LOGIC; 
  signal cal1_started_r_rstpot_6502 : STD_LOGIC; 
  signal cal2_started_r_6503 : STD_LOGIC; 
  signal cal2_started_r_rstpot_6504 : STD_LOGIC; 
  signal cal4_started_r_6505 : STD_LOGIC; 
  signal cal4_started_r_rstpot_6506 : STD_LOGIC; 
  signal cal_write_read : STD_LOGIC; 
  signal calib_ref_done_rstpot_6517 : STD_LOGIC; 
  signal calib_ref_req_posedge_6519 : STD_LOGIC; 
  signal calib_ref_req_posedge_and0000 : STD_LOGIC; 
  signal calib_ref_req_r_6521 : STD_LOGIC; 
  signal calib_start_shift0_r_0_Q : STD_LOGIC; 
  signal calib_start_shift0_r_0_rstpot_6523 : STD_LOGIC; 
  signal calib_start_shift0_r_15_Q : STD_LOGIC; 
  signal calib_start_shift1_r_0_Q : STD_LOGIC; 
  signal calib_start_shift1_r_0_rstpot_6526 : STD_LOGIC; 
  signal calib_start_shift1_r_15_Q : STD_LOGIC; 
  signal calib_start_shift3_r_0_Q : STD_LOGIC; 
  signal calib_start_shift3_r_0_rstpot_6530 : STD_LOGIC; 
  signal calib_start_shift3_r_15_Q : STD_LOGIC; 
  signal chip_cnt_r_not0001 : STD_LOGIC; 
  signal chip_cnt_r_or0000 : STD_LOGIC; 
  signal cke_200us_cnt_en_r_6536 : STD_LOGIC; 
  signal cke_200us_cnt_en_r_rstpot_6537 : STD_LOGIC; 
  signal cnt_200_cycle_done_r_6545 : STD_LOGIC; 
  signal cnt_200_cycle_done_r_not0001_6546 : STD_LOGIC; 
  signal cnt_200_cycle_done_r_or0000 : STD_LOGIC; 
  signal cnt_200_cycle_done_r_rstpot1_6548 : STD_LOGIC; 
  signal cnt_cmd_ok_r_6557 : STD_LOGIC; 
  signal cnt_cmd_ok_r_rstpot : STD_LOGIC; 
  signal cnt_cmd_r_not0001_6566 : STD_LOGIC; 
  signal cnt_rd_ok_r_6567 : STD_LOGIC; 
  signal cnt_rd_ok_r_rstpot : STD_LOGIC; 
  signal cnt_rd_r_not0001 : STD_LOGIC; 
  signal ctrl_ref_flag_r_6575 : STD_LOGIC; 
  signal NlwRenamedSignal_ddr_addr_r_1_Q : STD_LOGIC; 
  signal ddr_addr_r_10_Q : STD_LOGIC; 
  signal ddr_addr_r_10_rstpot_6578 : STD_LOGIC; 
  signal ddr_addr_r_1_mux0001 : STD_LOGIC; 
  signal ddr_addr_r_2_Q : STD_LOGIC; 
  signal ddr_addr_r_2_mux0001_6581 : STD_LOGIC; 
  signal NlwRenamedSignal_ddr_addr_r_7_Q : STD_LOGIC; 
  signal ddr_addr_r_7_rstpot_6583 : STD_LOGIC; 
  signal ddr_addr_r_8_Q : STD_LOGIC; 
  signal ddr_addr_r_8_mux0000 : STD_LOGIC; 
  signal ddr_ba_r_1_rstpot_6588 : STD_LOGIC; 
  signal ddr_cas_n_r_6590 : STD_LOGIC; 
  signal ddr_cas_n_r_or0000 : STD_LOGIC; 
  signal ddr_cas_n_r_rstpot : STD_LOGIC; 
  signal ddr_cs_disable_r_0_and0000 : STD_LOGIC; 
  signal ddr_cs_disable_r_0_or0000 : STD_LOGIC; 
  signal ddr_cs_disable_r_0_rstpot_6597 : STD_LOGIC; 
  signal ddr_cs_disable_r_1_rstpot_6599 : STD_LOGIC; 
  signal ddr_cs_n_r_0_mux0004 : STD_LOGIC; 
  signal ddr_cs_n_r_1_mux0003 : STD_LOGIC; 
  signal ddr_ras_n_r_6606 : STD_LOGIC; 
  signal ddr_ras_n_r_rstpot : STD_LOGIC; 
  signal ddr_we_n_r_6608 : STD_LOGIC; 
  signal ddr_we_n_r_rstpot : STD_LOGIC; 
  signal done_200us_r_6610 : STD_LOGIC; 
  signal done_200us_r_rstpot_6611 : STD_LOGIC; 
  signal NlwRenamedSig_OI_i_calib_start_0_Q : STD_LOGIC; 
  signal i_calib_start_0_rstpot_6613 : STD_LOGIC; 
  signal NlwRenamedSig_OI_i_calib_start_1_Q : STD_LOGIC; 
  signal i_calib_start_1_rstpot_6615 : STD_LOGIC; 
  signal NlwRenamedSig_OI_i_calib_start_3_Q : STD_LOGIC; 
  signal i_calib_start_3_rstpot_6618 : STD_LOGIC; 
  signal i_phy_init_done_6619 : STD_LOGIC; 
  signal init_cnt_r_or0000 : STD_LOGIC; 
  signal init_cnt_r_or0001_6625 : STD_LOGIC; 
  signal init_done_r_6626 : STD_LOGIC; 
  signal init_done_r_rstpot : STD_LOGIC; 
  signal init_state_r1_0_Q : STD_LOGIC; 
  signal init_state_r1_1_Q : STD_LOGIC; 
  signal init_state_r1_10_Q : STD_LOGIC; 
  signal init_state_r1_11_Q : STD_LOGIC; 
  signal init_state_r1_11_rstpot_6632 : STD_LOGIC; 
  signal init_state_r1_2_Q : STD_LOGIC; 
  signal init_state_r1_23_Q : STD_LOGIC; 
  signal init_state_r1_26_Q : STD_LOGIC; 
  signal init_state_r1_3_Q : STD_LOGIC; 
  signal init_state_r1_8_Q : STD_LOGIC; 
  signal init_state_r2_0_Q : STD_LOGIC; 
  signal init_state_r2_1_Q : STD_LOGIC; 
  signal init_state_r2_23_Q : STD_LOGIC; 
  signal init_state_r2_3_Q : STD_LOGIC; 
  signal init_state_r_FSM_FFd1_6643 : STD_LOGIC; 
  signal init_state_r_FSM_FFd1_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd10_6645 : STD_LOGIC; 
  signal init_state_r_FSM_FFd10_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd11_6647 : STD_LOGIC; 
  signal init_state_r_FSM_FFd11_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd12_6649 : STD_LOGIC; 
  signal init_state_r_FSM_FFd12_In18_6650 : STD_LOGIC; 
  signal init_state_r_FSM_FFd12_In38 : STD_LOGIC; 
  signal init_state_r_FSM_FFd12_rstpot_6652 : STD_LOGIC; 
  signal init_state_r_FSM_FFd13_6653 : STD_LOGIC; 
  signal init_state_r_FSM_FFd13_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd14_6655 : STD_LOGIC; 
  signal init_state_r_FSM_FFd14_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd15_6657 : STD_LOGIC; 
  signal init_state_r_FSM_FFd15_rstpot_6658 : STD_LOGIC; 
  signal init_state_r_FSM_FFd16_6659 : STD_LOGIC; 
  signal init_state_r_FSM_FFd16_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd17_6661 : STD_LOGIC; 
  signal init_state_r_FSM_FFd17_rstpot1_6662 : STD_LOGIC; 
  signal init_state_r_FSM_FFd18_6663 : STD_LOGIC; 
  signal init_state_r_FSM_FFd18_rstpot1_6664 : STD_LOGIC; 
  signal init_state_r_FSM_FFd19_6665 : STD_LOGIC; 
  signal init_state_r_FSM_FFd19_rstpot1_6666 : STD_LOGIC; 
  signal init_state_r_FSM_FFd2_6667 : STD_LOGIC; 
  signal init_state_r_FSM_FFd2_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd20_6669 : STD_LOGIC; 
  signal init_state_r_FSM_FFd20_rstpot1_6670 : STD_LOGIC; 
  signal init_state_r_FSM_FFd21_6671 : STD_LOGIC; 
  signal init_state_r_FSM_FFd21_rstpot1_6672 : STD_LOGIC; 
  signal init_state_r_FSM_FFd22_6673 : STD_LOGIC; 
  signal init_state_r_FSM_FFd22_In_6674 : STD_LOGIC; 
  signal init_state_r_FSM_FFd23_6675 : STD_LOGIC; 
  signal init_state_r_FSM_FFd23_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd24_6677 : STD_LOGIC; 
  signal init_state_r_FSM_FFd24_In25_6678 : STD_LOGIC; 
  signal init_state_r_FSM_FFd24_In33_6679 : STD_LOGIC; 
  signal init_state_r_FSM_FFd24_In36_6680 : STD_LOGIC; 
  signal init_state_r_FSM_FFd24_rstpot_6681 : STD_LOGIC; 
  signal init_state_r_FSM_FFd25_6682 : STD_LOGIC; 
  signal init_state_r_FSM_FFd25_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd26_6684 : STD_LOGIC; 
  signal init_state_r_FSM_FFd26_rstpot_6685 : STD_LOGIC; 
  signal init_state_r_FSM_FFd27_6686 : STD_LOGIC; 
  signal init_state_r_FSM_FFd27_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd28_6688 : STD_LOGIC; 
  signal init_state_r_FSM_FFd28_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd28_In19_6690 : STD_LOGIC; 
  signal init_state_r_FSM_FFd28_In2_6691 : STD_LOGIC; 
  signal init_state_r_FSM_FFd28_In34_6692 : STD_LOGIC; 
  signal init_state_r_FSM_FFd28_In66_6693 : STD_LOGIC; 
  signal init_state_r_FSM_FFd29_6694 : STD_LOGIC; 
  signal init_state_r_FSM_FFd29_In_6695 : STD_LOGIC; 
  signal init_state_r_FSM_FFd3_6696 : STD_LOGIC; 
  signal init_state_r_FSM_FFd3_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd4_6698 : STD_LOGIC; 
  signal init_state_r_FSM_FFd4_In_6699 : STD_LOGIC; 
  signal init_state_r_FSM_FFd5_6700 : STD_LOGIC; 
  signal init_state_r_FSM_FFd5_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd6_6702 : STD_LOGIC; 
  signal init_state_r_FSM_FFd6_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd7_6704 : STD_LOGIC; 
  signal init_state_r_FSM_FFd7_In : STD_LOGIC; 
  signal init_state_r_FSM_FFd8_6706 : STD_LOGIC; 
  signal init_state_r_FSM_FFd8_In_6707 : STD_LOGIC; 
  signal init_state_r_FSM_FFd9_6708 : STD_LOGIC; 
  signal init_state_r_FSM_FFd9_In : STD_LOGIC; 
  signal phy_init_done_r_6715 : STD_LOGIC; 
  signal phy_init_done_r1_6716 : STD_LOGIC; 
  signal phy_init_done_r_rstpot : STD_LOGIC; 
  signal phy_init_rden_rstpot : STD_LOGIC; 
  signal phy_init_wren_rstpot : STD_LOGIC; 
  signal refresh_req_6722 : STD_LOGIC; 
  signal refresh_req_rstpot1_6723 : STD_LOGIC; 
  signal NLW_Mshreg_calib_start_shift1_r_15_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_calib_start_shift3_r_15_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_calib_start_shift0_r_15_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_i_calib_start_2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_i_phy_init_done_Q15_UNCONNECTED : STD_LOGIC; 
  signal Mcount_cnt_200_cycle_r_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Mcount_cnt_200_cycle_r_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Result : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal auto_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal burst_addr_r : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal burst_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal calib_done_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal calib_start_shift2_r : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal chip_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal cke_200us_cnt_r : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal cnt_200_cycle_r : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal cnt_cmd_r : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal cnt_rd_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal ddr_ba_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal ddr_ba_r_mux0001 : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal NlwRenamedSignal_ddr_cke_r : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal ddr_cs_disable_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal ddr_cs_n_r1 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal ddr_cs_n_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal i_calib_start : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal init_cnt_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal init_state_r1_2t : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal load_mode_reg : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal NlwRenamedSig_OI_phy_init_ba : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal start_cal : STD_LOGIC_VECTOR ( 2 downto 2 ); 
begin
  phy_init_ras_n <= ddr_ras_n_r_6606;
  phy_init_cas_n <= ddr_cas_n_r_6590;
  phy_init_we_n <= ddr_we_n_r_6608;
  phy_init_done <= i_phy_init_done_6619;
  phy_init_cke(1) <= NlwRenamedSignal_ddr_cke_r(0);
  phy_init_cke(0) <= NlwRenamedSignal_ddr_cke_r(0);
  calib_start(3) <= NlwRenamedSig_OI_i_calib_start_3_Q;
  calib_start(2) <= i_calib_start(2);
  calib_start(1) <= NlwRenamedSig_OI_i_calib_start_1_Q;
  calib_start(0) <= NlwRenamedSig_OI_i_calib_start_0_Q;
  phy_init_addr(13) <= NlwRenamedSig_OI_phy_init_ba(2);
  phy_init_addr(12) <= NlwRenamedSig_OI_phy_init_ba(2);
  phy_init_addr(11) <= NlwRenamedSig_OI_phy_init_ba(2);
  phy_init_addr(10) <= ddr_addr_r_10_Q;
  phy_init_addr(9) <= NlwRenamedSignal_ddr_addr_r_7_Q;
  phy_init_addr(8) <= ddr_addr_r_8_Q;
  phy_init_addr(7) <= NlwRenamedSignal_ddr_addr_r_7_Q;
  phy_init_addr(6) <= NlwRenamedSig_OI_phy_init_ba(2);
  phy_init_addr(5) <= NlwRenamedSignal_ddr_addr_r_1_Q;
  phy_init_addr(4) <= NlwRenamedSignal_ddr_addr_r_1_Q;
  phy_init_addr(3) <= NlwRenamedSig_OI_phy_init_ba(2);
  phy_init_addr(2) <= ddr_addr_r_2_Q;
  phy_init_addr(1) <= NlwRenamedSignal_ddr_addr_r_1_Q;
  phy_init_addr(0) <= NlwRenamedSig_OI_phy_init_ba(2);
  phy_init_ba(2) <= NlwRenamedSig_OI_phy_init_ba(2);
  phy_init_ba(1) <= ddr_ba_r(1);
  phy_init_ba(0) <= ddr_ba_r(0);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_phy_init_ba(2)
    );
  XST_VCC : VCC
    port map (
      P => load_mode_reg(10)
    );
  calib_start_shift2_r_0 : FD
    port map (
      C => clkdiv0,
      D => start_cal(2),
      Q => calib_start_shift2_r(0)
    );
  calib_done_r_0 : FDR
    port map (
      C => clkdiv0,
      D => calib_done(0),
      R => rstdiv0,
      Q => calib_done_r(0)
    );
  calib_done_r_1 : FDR
    port map (
      C => clkdiv0,
      D => calib_done(1),
      R => rstdiv0,
      Q => calib_done_r(1)
    );
  calib_done_r_2 : FDR
    port map (
      C => clkdiv0,
      D => calib_done(2),
      R => rstdiv0,
      Q => calib_done_r(2)
    );
  calib_done_r_3 : FDR
    port map (
      C => clkdiv0,
      D => calib_done(3),
      R => rstdiv0,
      Q => calib_done_r(3)
    );
  calib_ref_req_posedge : FDR
    port map (
      C => clkdiv0,
      D => calib_ref_req_posedge_and0000,
      R => rstdiv0,
      Q => calib_ref_req_posedge_6519
    );
  calib_ref_req_r : FDR
    port map (
      C => clkdiv0,
      D => calib_ref_req,
      R => rstdiv0,
      Q => calib_ref_req_r_6521
    );
  ddr_addr_r_1 : FD
    port map (
      C => clkdiv0,
      D => ddr_addr_r_1_mux0001,
      Q => NlwRenamedSignal_ddr_addr_r_1_Q
    );
  ddr_addr_r_2 : FD
    port map (
      C => clkdiv0,
      D => ddr_addr_r_2_mux0001_6581,
      Q => ddr_addr_r_2_Q
    );
  ddr_ba_r_0 : FD
    port map (
      C => clkdiv0,
      D => ddr_ba_r_mux0001(2),
      Q => ddr_ba_r(0)
    );
  ddr_addr_r_8 : FD
    port map (
      C => clkdiv0,
      D => ddr_addr_r_8_mux0000,
      Q => ddr_addr_r_8_Q
    );
  ddr_cs_n_r_0 : FDS
    port map (
      C => clkdiv0,
      D => ddr_cs_n_r_0_mux0004,
      S => rstdiv0,
      Q => ddr_cs_n_r(0)
    );
  ddr_cs_n_r_1 : FDS
    port map (
      C => clkdiv0,
      D => ddr_cs_n_r_1_mux0003,
      S => rstdiv0,
      Q => ddr_cs_n_r(1)
    );
  ctrl_ref_flag_r : FD
    port map (
      C => clk0,
      D => ctrl_ref_flag,
      Q => ctrl_ref_flag_r_6575
    );
  ddr_cke_r_0 : FD
    port map (
      C => clkdiv0,
      D => done_200us_r_6610,
      Q => NlwRenamedSignal_ddr_cke_r(0)
    );
  ddr_cs_n_r1_0 : FD
    port map (
      C => clk0,
      D => ddr_cs_n_r(0),
      Q => ddr_cs_n_r1(0)
    );
  ddr_cs_n_r1_1 : FD
    port map (
      C => clk0,
      D => ddr_cs_n_r(1),
      Q => ddr_cs_n_r1(1)
    );
  phy_init_done_r1 : FD
    port map (
      C => clkdiv0,
      D => phy_init_done_r_6715,
      Q => phy_init_done_r1_6716
    );
  init_state_r1_2t_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      D => init_state_r1_8_Q,
      Q => init_state_r1_2t(8)
    );
  u_ff_phy_init_data_sel : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      CE => load_mode_reg(10),
      D => phy_init_done_r1_6716,
      R => NlwRenamedSig_OI_phy_init_ba(2),
      S => NlwRenamedSig_OI_phy_init_ba(2),
      Q => phy_init_data_sel
    );
  Mcount_cnt_200_cycle_r_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_phy_init_ba(2),
      DI => load_mode_reg(10),
      S => Mcount_cnt_200_cycle_r_lut(0),
      O => Mcount_cnt_200_cycle_r_cy(0)
    );
  Mcount_cnt_200_cycle_r_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_phy_init_ba(2),
      LI => Mcount_cnt_200_cycle_r_lut(0),
      O => Mcount_cnt_200_cycle_r
    );
  Mcount_cnt_200_cycle_r_cy_1_Q : MUXCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(0),
      DI => load_mode_reg(10),
      S => Mcount_cnt_200_cycle_r_lut(1),
      O => Mcount_cnt_200_cycle_r_cy(1)
    );
  Mcount_cnt_200_cycle_r_xor_1_Q : XORCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(0),
      LI => Mcount_cnt_200_cycle_r_lut(1),
      O => Mcount_cnt_200_cycle_r1
    );
  Mcount_cnt_200_cycle_r_cy_2_Q : MUXCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(1),
      DI => load_mode_reg(10),
      S => Mcount_cnt_200_cycle_r_lut(2),
      O => Mcount_cnt_200_cycle_r_cy(2)
    );
  Mcount_cnt_200_cycle_r_xor_2_Q : XORCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(1),
      LI => Mcount_cnt_200_cycle_r_lut(2),
      O => Mcount_cnt_200_cycle_r2
    );
  Mcount_cnt_200_cycle_r_cy_3_Q : MUXCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(2),
      DI => load_mode_reg(10),
      S => Mcount_cnt_200_cycle_r_lut(3),
      O => Mcount_cnt_200_cycle_r_cy(3)
    );
  Mcount_cnt_200_cycle_r_xor_3_Q : XORCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(2),
      LI => Mcount_cnt_200_cycle_r_lut(3),
      O => Mcount_cnt_200_cycle_r3
    );
  Mcount_cnt_200_cycle_r_cy_4_Q : MUXCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(3),
      DI => load_mode_reg(10),
      S => Mcount_cnt_200_cycle_r_lut(4),
      O => Mcount_cnt_200_cycle_r_cy(4)
    );
  Mcount_cnt_200_cycle_r_xor_4_Q : XORCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(3),
      LI => Mcount_cnt_200_cycle_r_lut(4),
      O => Mcount_cnt_200_cycle_r4
    );
  Mcount_cnt_200_cycle_r_cy_5_Q : MUXCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(4),
      DI => load_mode_reg(10),
      S => Mcount_cnt_200_cycle_r_lut(5),
      O => Mcount_cnt_200_cycle_r_cy(5)
    );
  Mcount_cnt_200_cycle_r_xor_5_Q : XORCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(4),
      LI => Mcount_cnt_200_cycle_r_lut(5),
      O => Mcount_cnt_200_cycle_r5
    );
  Mcount_cnt_200_cycle_r_cy_6_Q : MUXCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(5),
      DI => load_mode_reg(10),
      S => Mcount_cnt_200_cycle_r_lut(6),
      O => Mcount_cnt_200_cycle_r_cy(6)
    );
  Mcount_cnt_200_cycle_r_xor_6_Q : XORCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(5),
      LI => Mcount_cnt_200_cycle_r_lut(6),
      O => Mcount_cnt_200_cycle_r6
    );
  Mcount_cnt_200_cycle_r_xor_7_Q : XORCY
    port map (
      CI => Mcount_cnt_200_cycle_r_cy(6),
      LI => Mcount_cnt_200_cycle_r_lut(7),
      O => Mcount_cnt_200_cycle_r7
    );
  cnt_200_cycle_r_0 : FDRE
    port map (
      C => clkdiv0,
      CE => cnt_200_cycle_done_r_not0001_6546,
      D => Mcount_cnt_200_cycle_r,
      R => cnt_200_cycle_done_r_or0000,
      Q => cnt_200_cycle_r(0)
    );
  cnt_200_cycle_r_1 : FDRE
    port map (
      C => clkdiv0,
      CE => cnt_200_cycle_done_r_not0001_6546,
      D => Mcount_cnt_200_cycle_r1,
      R => cnt_200_cycle_done_r_or0000,
      Q => cnt_200_cycle_r(1)
    );
  cnt_200_cycle_r_2 : FDSE
    port map (
      C => clkdiv0,
      CE => cnt_200_cycle_done_r_not0001_6546,
      D => Mcount_cnt_200_cycle_r2,
      S => cnt_200_cycle_done_r_or0000,
      Q => cnt_200_cycle_r(2)
    );
  cnt_200_cycle_r_3 : FDRE
    port map (
      C => clkdiv0,
      CE => cnt_200_cycle_done_r_not0001_6546,
      D => Mcount_cnt_200_cycle_r3,
      R => cnt_200_cycle_done_r_or0000,
      Q => cnt_200_cycle_r(3)
    );
  cnt_200_cycle_r_4 : FDRE
    port map (
      C => clkdiv0,
      CE => cnt_200_cycle_done_r_not0001_6546,
      D => Mcount_cnt_200_cycle_r4,
      R => cnt_200_cycle_done_r_or0000,
      Q => cnt_200_cycle_r(4)
    );
  cnt_200_cycle_r_5 : FDSE
    port map (
      C => clkdiv0,
      CE => cnt_200_cycle_done_r_not0001_6546,
      D => Mcount_cnt_200_cycle_r5,
      S => cnt_200_cycle_done_r_or0000,
      Q => cnt_200_cycle_r(5)
    );
  cnt_200_cycle_r_6 : FDSE
    port map (
      C => clkdiv0,
      CE => cnt_200_cycle_done_r_not0001_6546,
      D => Mcount_cnt_200_cycle_r6,
      S => cnt_200_cycle_done_r_or0000,
      Q => cnt_200_cycle_r(6)
    );
  cnt_200_cycle_r_7 : FDRE
    port map (
      C => clkdiv0,
      CE => cnt_200_cycle_done_r_not0001_6546,
      D => Mcount_cnt_200_cycle_r7,
      R => cnt_200_cycle_done_r_or0000,
      Q => cnt_200_cycle_r(7)
    );
  cnt_cmd_r_0 : FDR
    port map (
      C => clkdiv0,
      D => Result_0_1,
      R => cnt_cmd_r_not0001_6566,
      Q => cnt_cmd_r(0)
    );
  cnt_cmd_r_1 : FDR
    port map (
      C => clkdiv0,
      D => Result_1_1,
      R => cnt_cmd_r_not0001_6566,
      Q => cnt_cmd_r(1)
    );
  cnt_cmd_r_2 : FDR
    port map (
      C => clkdiv0,
      D => Result(2),
      R => cnt_cmd_r_not0001_6566,
      Q => cnt_cmd_r(2)
    );
  cnt_cmd_r_3 : FDR
    port map (
      C => clkdiv0,
      D => Result(3),
      R => cnt_cmd_r_not0001_6566,
      Q => cnt_cmd_r(3)
    );
  cnt_cmd_r_4 : FDR
    port map (
      C => clkdiv0,
      D => Result(4),
      R => cnt_cmd_r_not0001_6566,
      Q => cnt_cmd_r(4)
    );
  cnt_cmd_r_5 : FDR
    port map (
      C => clkdiv0,
      D => Result(5),
      R => cnt_cmd_r_not0001_6566,
      Q => cnt_cmd_r(5)
    );
  cnt_cmd_r_6 : FDR
    port map (
      C => clkdiv0,
      D => Result(6),
      R => cnt_cmd_r_not0001_6566,
      Q => cnt_cmd_r(6)
    );
  burst_cnt_r_0 : FDR
    port map (
      C => clkdiv0,
      D => Result_0_3,
      R => burst_cnt_r_not0001_inv,
      Q => burst_cnt_r(0)
    );
  burst_cnt_r_1 : FDR
    port map (
      C => clkdiv0,
      D => Result_1_3,
      R => burst_cnt_r_not0001_inv,
      Q => burst_cnt_r(1)
    );
  cnt_rd_r_0 : FDR
    port map (
      C => clkdiv0,
      D => Result_0_5,
      R => cnt_rd_r_not0001,
      Q => cnt_rd_r(0)
    );
  cnt_rd_r_1 : FDR
    port map (
      C => clkdiv0,
      D => Result_1_5,
      R => cnt_rd_r_not0001,
      Q => cnt_rd_r(1)
    );
  cnt_rd_r_2 : FDR
    port map (
      C => clkdiv0,
      D => Result_2_2,
      R => cnt_rd_r_not0001,
      Q => cnt_rd_r(2)
    );
  cnt_rd_r_3 : FDR
    port map (
      C => clkdiv0,
      D => Result_3_2,
      R => cnt_rd_r_not0001,
      Q => cnt_rd_r(3)
    );
  cke_200us_cnt_r_0 : FDSE
    port map (
      C => clkdiv0,
      CE => cke_200us_cnt_en_r_6536,
      D => Result_0_6,
      S => rstdiv0,
      Q => cke_200us_cnt_r(0)
    );
  cke_200us_cnt_r_1 : FDSE
    port map (
      C => clkdiv0,
      CE => cke_200us_cnt_en_r_6536,
      D => Result_1_6,
      S => rstdiv0,
      Q => cke_200us_cnt_r(1)
    );
  cke_200us_cnt_r_2 : FDRE
    port map (
      C => clkdiv0,
      CE => cke_200us_cnt_en_r_6536,
      D => Result_2_3,
      R => rstdiv0,
      Q => cke_200us_cnt_r(2)
    );
  cke_200us_cnt_r_3 : FDSE
    port map (
      C => clkdiv0,
      CE => cke_200us_cnt_en_r_6536,
      D => Result_3_3,
      S => rstdiv0,
      Q => cke_200us_cnt_r(3)
    );
  cke_200us_cnt_r_4 : FDSE
    port map (
      C => clkdiv0,
      CE => cke_200us_cnt_en_r_6536,
      D => Result_4_1,
      S => rstdiv0,
      Q => cke_200us_cnt_r(4)
    );
  chip_cnt_r_0 : FDRE
    port map (
      C => clkdiv0,
      CE => chip_cnt_r_not0001,
      D => Result(0),
      R => chip_cnt_r_or0000,
      Q => chip_cnt_r(0)
    );
  chip_cnt_r_1 : FDRE
    port map (
      C => clkdiv0,
      CE => chip_cnt_r_not0001,
      D => Result(1),
      R => chip_cnt_r_or0000,
      Q => chip_cnt_r(1)
    );
  init_cnt_r_0 : FDRE
    port map (
      C => clkdiv0,
      CE => init_cnt_r_or0001_6625,
      D => Result_0_2,
      R => init_cnt_r_or0000,
      Q => init_cnt_r(0)
    );
  init_cnt_r_1 : FDRE
    port map (
      C => clkdiv0,
      CE => init_cnt_r_or0001_6625,
      D => Result_1_2,
      R => init_cnt_r_or0000,
      Q => init_cnt_r(1)
    );
  init_cnt_r_2 : FDRE
    port map (
      C => clkdiv0,
      CE => init_cnt_r_or0001_6625,
      D => Result_2_1,
      R => init_cnt_r_or0000,
      Q => init_cnt_r(2)
    );
  init_cnt_r_3 : FDRE
    port map (
      C => clkdiv0,
      CE => init_cnt_r_or0001_6625,
      D => Result_3_1,
      R => init_cnt_r_or0000,
      Q => init_cnt_r(3)
    );
  auto_cnt_r_0 : FDRE
    port map (
      C => clkdiv0,
      CE => auto_cnt_r_not0001,
      D => Result_0_4,
      R => auto_cnt_r_or0000,
      Q => auto_cnt_r(0)
    );
  auto_cnt_r_1 : FDRE
    port map (
      C => clkdiv0,
      CE => auto_cnt_r_not0001,
      D => Result_1_4,
      R => auto_cnt_r_or0000,
      Q => auto_cnt_r(1)
    );
  init_state_r_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd1_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd1_6643
    );
  init_state_r_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd2_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd2_6667
    );
  init_state_r_FSM_FFd3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd3_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd3_6696
    );
  init_state_r_FSM_FFd4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd4_In_6699,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd4_6698
    );
  init_state_r_FSM_FFd5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd5_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd5_6700
    );
  init_state_r_FSM_FFd6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd6_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd6_6702
    );
  init_state_r_FSM_FFd7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd7_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd7_6704
    );
  init_state_r_FSM_FFd8 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd8_In_6707,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd8_6706
    );
  init_state_r_FSM_FFd9 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd9_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd9_6708
    );
  init_state_r_FSM_FFd10 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd10_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd10_6645
    );
  init_state_r_FSM_FFd11 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd11_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd11_6647
    );
  init_state_r_FSM_FFd13 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd13_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd13_6653
    );
  init_state_r_FSM_FFd14 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd14_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd14_6655
    );
  init_state_r_FSM_FFd16 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd16_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd16_6659
    );
  init_state_r_FSM_FFd22 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd22_In_6674,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd22_6673
    );
  init_state_r_FSM_FFd23 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd23_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd23_6675
    );
  init_state_r_FSM_FFd25 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd25_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd25_6682
    );
  init_state_r_FSM_FFd29 : FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd29_In_6695,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd29_6694
    );
  init_state_r_FSM_FFd27 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd27_In,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd27_6686
    );
  init_state_r_FSM_FFd28 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd28_In,
      S => rstdiv0,
      Q => init_state_r_FSM_FFd28_6688
    );
  start_cal_2_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => init_state_r1_2_Q,
      I1 => init_state_r2_23_Q,
      O => start_cal(2)
    );
  calib_ref_req_posedge_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => calib_ref_req,
      I1 => calib_ref_req_r_6521,
      O => calib_ref_req_posedge_and0000
    );
  Mcount_init_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => init_cnt_r(1),
      I1 => init_cnt_r(0),
      O => Result_1_2
    );
  Mcount_cnt_rd_r_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => cnt_rd_r(1),
      I1 => cnt_rd_r(0),
      O => Result_1_5
    );
  Mcount_cnt_cmd_r_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => cnt_cmd_r(1),
      I1 => cnt_cmd_r(0),
      O => Result_1_1
    );
  Mcount_cke_200us_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => cke_200us_cnt_r(1),
      I1 => cke_200us_cnt_r(0),
      O => Result_1_6
    );
  Mcount_chip_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => chip_cnt_r(1),
      I1 => chip_cnt_r(0),
      O => Result(1)
    );
  Mcount_burst_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => burst_cnt_r(1),
      I1 => burst_cnt_r(0),
      O => Result_1_3
    );
  Mcount_auto_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => auto_cnt_r(1),
      I1 => auto_cnt_r(0),
      O => Result_1_4
    );
  Mcount_init_cnt_r_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => init_cnt_r(0),
      I1 => init_cnt_r(2),
      I2 => init_cnt_r(1),
      O => Result_2_1
    );
  Mcount_cnt_rd_r_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => cnt_rd_r(0),
      I1 => cnt_rd_r(2),
      I2 => cnt_rd_r(1),
      O => Result_2_2
    );
  Mcount_cnt_cmd_r_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => cnt_cmd_r(0),
      I1 => cnt_cmd_r(2),
      I2 => cnt_cmd_r(1),
      O => Result(2)
    );
  Mcount_cke_200us_cnt_r_xor_2_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => cke_200us_cnt_r(2),
      I1 => cke_200us_cnt_r(1),
      I2 => cke_200us_cnt_r(0),
      O => Result_2_3
    );
  init_state_r_FSM_FFd7_In1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => init_state_r_FSM_FFd14_6655,
      I1 => burst_addr_r(1),
      I2 => init_state_r_FSM_FFd7_6704,
      I3 => cnt_cmd_ok_r_6557,
      O => init_state_r_FSM_FFd7_In
    );
  init_state_r_FSM_FFd5_In1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => init_state_r_FSM_FFd13_6653,
      I1 => burst_addr_r(1),
      I2 => init_state_r_FSM_FFd5_6700,
      I3 => cnt_cmd_ok_r_6557,
      O => init_state_r_FSM_FFd5_In
    );
  init_state_r_FSM_FFd3_In1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => init_state_r_FSM_FFd4_6698,
      I1 => burst_addr_r(1),
      I2 => init_state_r_FSM_FFd3_6696,
      I3 => cnt_rd_ok_r_6567,
      O => init_state_r_FSM_FFd3_In
    );
  init_state_r_FSM_FFd2_In1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => init_state_r_FSM_FFd11_6647,
      I1 => burst_addr_r(1),
      I2 => init_state_r_FSM_FFd2_6667,
      I3 => cnt_cmd_ok_r_6557,
      O => init_state_r_FSM_FFd2_In
    );
  init_state_r_FSM_FFd10_In1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => init_state_r_FSM_FFd16_6659,
      I1 => burst_addr_r(1),
      I2 => init_state_r_FSM_FFd10_6645,
      I3 => cnt_cmd_ok_r_6557,
      O => init_state_r_FSM_FFd10_In
    );
  init_state_r_FSM_FFd1_In1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => init_state_r_FSM_FFd12_6649,
      I1 => burst_addr_r(1),
      I2 => init_state_r_FSM_FFd1_6643,
      I3 => cnt_rd_ok_r_6567,
      O => init_state_r_FSM_FFd1_In
    );
  ddr_ba_r_mux0001_2_1 : LUT4
    generic map(
      INIT => X"1800"
    )
    port map (
      I0 => init_cnt_r(0),
      I1 => init_cnt_r(1),
      I2 => init_cnt_r(2),
      I3 => init_state_r_FSM_FFd25_6682,
      O => ddr_ba_r_mux0001(2)
    );
  Mcount_init_cnt_r_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => init_cnt_r(0),
      I1 => init_cnt_r(3),
      I2 => init_cnt_r(1),
      I3 => init_cnt_r(2),
      O => Result_3_1
    );
  Mcount_cnt_rd_r_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => cnt_rd_r(0),
      I1 => cnt_rd_r(3),
      I2 => cnt_rd_r(1),
      I3 => cnt_rd_r(2),
      O => Result_3_2
    );
  Mcount_cke_200us_cnt_r_xor_3_11 : LUT4
    generic map(
      INIT => X"CCC9"
    )
    port map (
      I0 => cke_200us_cnt_r(1),
      I1 => cke_200us_cnt_r(3),
      I2 => cke_200us_cnt_r(2),
      I3 => cke_200us_cnt_r(0),
      O => Result_3_3
    );
  init_state_r_FSM_FFd9_In1 : LUT5
    generic map(
      INIT => X"A8FFA8A8"
    )
    port map (
      I0 => init_state_r_FSM_FFd29_6694,
      I1 => refresh_req_6722,
      I2 => calib_done_r(0),
      I3 => cnt_cmd_ok_r_6557,
      I4 => init_state_r_FSM_FFd9_6708,
      O => init_state_r_FSM_FFd9_In
    );
  init_state_r_FSM_FFd6_In1 : LUT5
    generic map(
      INIT => X"A8FFA8A8"
    )
    port map (
      I0 => init_state_r_FSM_FFd15_6657,
      I1 => refresh_req_6722,
      I2 => calib_done_r(1),
      I3 => cnt_cmd_ok_r_6557,
      I4 => init_state_r_FSM_FFd6_6702,
      O => init_state_r_FSM_FFd6_In
    );
  Result_4_11 : LUT5
    generic map(
      INIT => X"CCCCCCC9"
    )
    port map (
      I0 => cke_200us_cnt_r(0),
      I1 => cke_200us_cnt_r(4),
      I2 => cke_200us_cnt_r(1),
      I3 => cke_200us_cnt_r(2),
      I4 => cke_200us_cnt_r(3),
      O => Result_4_1
    );
  ddr_addr_r_8_mux00001 : LUT5
    generic map(
      INIT => X"18000000"
    )
    port map (
      I0 => init_cnt_r(3),
      I1 => init_cnt_r(1),
      I2 => init_cnt_r(2),
      I3 => init_cnt_r(0),
      I4 => init_state_r_FSM_FFd25_6682,
      O => ddr_addr_r_8_mux0000
    );
  ddr_addr_r_1_mux00011 : LUT5
    generic map(
      INIT => X"00200800"
    )
    port map (
      I0 => init_state_r_FSM_FFd25_6682,
      I1 => init_cnt_r(0),
      I2 => init_cnt_r(1),
      I3 => init_cnt_r(2),
      I4 => init_cnt_r(3),
      O => ddr_addr_r_1_mux0001
    );
  init_state_r_FSM_FFd16_In1 : LUT6
    generic map(
      INIT => X"444F444444444444"
    )
    port map (
      I0 => burst_addr_r(1),
      I1 => init_state_r_FSM_FFd16_6659,
      I2 => calib_done_r(0),
      I3 => cal1_started_r_6501,
      I4 => init_state_r_FSM_FFd17_6661,
      I5 => cnt_cmd_ok_r_6557,
      O => init_state_r_FSM_FFd16_In
    );
  auto_cnt_r_not00011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => init_done_r_6626,
      I1 => init_state_r_FSM_FFd24_6677,
      I2 => auto_cnt_r(1),
      O => auto_cnt_r_not0001
    );
  init_state_r_FSM_FFd4_In_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => cnt_rd_ok_r_6567,
      I1 => init_state_r_FSM_FFd3_6696,
      O => N01
    );
  init_state_r_FSM_FFd4_In : LUT6
    generic map(
      INIT => X"F111F111FFFFF111"
    )
    port map (
      I0 => calib_done_r(2),
      I1 => N01,
      I2 => init_state_r_FSM_FFd5_6700,
      I3 => cnt_cmd_ok_r_6557,
      I4 => init_state_r_FSM_FFd4_6698,
      I5 => burst_addr_r(1),
      O => init_state_r_FSM_FFd4_In_6699
    );
  phy_init_cs_n_1_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ddr_cs_n_r1(1),
      I1 => ddr_cs_disable_r(1),
      O => phy_init_cs_n(1)
    );
  phy_init_cs_n_0_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ddr_cs_n_r1(0),
      I1 => ddr_cs_disable_r(0),
      O => phy_init_cs_n(0)
    );
  Mcount_cnt_cmd_r_xor_3_111 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => cnt_cmd_r(0),
      I1 => cnt_cmd_r(1),
      I2 => cnt_cmd_r(2),
      O => N7
    );
  init_state_r_FSM_FFd14_In1 : LUT5
    generic map(
      INIT => X"10FF1010"
    )
    port map (
      I0 => calib_done(1),
      I1 => cal2_started_r_6503,
      I2 => N9,
      I3 => burst_addr_r(1),
      I4 => init_state_r_FSM_FFd14_6655,
      O => init_state_r_FSM_FFd14_In
    );
  init_state_r_FSM_FFd13_In1 : LUT5
    generic map(
      INIT => X"0808FF08"
    )
    port map (
      I0 => calib_done(1),
      I1 => N9,
      I2 => calib_done_r(2),
      I3 => init_state_r_FSM_FFd13_6653,
      I4 => burst_addr_r(1),
      O => init_state_r_FSM_FFd13_In
    );
  Mcount_cnt_cmd_r_xor_6_11 : LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
    port map (
      I0 => cnt_cmd_r(6),
      I1 => N7,
      I2 => cnt_cmd_r(5),
      I3 => cnt_cmd_r(4),
      I4 => cnt_cmd_r(3),
      O => Result(6)
    );
  init_state_r_FSM_FFd23_In1 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => init_cnt_r(2),
      I1 => init_cnt_r(0),
      I2 => N0,
      I3 => init_cnt_r(1),
      I4 => init_cnt_r(3),
      I5 => N40,
      O => init_state_r_FSM_FFd23_In
    );
  init_state_r_FSM_FFd11_In1 : LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
    port map (
      I0 => burst_addr_r(1),
      I1 => init_state_r_FSM_FFd11_6647,
      I2 => cal4_started_r_6505,
      I3 => calib_done(1),
      I4 => N9,
      I5 => calib_done_r(2),
      O => init_state_r_FSM_FFd11_In
    );
  init_state_r_FSM_FFd29_In_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => init_state_r_FSM_FFd17_6661,
      I1 => cal1_started_r_6501,
      O => N2
    );
  init_state_r_FSM_FFd29_In : LUT6
    generic map(
      INIT => X"FF02FF0233020202"
    )
    port map (
      I0 => init_state_r_FSM_FFd29_6694,
      I1 => calib_done_r(0),
      I2 => refresh_req_6722,
      I3 => cnt_cmd_ok_r_6557,
      I4 => N2,
      I5 => init_state_r_FSM_FFd10_6645,
      O => init_state_r_FSM_FFd29_In_6695
    );
  init_state_r_FSM_FFd8_In_SW0 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => calib_done_r(3),
      I1 => init_state_r_FSM_FFd1_6643,
      I2 => calib_done_r(2),
      I3 => init_state_r_FSM_FFd3_6696,
      I4 => refresh_req_6722,
      O => N4
    );
  init_state_r_FSM_FFd8_In : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => init_state_r_FSM_FFd6_6702,
      I1 => cnt_cmd_ok_r_6557,
      I2 => cnt_rd_ok_r_6567,
      I3 => N4,
      I4 => init_state_r_FSM_FFd9_6708,
      O => init_state_r_FSM_FFd8_In_6707
    );
  init_cnt_r_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rstdiv0,
      I1 => init_state_r_FSM_FFd23_6675,
      O => init_cnt_r_or0000
    );
  ddr_cs_disable_r_0_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => init_state_r1_2t(8),
      I1 => init_done_r_6626,
      O => ddr_cs_disable_r_0_and0000
    );
  cnt_rd_r_not00011 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => init_state_r_FSM_FFd3_6696,
      I1 => init_state_r_FSM_FFd1_6643,
      O => cnt_rd_r_not0001
    );
  cnt_200_cycle_done_r_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rstdiv0,
      I1 => init_state_r_FSM_FFd27_6686,
      O => cnt_200_cycle_done_r_or0000
    );
  auto_cnt_r_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rstdiv0,
      I1 => init_state_r_FSM_FFd26_6684,
      O => auto_cnt_r_or0000
    );
  ddr_cs_disable_r_0_or00001 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => ddr_cs_disable_r(1),
      I1 => ddr_cs_disable_r(0),
      I2 => rst0,
      O => ddr_cs_disable_r_0_or0000
    );
  chip_cnt_r_or00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFF080808"
    )
    port map (
      I0 => chip_cnt_r(1),
      I1 => init_state_r_FSM_FFd23_6675,
      I2 => chip_cnt_r(0),
      I3 => init_state_r_FSM_FFd26_6684,
      I4 => init_done_r_6626,
      I5 => rstdiv0,
      O => chip_cnt_r_or0000
    );
  init_cnt_r_or0001_SW0 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => init_state_r1_11_Q,
      I1 => init_state_r_FSM_FFd22_6673,
      I2 => init_state_r_FSM_FFd26_6684,
      I3 => init_state_r1_26_Q,
      O => N6
    );
  init_cnt_r_or0001 : LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => init_state_r_FSM_FFd27_6686,
      I1 => N6,
      I2 => init_state_r_FSM_FFd24_6677,
      I3 => init_done_r_6626,
      I4 => init_state_r_FSM_FFd25_6682,
      O => init_cnt_r_or0001_6625
    );
  cnt_200_cycle_done_r_not0001_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => cnt_200_cycle_r(0),
      I1 => cnt_200_cycle_r(1),
      I2 => cnt_200_cycle_r(2),
      O => N8
    );
  cnt_200_cycle_done_r_not0001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => cnt_200_cycle_r(7),
      I1 => cnt_200_cycle_r(6),
      I2 => cnt_200_cycle_r(5),
      I3 => cnt_200_cycle_r(4),
      I4 => cnt_200_cycle_r(3),
      I5 => N8,
      O => cnt_200_cycle_done_r_not0001_6546
    );
  init_state_r_FSM_FFd22_In111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => init_state_r_FSM_FFd28_6688,
      I1 => done_200us_r_6610,
      O => N40
    );
  init_state_r_FSM_FFd12_In11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => calib_done_r(0),
      I1 => cnt_cmd_ok_r_6557,
      I2 => init_state_r_FSM_FFd17_6661,
      O => N9
    );
  init_state_r_FSM_FFd15_In_SW0 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => init_state_r_FSM_FFd15_6657,
      I1 => calib_done_r(1),
      I2 => refresh_req_6722,
      O => N12
    );
  init_state_r_FSM_FFd22_In_SW0 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => init_cnt_r(3),
      I1 => init_cnt_r(0),
      I2 => cnt_200_cycle_done_r_6545,
      I3 => init_cnt_r(1),
      I4 => N40,
      I5 => init_cnt_r(2),
      O => N14
    );
  init_state_r_FSM_FFd22_In : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => N0,
      I1 => N14,
      I2 => init_state_r_FSM_FFd18_6663,
      I3 => init_done_r_6626,
      I4 => cnt_cmd_ok_r_6557,
      I5 => auto_cnt_r(1),
      O => init_state_r_FSM_FFd22_In_6674
    );
  init_state_r_FSM_FFd12_In18 : LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
    port map (
      I0 => cnt_rd_ok_r_6567,
      I1 => init_state_r_FSM_FFd1_6643,
      I2 => refresh_req_6722,
      I3 => calib_done_r(3),
      I4 => cnt_cmd_ok_r_6557,
      I5 => init_state_r_FSM_FFd2_6667,
      O => init_state_r_FSM_FFd12_In18_6650
    );
  init_state_r_FSM_FFd24_In25 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => init_state_r_FSM_FFd18_6663,
      I1 => auto_cnt_r(1),
      O => init_state_r_FSM_FFd24_In25_6678
    );
  init_state_r_FSM_FFd24_In33 : LUT6
    generic map(
      INIT => X"FFFF2AAAFFFFAAAA"
    )
    port map (
      I0 => init_state_r_FSM_FFd20_6669,
      I1 => calib_done_r(2),
      I2 => calib_done_r(3),
      I3 => calib_done_r(1),
      I4 => init_state_r_FSM_FFd24_In25_6678,
      I5 => calib_done_r(0),
      O => init_state_r_FSM_FFd24_In33_6679
    );
  init_state_r_FSM_FFd24_In36 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cnt_cmd_ok_r_6557,
      I1 => init_done_r_6626,
      O => init_state_r_FSM_FFd24_In36_6680
    );
  ddr_addr_r_2_mux0001_SW0 : LUT4
    generic map(
      INIT => X"DBFB"
    )
    port map (
      I0 => init_cnt_r(0),
      I1 => init_cnt_r(2),
      I2 => init_cnt_r(1),
      I3 => init_cnt_r(3),
      O => N16
    );
  ddr_addr_r_2_mux0001 : LUT5
    generic map(
      INIT => X"0200CECC"
    )
    port map (
      I0 => burst_addr_r(1),
      I1 => init_state_r_FSM_FFd25_6682,
      I2 => init_state_r_FSM_FFd26_6684,
      I3 => cal_write_read,
      I4 => N16,
      O => ddr_addr_r_2_mux0001_6581
    );
  ddr_cs_n_r_1_mux00031 : LUT6
    generic map(
      INIT => X"C8CCFAFFCDCDFFFF"
    )
    port map (
      I0 => init_state_r_FSM_FFd22_6673,
      I1 => chip_cnt_r(1),
      I2 => ddr_cas_n_r_or0000,
      I3 => init_done_r_6626,
      I4 => chip_cnt_r(0),
      I5 => init_state_r_FSM_FFd26_6684,
      O => ddr_cs_n_r_1_mux0003
    );
  burst_cnt_r_not0001_inv1 : LUT3
    generic map(
      INIT => X"57"
    )
    port map (
      I0 => cal_write_read,
      I1 => burst_cnt_r(1),
      I2 => burst_cnt_r(0),
      O => burst_cnt_r_not0001_inv
    );
  ddr_cas_n_r_or00001 : LUT5
    generic map(
      INIT => X"FFFFFF02"
    )
    port map (
      I0 => cal_write_read,
      I1 => burst_cnt_r(0),
      I2 => burst_cnt_r(1),
      I3 => init_state_r_FSM_FFd25_6682,
      I4 => init_state_r_FSM_FFd24_6677,
      O => ddr_cas_n_r_or0000
    );
  cnt_cmd_ok_r_cmp_eq0000_inv_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cnt_cmd_r(5),
      I1 => cnt_cmd_r(4),
      O => N18
    );
  init_state_r_FSM_Out36_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => init_state_r_FSM_FFd16_6659,
      I1 => init_state_r_FSM_FFd15_6657,
      I2 => init_state_r_FSM_FFd4_6698,
      O => N20
    );
  init_state_r_FSM_Out36 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => init_state_r_FSM_FFd29_6694,
      I1 => init_state_r_FSM_FFd14_6655,
      I2 => init_state_r_FSM_FFd13_6653,
      I3 => init_state_r_FSM_FFd11_6647,
      I4 => init_state_r_FSM_FFd12_6649,
      I5 => N20,
      O => cal_write_read
    );
  ddr_we_n_r_or0000_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => init_state_r_FSM_FFd13_6653,
      I1 => init_state_r_FSM_FFd11_6647,
      I2 => init_state_r_FSM_FFd16_6659,
      O => N22
    );
  init_state_r_FSM_FFd28_In2 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => init_state_r_FSM_FFd23_6675,
      I1 => cnt_200_cycle_done_r_6545,
      I2 => init_state_r_FSM_FFd21_6671,
      O => init_state_r_FSM_FFd28_In2_6691
    );
  init_state_r_FSM_FFd28_In19 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => calib_done_r(1),
      I1 => calib_done_r(2),
      I2 => calib_done_r(3),
      I3 => init_state_r_FSM_FFd20_6669,
      I4 => calib_done_r(0),
      O => init_state_r_FSM_FFd28_In19_6690
    );
  init_state_r_FSM_FFd28_In34 : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0A08"
    )
    port map (
      I0 => cnt_cmd_ok_r_6557,
      I1 => init_state_r_FSM_FFd20_6669,
      I2 => init_done_r_6626,
      I3 => init_state_r_FSM_FFd18_6663,
      I4 => init_state_r_FSM_FFd19_6665,
      I5 => init_state_r_FSM_FFd28_In19_6690,
      O => init_state_r_FSM_FFd28_In34_6692
    );
  init_state_r_FSM_FFd28_In66 : LUT6
    generic map(
      INIT => X"FF00000008000000"
    )
    port map (
      I0 => N0,
      I1 => init_cnt_r(0),
      I2 => cnt_200_cycle_done_r_6545,
      I3 => init_cnt_r(3),
      I4 => init_cnt_r(2),
      I5 => init_cnt_r(1),
      O => init_state_r_FSM_FFd28_In66_6693
    );
  init_state_r_FSM_FFd28_In89 : LUT5
    generic map(
      INIT => X"FFFFEAFA"
    )
    port map (
      I0 => init_state_r_FSM_FFd28_In34_6692,
      I1 => init_state_r_FSM_FFd28_In66_6693,
      I2 => init_state_r_FSM_FFd28_6688,
      I3 => done_200us_r_6610,
      I4 => init_state_r_FSM_FFd28_In2_6691,
      O => init_state_r_FSM_FFd28_In
    );
  cnt_cmd_r_not0001_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => init_state_r_FSM_FFd6_6702,
      I1 => init_state_r_FSM_FFd9_6708,
      I2 => init_state_r_FSM_FFd2_6667,
      I3 => init_state_r_FSM_FFd10_6645,
      I4 => init_state_r_FSM_FFd5_6700,
      O => N24
    );
  cnt_cmd_r_not0001 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => init_state_r_FSM_FFd17_6661,
      I1 => init_state_r_FSM_FFd18_6663,
      I2 => init_state_r_FSM_FFd19_6665,
      I3 => init_state_r_FSM_FFd20_6669,
      I4 => init_state_r_FSM_FFd7_6704,
      I5 => N24,
      O => cnt_cmd_r_not0001_6566
    );
  init_state_r_FSM_FFd28_In110 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => chip_cnt_r(0),
      I1 => chip_cnt_r(1),
      O => N0
    );
  init_state_r1_0 : FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd29_6694,
      R => rstdiv0,
      Q => init_state_r1_0_Q
    );
  init_state_r1_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd15_6657,
      R => rstdiv0,
      Q => init_state_r1_1_Q
    );
  init_state_r1_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd4_6698,
      R => rstdiv0,
      Q => init_state_r1_2_Q
    );
  init_state_r1_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd12_6649,
      R => rstdiv0,
      Q => init_state_r1_3_Q
    );
  init_state_r1_8 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd26_6684,
      R => rstdiv0,
      Q => init_state_r1_8_Q
    );
  init_state_r1_10 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd24_6677,
      R => rstdiv0,
      Q => init_state_r1_10_Q
    );
  init_state_r1_23 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd5_6700,
      R => rstdiv0,
      Q => init_state_r1_23_Q
    );
  init_state_r1_26 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd8_6706,
      R => rstdiv0,
      Q => init_state_r1_26_Q
    );
  init_state_r2_0 : FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clkdiv0,
      D => init_state_r1_0_Q,
      R => rstdiv0,
      Q => init_state_r2_0_Q
    );
  init_state_r2_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r1_1_Q,
      R => rstdiv0,
      Q => init_state_r2_1_Q
    );
  init_state_r2_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r1_3_Q,
      R => rstdiv0,
      Q => init_state_r2_3_Q
    );
  init_state_r2_23 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r1_23_Q,
      R => rstdiv0,
      Q => init_state_r2_23_Q
    );
  ddr_cs_disable_r_0 : FDRS
    port map (
      C => clk0,
      D => ddr_cs_disable_r_0_rstpot_6597,
      R => ddr_cs_disable_r_0_or0000,
      S => ddr_cs_disable_r_0_and0000,
      Q => ddr_cs_disable_r(0)
    );
  ddr_cs_disable_r_1 : FDRS
    port map (
      C => clk0,
      D => ddr_cs_disable_r_1_rstpot_6599,
      R => ddr_cs_disable_r_0_or0000,
      S => ddr_cs_disable_r_0_and0000,
      Q => ddr_cs_disable_r(1)
    );
  done_200us_r : FDR
    port map (
      C => clkdiv0,
      D => done_200us_r_rstpot_6611,
      R => rstdiv0,
      Q => done_200us_r_6610
    );
  cal1_started_r_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_start_0_Q,
      I1 => cal1_started_r_6501,
      I2 => load_mode_reg(10),
      O => cal1_started_r_rstpot_6502
    );
  cal1_started_r : FDR
    port map (
      C => clkdiv0,
      D => cal1_started_r_rstpot_6502,
      R => rstdiv0,
      Q => cal1_started_r_6501
    );
  cal2_started_r_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_start_1_Q,
      I1 => cal2_started_r_6503,
      I2 => load_mode_reg(10),
      O => cal2_started_r_rstpot_6504
    );
  cal2_started_r : FDR
    port map (
      C => clkdiv0,
      D => cal2_started_r_rstpot_6504,
      R => rstdiv0,
      Q => cal2_started_r_6503
    );
  cal4_started_r_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_i_calib_start_3_Q,
      I1 => cal4_started_r_6505,
      I2 => load_mode_reg(10),
      O => cal4_started_r_rstpot_6506
    );
  cal4_started_r : FDR
    port map (
      C => clkdiv0,
      D => cal4_started_r_rstpot_6506,
      R => rstdiv0,
      Q => cal4_started_r_6505
    );
  init_state_r_FSM_FFd12_rstpot : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => init_state_r_FSM_FFd12_In38,
      I1 => init_state_r_FSM_FFd12_In18_6650,
      O => init_state_r_FSM_FFd12_rstpot_6652
    );
  init_state_r_FSM_FFd12 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd12_rstpot_6652,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd12_6649
    );
  init_state_r_FSM_FFd15 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd15_rstpot_6658,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd15_6657
    );
  init_state_r_FSM_FFd24 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd24_rstpot_6681,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd24_6677
    );
  init_state_r_FSM_FFd26 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd26_rstpot_6685,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd26_6684
    );
  init_state_r_FSM_FFd17 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd17_rstpot1_6662,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd17_6661
    );
  init_state_r_FSM_FFd18 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd18_rstpot1_6664,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd18_6663
    );
  init_state_r_FSM_FFd19 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd19_rstpot1_6666,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd19_6665
    );
  init_state_r_FSM_FFd20 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd20_rstpot1_6670,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd20_6669
    );
  init_state_r_FSM_FFd21 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r_FSM_FFd21_rstpot1_6672,
      R => rstdiv0,
      Q => init_state_r_FSM_FFd21_6671
    );
  init_done_r : FD
    port map (
      C => clkdiv0,
      D => init_done_r_rstpot,
      Q => init_done_r_6626
    );
  ddr_cas_n_r : FD
    port map (
      C => clkdiv0,
      D => ddr_cas_n_r_rstpot,
      Q => ddr_cas_n_r_6590
    );
  cnt_rd_ok_r : FD
    port map (
      C => clkdiv0,
      D => cnt_rd_ok_r_rstpot,
      Q => cnt_rd_ok_r_6567
    );
  ddr_we_n_r : FD
    port map (
      C => clkdiv0,
      D => ddr_we_n_r_rstpot,
      Q => ddr_we_n_r_6608
    );
  ddr_ras_n_r : FD
    port map (
      C => clkdiv0,
      D => ddr_ras_n_r_rstpot,
      Q => ddr_ras_n_r_6606
    );
  phy_init_done_r : FD
    port map (
      C => clkdiv0,
      D => phy_init_done_r_rstpot,
      Q => phy_init_done_r_6715
    );
  cnt_cmd_ok_r : FD
    port map (
      C => clkdiv0,
      D => cnt_cmd_ok_r_rstpot,
      Q => cnt_cmd_ok_r_6557
    );
  i_calib_start_0 : FD
    port map (
      C => clkdiv0,
      D => i_calib_start_0_rstpot_6613,
      Q => NlwRenamedSig_OI_i_calib_start_0_Q
    );
  i_calib_start_1 : FD
    port map (
      C => clkdiv0,
      D => i_calib_start_1_rstpot_6615,
      Q => NlwRenamedSig_OI_i_calib_start_1_Q
    );
  i_calib_start_3 : FD
    port map (
      C => clkdiv0,
      D => i_calib_start_3_rstpot_6618,
      Q => NlwRenamedSig_OI_i_calib_start_3_Q
    );
  phy_init_rden_4570 : FD
    port map (
      C => clkdiv0,
      D => phy_init_rden_rstpot,
      Q => phy_init_rden
    );
  phy_init_wren_4571 : FD
    port map (
      C => clkdiv0,
      D => phy_init_wren_rstpot,
      Q => phy_init_wren
    );
  burst_addr_r_1 : FD
    port map (
      C => clkdiv0,
      D => burst_addr_r_1_rstpot_6497,
      Q => burst_addr_r(1)
    );
  calib_start_shift3_r_0_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => init_state_r1_3_Q,
      I1 => init_state_r2_3_Q,
      O => calib_start_shift3_r_0_rstpot_6530
    );
  calib_start_shift3_r_0 : FD
    port map (
      C => clkdiv0,
      D => calib_start_shift3_r_0_rstpot_6530,
      Q => calib_start_shift3_r_0_Q
    );
  calib_ref_done_4575 : FD
    port map (
      C => clkdiv0,
      D => calib_ref_done_rstpot_6517,
      Q => calib_ref_done
    );
  cke_200us_cnt_en_r_rstpot : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ctrl_ref_flag_r_6575,
      I1 => ctrl_ref_flag,
      O => cke_200us_cnt_en_r_rstpot_6537
    );
  cke_200us_cnt_en_r : FD
    port map (
      C => clkdiv0,
      D => cke_200us_cnt_en_r_rstpot_6537,
      Q => cke_200us_cnt_en_r_6536
    );
  ddr_ba_r_1 : FD
    port map (
      C => clkdiv0,
      D => ddr_ba_r_1_rstpot_6588,
      Q => ddr_ba_r(1)
    );
  ddr_addr_r_7 : FD
    port map (
      C => clkdiv0,
      D => ddr_addr_r_7_rstpot_6583,
      Q => NlwRenamedSignal_ddr_addr_r_7_Q
    );
  calib_start_shift0_r_0_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => init_state_r1_0_Q,
      I1 => init_state_r2_0_Q,
      O => calib_start_shift0_r_0_rstpot_6523
    );
  calib_start_shift0_r_0 : FD
    port map (
      C => clkdiv0,
      D => calib_start_shift0_r_0_rstpot_6523,
      Q => calib_start_shift0_r_0_Q
    );
  calib_start_shift1_r_0_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => init_state_r1_1_Q,
      I1 => init_state_r2_1_Q,
      O => calib_start_shift1_r_0_rstpot_6526
    );
  calib_start_shift1_r_0 : FD
    port map (
      C => clkdiv0,
      D => calib_start_shift1_r_0_rstpot_6526,
      Q => calib_start_shift1_r_0_Q
    );
  ddr_addr_r_10 : FD
    port map (
      C => clkdiv0,
      D => ddr_addr_r_10_rstpot_6578,
      Q => ddr_addr_r_10_Q
    );
  init_state_r1_11_rstpot : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rstdiv0,
      I1 => init_state_r_FSM_FFd28_6688,
      O => init_state_r1_11_rstpot_6632
    );
  init_state_r1_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clkdiv0,
      D => init_state_r1_11_rstpot_6632,
      Q => init_state_r1_11_Q
    );
  cnt_200_cycle_done_r : FD
    port map (
      C => clkdiv0,
      D => cnt_200_cycle_done_r_rstpot1_6548,
      Q => cnt_200_cycle_done_r_6545
    );
  refresh_req : FD
    port map (
      C => clkdiv0,
      D => refresh_req_rstpot1_6723,
      Q => refresh_req_6722
    );
  init_state_r_FSM_FFd24_rstpot : LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
    port map (
      I0 => N40,
      I1 => init_cnt_r(3),
      I2 => init_cnt_r(1),
      I3 => init_cnt_r(2),
      I4 => init_state_r_FSM_FFd24_In33_6679,
      I5 => init_state_r_FSM_FFd24_In36_6680,
      O => init_state_r_FSM_FFd24_rstpot_6681
    );
  burst_addr_r_1_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => cal_write_read,
      I1 => burst_addr_r(1),
      O => burst_addr_r_1_rstpot_6497
    );
  init_state_r_FSM_FFd12_In381 : LUT6
    generic map(
      INIT => X"F444444444444444"
    )
    port map (
      I0 => burst_addr_r(1),
      I1 => init_state_r_FSM_FFd12_6649,
      I2 => N9,
      I3 => cal4_started_r_6505,
      I4 => calib_done(1),
      I5 => calib_done_r(2),
      O => init_state_r_FSM_FFd12_In38
    );
  done_200us_r_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => cke_200us_cnt_r(0),
      I1 => cke_200us_cnt_r(1),
      I2 => cke_200us_cnt_r(2),
      I3 => cke_200us_cnt_r(3),
      I4 => cke_200us_cnt_r(4),
      I5 => done_200us_r_6610,
      O => done_200us_r_rstpot_6611
    );
  refresh_req_rstpot1 : LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      I0 => calib_ref_req_posedge_6519,
      I1 => init_state_r1_10_Q,
      I2 => rstdiv0,
      I3 => refresh_req_6722,
      O => refresh_req_rstpot1_6723
    );
  i_calib_start_0_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => calib_start_shift0_r_15_Q,
      I1 => cal1_started_r_6501,
      O => i_calib_start_0_rstpot_6613
    );
  i_calib_start_1_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => calib_start_shift1_r_15_Q,
      I1 => cal2_started_r_6503,
      O => i_calib_start_1_rstpot_6615
    );
  i_calib_start_3_rstpot : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => calib_start_shift3_r_15_Q,
      I1 => cal4_started_r_6505,
      O => i_calib_start_3_rstpot_6618
    );
  cnt_cmd_ok_r_rstpot1 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cnt_cmd_r(3),
      I1 => cnt_cmd_r(2),
      I2 => cnt_cmd_r(1),
      I3 => cnt_cmd_r(0),
      I4 => cnt_cmd_r(6),
      I5 => N18,
      O => cnt_cmd_ok_r_rstpot
    );
  ddr_we_n_r_rstpot1 : LUT6
    generic map(
      INIT => X"0505050504050404"
    )
    port map (
      I0 => init_state_r_FSM_FFd25_6682,
      I1 => burst_cnt_r(0),
      I2 => init_state_r_FSM_FFd26_6684,
      I3 => init_state_r_FSM_FFd14_6655,
      I4 => N22,
      I5 => burst_cnt_r(1),
      O => ddr_we_n_r_rstpot
    );
  init_state_r_FSM_FFd17_rstpot1 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => init_state_r_FSM_FFd22_6673,
      I1 => init_state_r_FSM_FFd17_6661,
      I2 => cnt_cmd_ok_r_6557,
      O => init_state_r_FSM_FFd17_rstpot1_6662
    );
  init_state_r_FSM_FFd18_rstpot1 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => init_state_r_FSM_FFd24_6677,
      I1 => init_state_r_FSM_FFd18_6663,
      I2 => cnt_cmd_ok_r_6557,
      O => init_state_r_FSM_FFd18_rstpot1_6664
    );
  init_state_r_FSM_FFd19_rstpot1 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => init_state_r_FSM_FFd25_6682,
      I1 => init_state_r_FSM_FFd19_6665,
      I2 => cnt_cmd_ok_r_6557,
      O => init_state_r_FSM_FFd19_rstpot1_6666
    );
  init_state_r_FSM_FFd20_rstpot1 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => init_state_r_FSM_FFd26_6684,
      I1 => init_state_r_FSM_FFd20_6669,
      I2 => cnt_cmd_ok_r_6557,
      O => init_state_r_FSM_FFd20_rstpot1_6670
    );
  init_state_r_FSM_FFd21_rstpot1 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => init_state_r_FSM_FFd27_6686,
      I1 => init_state_r_FSM_FFd21_6671,
      I2 => cnt_200_cycle_done_r_6545,
      O => init_state_r_FSM_FFd21_rstpot1_6672
    );
  calib_ref_done_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => calib_start_shift3_r_15_Q,
      I1 => calib_start_shift0_r_15_Q,
      I2 => calib_start_shift1_r_15_Q,
      O => calib_ref_done_rstpot_6517
    );
  init_state_r_FSM_FFd26_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF20000020"
    )
    port map (
      I0 => init_cnt_r(0),
      I1 => init_cnt_r(3),
      I2 => N40,
      I3 => init_cnt_r(1),
      I4 => init_cnt_r(2),
      I5 => init_state_r_FSM_FFd8_6706,
      O => init_state_r_FSM_FFd26_rstpot_6685
    );
  ddr_ba_r_1_rstpot : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => init_cnt_r(2),
      I1 => init_cnt_r(1),
      I2 => init_cnt_r(3),
      I3 => init_state_r_FSM_FFd25_6682,
      O => ddr_ba_r_1_rstpot_6588
    );
  cnt_rd_ok_r_rstpot1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => cnt_rd_r(0),
      I1 => cnt_rd_r(1),
      I2 => cnt_rd_r(2),
      I3 => cnt_rd_r(3),
      O => cnt_rd_ok_r_rstpot
    );
  ddr_ras_n_r_rstpot1 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => init_state_r_FSM_FFd22_6673,
      I1 => init_state_r_FSM_FFd26_6684,
      I2 => init_state_r_FSM_FFd25_6682,
      I3 => init_state_r_FSM_FFd24_6677,
      O => ddr_ras_n_r_rstpot
    );
  init_done_r_rstpot1 : LUT4
    generic map(
      INIT => X"A080"
    )
    port map (
      I0 => init_cnt_r(2),
      I1 => init_cnt_r(1),
      I2 => init_cnt_r(3),
      I3 => init_cnt_r(0),
      O => init_done_r_rstpot
    );
  phy_init_rden_rstpot1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => init_state_r_FSM_FFd12_6649,
      I1 => init_state_r_FSM_FFd29_6694,
      I2 => init_state_r_FSM_FFd15_6657,
      I3 => init_state_r_FSM_FFd4_6698,
      O => phy_init_rden_rstpot
    );
  phy_init_wren_rstpot1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => init_state_r_FSM_FFd11_6647,
      I1 => init_state_r_FSM_FFd16_6659,
      I2 => init_state_r_FSM_FFd14_6655,
      I3 => init_state_r_FSM_FFd13_6653,
      O => phy_init_wren_rstpot
    );
  init_state_r_FSM_FFd15_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFFFF080808"
    )
    port map (
      I0 => cal2_started_r_6503,
      I1 => N9,
      I2 => calib_done(1),
      I3 => cnt_cmd_ok_r_6557,
      I4 => init_state_r_FSM_FFd7_6704,
      I5 => N12,
      O => init_state_r_FSM_FFd15_rstpot_6658
    );
  ddr_addr_r_7_rstpot : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => init_cnt_r(1),
      I1 => init_cnt_r(0),
      I2 => init_cnt_r(3),
      I3 => init_cnt_r(2),
      I4 => init_state_r_FSM_FFd25_6682,
      O => ddr_addr_r_7_rstpot_6583
    );
  phy_init_done_r_rstpot1 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => init_state_r_FSM_FFd28_6688,
      I1 => init_cnt_r(3),
      I2 => init_cnt_r(1),
      I3 => init_cnt_r(0),
      I4 => init_cnt_r(2),
      O => phy_init_done_r_rstpot
    );
  ddr_cs_disable_r_1_rstpot : LUT4
    generic map(
      INIT => X"C4CE"
    )
    port map (
      I0 => chip_cnt_r(0),
      I1 => ddr_cs_disable_r(1),
      I2 => chip_cnt_r(1),
      I3 => ddr_cs_n_r1(1),
      O => ddr_cs_disable_r_1_rstpot_6599
    );
  ddr_addr_r_10_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF00200800"
    )
    port map (
      I0 => init_state_r_FSM_FFd25_6682,
      I1 => init_cnt_r(0),
      I2 => init_cnt_r(1),
      I3 => init_cnt_r(2),
      I4 => init_cnt_r(3),
      I5 => init_state_r_FSM_FFd26_6684,
      O => ddr_addr_r_10_rstpot_6578
    );
  ddr_cas_n_r_rstpot1 : LUT5
    generic map(
      INIT => X"03020303"
    )
    port map (
      I0 => burst_cnt_r(1),
      I1 => init_state_r_FSM_FFd25_6682,
      I2 => init_state_r_FSM_FFd24_6677,
      I3 => burst_cnt_r(0),
      I4 => cal_write_read,
      O => ddr_cas_n_r_rstpot
    );
  Mcount_cnt_cmd_r_xor_3_12 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => cnt_cmd_r(0),
      I1 => cnt_cmd_r(3),
      I2 => cnt_cmd_r(1),
      I3 => cnt_cmd_r(2),
      O => Result(3)
    );
  chip_cnt_r_not00011 : LUT5
    generic map(
      INIT => X"FFFF0008"
    )
    port map (
      I0 => init_state_r1_10_Q,
      I1 => init_done_r_6626,
      I2 => chip_cnt_r(0),
      I3 => chip_cnt_r(1),
      I4 => init_state_r_FSM_FFd23_6675,
      O => chip_cnt_r_not0001
    );
  Mcount_cnt_cmd_r_xor_4_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => cnt_cmd_r(3),
      I1 => cnt_cmd_r(4),
      I2 => cnt_cmd_r(0),
      I3 => cnt_cmd_r(1),
      I4 => cnt_cmd_r(2),
      O => Result(4)
    );
  Mcount_cnt_cmd_r_xor_5_11 : LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      I0 => cnt_cmd_r(0),
      I1 => cnt_cmd_r(5),
      I2 => cnt_cmd_r(1),
      I3 => cnt_cmd_r(2),
      I4 => cnt_cmd_r(4),
      I5 => cnt_cmd_r(3),
      O => Result(5)
    );
  init_state_r_FSM_FFd27_In1 : LUT6
    generic map(
      INIT => X"0000000000009000"
    )
    port map (
      I0 => init_cnt_r(1),
      I1 => init_cnt_r(2),
      I2 => init_state_r_FSM_FFd28_6688,
      I3 => done_200us_r_6610,
      I4 => init_cnt_r(0),
      I5 => init_cnt_r(3),
      O => init_state_r_FSM_FFd27_In
    );
  init_state_r_FSM_FFd25_In1 : LUT6
    generic map(
      INIT => X"0080088008800880"
    )
    port map (
      I0 => init_state_r_FSM_FFd28_6688,
      I1 => done_200us_r_6610,
      I2 => init_cnt_r(1),
      I3 => init_cnt_r(2),
      I4 => init_cnt_r(0),
      I5 => init_cnt_r(3),
      O => init_state_r_FSM_FFd25_In
    );
  ddr_cs_n_r_0_mux00041 : LUT6
    generic map(
      INIT => X"FCA8FCFCFCFDFCFD"
    )
    port map (
      I0 => ddr_cas_n_r_or0000,
      I1 => chip_cnt_r(0),
      I2 => chip_cnt_r(1),
      I3 => init_state_r_FSM_FFd22_6673,
      I4 => init_done_r_6626,
      I5 => init_state_r_FSM_FFd26_6684,
      O => ddr_cs_n_r_0_mux0004
    );
  ddr_cs_disable_r_0_rstpot : LUT4
    generic map(
      INIT => X"C8CD"
    )
    port map (
      I0 => chip_cnt_r(0),
      I1 => ddr_cs_disable_r(0),
      I2 => chip_cnt_r(1),
      I3 => ddr_cs_n_r1(0),
      O => ddr_cs_disable_r_0_rstpot_6597
    );
  cnt_200_cycle_done_r_rstpot1_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => cnt_200_cycle_r(2),
      I1 => cnt_200_cycle_r(3),
      I2 => cnt_200_cycle_r(4),
      I3 => cnt_200_cycle_r(5),
      I4 => cnt_200_cycle_r(6),
      I5 => cnt_200_cycle_r(7),
      O => N28
    );
  cnt_200_cycle_done_r_rstpot1 : LUT6
    generic map(
      INIT => X"1010101010101011"
    )
    port map (
      I0 => init_state_r_FSM_FFd27_6686,
      I1 => rstdiv0,
      I2 => cnt_200_cycle_done_r_6545,
      I3 => cnt_200_cycle_r(0),
      I4 => cnt_200_cycle_r(1),
      I5 => N28,
      O => cnt_200_cycle_done_r_rstpot1_6548
    );
  Mcount_init_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => init_cnt_r(0),
      O => Result_0_2
    );
  Mcount_cnt_rd_r_xor_0_11_INV_0 : INV
    port map (
      I => cnt_rd_r(0),
      O => Result_0_5
    );
  Mcount_cnt_cmd_r_xor_0_11_INV_0 : INV
    port map (
      I => cnt_cmd_r(0),
      O => Result_0_1
    );
  Mcount_cke_200us_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => cke_200us_cnt_r(0),
      O => Result_0_6
    );
  Mcount_chip_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => chip_cnt_r(0),
      O => Result(0)
    );
  Mcount_burst_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => burst_cnt_r(0),
      O => Result_0_3
    );
  Mcount_auto_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => auto_cnt_r(0),
      O => Result_0_4
    );
  Mcount_cnt_200_cycle_r_lut_0_1_INV_0 : INV
    port map (
      I => cnt_200_cycle_r(0),
      O => Mcount_cnt_200_cycle_r_lut(0)
    );
  Mcount_cnt_200_cycle_r_lut_1_1_INV_0 : INV
    port map (
      I => cnt_200_cycle_r(1),
      O => Mcount_cnt_200_cycle_r_lut(1)
    );
  Mcount_cnt_200_cycle_r_lut_2_1_INV_0 : INV
    port map (
      I => cnt_200_cycle_r(2),
      O => Mcount_cnt_200_cycle_r_lut(2)
    );
  Mcount_cnt_200_cycle_r_lut_3_1_INV_0 : INV
    port map (
      I => cnt_200_cycle_r(3),
      O => Mcount_cnt_200_cycle_r_lut(3)
    );
  Mcount_cnt_200_cycle_r_lut_4_1_INV_0 : INV
    port map (
      I => cnt_200_cycle_r(4),
      O => Mcount_cnt_200_cycle_r_lut(4)
    );
  Mcount_cnt_200_cycle_r_lut_5_1_INV_0 : INV
    port map (
      I => cnt_200_cycle_r(5),
      O => Mcount_cnt_200_cycle_r_lut(5)
    );
  Mcount_cnt_200_cycle_r_lut_6_1_INV_0 : INV
    port map (
      I => cnt_200_cycle_r(6),
      O => Mcount_cnt_200_cycle_r_lut(6)
    );
  Mcount_cnt_200_cycle_r_lut_7_1_INV_0 : INV
    port map (
      I => cnt_200_cycle_r(7),
      O => Mcount_cnt_200_cycle_r_lut(7)
    );
  Mshreg_calib_start_shift1_r_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => load_mode_reg(10),
      A1 => NlwRenamedSig_OI_phy_init_ba(2),
      A2 => load_mode_reg(10),
      A3 => load_mode_reg(10),
      CE => load_mode_reg(10),
      CLK => clkdiv0,
      D => calib_start_shift1_r_0_Q,
      Q => Mshreg_calib_start_shift1_r_15_6445,
      Q15 => NLW_Mshreg_calib_start_shift1_r_15_Q15_UNCONNECTED
    );
  calib_start_shift1_r_15 : FDE
    port map (
      C => clkdiv0,
      CE => load_mode_reg(10),
      D => Mshreg_calib_start_shift1_r_15_6445,
      Q => calib_start_shift1_r_15_Q
    );
  Mshreg_calib_start_shift3_r_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => load_mode_reg(10),
      A1 => NlwRenamedSig_OI_phy_init_ba(2),
      A2 => load_mode_reg(10),
      A3 => load_mode_reg(10),
      CE => load_mode_reg(10),
      CLK => clkdiv0,
      D => calib_start_shift3_r_0_Q,
      Q => Mshreg_calib_start_shift3_r_15_6446,
      Q15 => NLW_Mshreg_calib_start_shift3_r_15_Q15_UNCONNECTED
    );
  calib_start_shift3_r_15 : FDE
    port map (
      C => clkdiv0,
      CE => load_mode_reg(10),
      D => Mshreg_calib_start_shift3_r_15_6446,
      Q => calib_start_shift3_r_15_Q
    );
  Mshreg_calib_start_shift0_r_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => load_mode_reg(10),
      A1 => NlwRenamedSig_OI_phy_init_ba(2),
      A2 => load_mode_reg(10),
      A3 => load_mode_reg(10),
      CE => load_mode_reg(10),
      CLK => clkdiv0,
      D => calib_start_shift0_r_0_Q,
      Q => Mshreg_calib_start_shift0_r_15_6444,
      Q15 => NLW_Mshreg_calib_start_shift0_r_15_Q15_UNCONNECTED
    );
  calib_start_shift0_r_15 : FDE
    port map (
      C => clkdiv0,
      CE => load_mode_reg(10),
      D => Mshreg_calib_start_shift0_r_15_6444,
      Q => calib_start_shift0_r_15_Q
    );
  Mshreg_i_calib_start_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_phy_init_ba(2),
      A1 => load_mode_reg(10),
      A2 => load_mode_reg(10),
      A3 => load_mode_reg(10),
      CE => load_mode_reg(10),
      CLK => clkdiv0,
      D => calib_start_shift2_r(0),
      Q => Mshreg_i_calib_start_2_6447,
      Q15 => NLW_Mshreg_i_calib_start_2_Q15_UNCONNECTED
    );
  i_calib_start_2 : FDE
    port map (
      C => clkdiv0,
      CE => load_mode_reg(10),
      D => Mshreg_i_calib_start_2_6447,
      Q => i_calib_start(2)
    );
  Mshreg_i_phy_init_done : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => load_mode_reg(10),
      A1 => NlwRenamedSig_OI_phy_init_ba(2),
      A2 => NlwRenamedSig_OI_phy_init_ba(2),
      A3 => NlwRenamedSig_OI_phy_init_ba(2),
      CE => load_mode_reg(10),
      CLK => clkdiv0,
      D => phy_init_done_r1_6716,
      Q => Mshreg_i_phy_init_done_6448,
      Q15 => NLW_Mshreg_i_phy_init_done_Q15_UNCONNECTED
    );
  i_phy_init_done : FDE
    port map (
      C => clkdiv0,
      CE => load_mode_reg(10),
      D => Mshreg_i_phy_init_done_6448,
      Q => i_phy_init_done_6619
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_ctl_io is
  port (
    phy_init_ras_n : in STD_LOGIC := 'X'; 
    ctrl_we_n : in STD_LOGIC := 'X'; 
    ctrl_ras_n : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    phy_init_cas_n : in STD_LOGIC := 'X'; 
    phy_init_we_n : in STD_LOGIC := 'X'; 
    ddr_ras_n : out STD_LOGIC; 
    ctrl_cas_n : in STD_LOGIC := 'X'; 
    ddr_we_n : out STD_LOGIC; 
    clk90 : in STD_LOGIC := 'X'; 
    phy_init_data_sel : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    ddr_cas_n : out STD_LOGIC; 
    ddr_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr_addr : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
    ddr_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ddr_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    phy_init_cke : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ctrl_addr : in STD_LOGIC_VECTOR ( 13 downto 0 ); 
    phy_init_cs_n : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    phy_init_addr : in STD_LOGIC_VECTOR ( 13 downto 0 ); 
    odt : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ctrl_ba : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    phy_init_ba : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ctrl_cs_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_ctl_io;

architecture Structure of ddr2_phy_ctl_io is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal cas_n_mux : STD_LOGIC; 
  signal ras_n_mux : STD_LOGIC; 
  signal we_n_mux : STD_LOGIC; 
  signal addr_mux : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal ba_mux : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal cs_n_mux : STD_LOGIC_VECTOR ( 1 downto 0 ); 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  u_ff_ras_n : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => ras_n_mux,
      PRE => rst0,
      Q => ddr_ras_n
    );
  u_ff_cas_n : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => cas_n_mux,
      PRE => rst0,
      Q => ddr_cas_n
    );
  u_ff_we_n : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => we_n_mux,
      PRE => rst0,
      Q => ddr_we_n
    );
  gen_cke_0_u_ff_cke : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => rst0,
      D => phy_init_cke(0),
      PRE => N0,
      Q => ddr_cke(0)
    );
  gen_cke_1_u_ff_cke : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => rst0,
      D => phy_init_cke(1),
      PRE => N0,
      Q => ddr_cke(1)
    );
  gen_cs_n_0_gen_cs_two_t_0_u_ff_cs_n : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => cs_n_mux(0),
      PRE => rst0,
      Q => ddr_cs_n(0)
    );
  gen_cs_n_1_gen_cs_two_t_0_u_ff_cs_n : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => cs_n_mux(1),
      PRE => rst0,
      Q => ddr_cs_n(1)
    );
  gen_addr_0_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(0),
      PRE => N0,
      Q => ddr_addr(0)
    );
  gen_addr_1_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(1),
      PRE => N0,
      Q => ddr_addr(1)
    );
  gen_addr_2_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(2),
      PRE => N0,
      Q => ddr_addr(2)
    );
  gen_addr_3_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(3),
      PRE => N0,
      Q => ddr_addr(3)
    );
  gen_addr_4_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(4),
      PRE => N0,
      Q => ddr_addr(4)
    );
  gen_addr_5_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(5),
      PRE => N0,
      Q => ddr_addr(5)
    );
  gen_addr_6_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(6),
      PRE => N0,
      Q => ddr_addr(6)
    );
  gen_addr_7_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(7),
      PRE => N0,
      Q => ddr_addr(7)
    );
  gen_addr_8_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(8),
      PRE => N0,
      Q => ddr_addr(8)
    );
  gen_addr_9_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(9),
      PRE => N0,
      Q => ddr_addr(9)
    );
  gen_addr_10_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(10),
      PRE => N0,
      Q => ddr_addr(10)
    );
  gen_addr_11_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(11),
      PRE => N0,
      Q => ddr_addr(11)
    );
  gen_addr_12_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(12),
      PRE => N0,
      Q => ddr_addr(12)
    );
  gen_addr_13_u_ff_addr : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => addr_mux(13),
      PRE => N0,
      Q => ddr_addr(13)
    );
  gen_ba_0_u_ff_ba : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => ba_mux(0),
      PRE => N0,
      Q => ddr_ba(0)
    );
  gen_ba_1_u_ff_ba : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => ba_mux(1),
      PRE => N0,
      Q => ddr_ba(1)
    );
  gen_ba_2_u_ff_ba : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => N0,
      D => ba_mux(2),
      PRE => N0,
      Q => ddr_ba(2)
    );
  gen_odt_ddr2_ddr3_gen_odt_0_u_ff_odt : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => rst0,
      D => odt(0),
      PRE => N0,
      Q => ddr_odt(0)
    );
  gen_odt_ddr2_ddr3_gen_odt_1_u_ff_odt : FDCPE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      CLR => rst0,
      D => odt(1),
      PRE => N0,
      Q => ddr_odt(1)
    );
  ba_mux_2_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => ctrl_ba(2),
      O => ba_mux(2)
    );
  addr_mux_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => ctrl_addr(6),
      O => addr_mux(6)
    );
  addr_mux_3_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => ctrl_addr(3),
      O => addr_mux(3)
    );
  addr_mux_13_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => ctrl_addr(13),
      O => addr_mux(13)
    );
  addr_mux_12_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => ctrl_addr(12),
      O => addr_mux(12)
    );
  addr_mux_11_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => ctrl_addr(11),
      O => addr_mux(11)
    );
  addr_mux_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => ctrl_addr(0),
      O => addr_mux(0)
    );
  we_n_mux1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_we_n,
      I2 => ctrl_we_n,
      O => we_n_mux
    );
  ras_n_mux1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_ras_n,
      I2 => ctrl_ras_n,
      O => ras_n_mux
    );
  cas_n_mux1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_cas_n,
      I2 => ctrl_cas_n,
      O => cas_n_mux
    );
  ba_mux_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_ba(1),
      I2 => ctrl_ba(1),
      O => ba_mux(1)
    );
  ba_mux_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_ba(0),
      I2 => ctrl_ba(0),
      O => ba_mux(0)
    );
  addr_mux_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_addr(9),
      I2 => ctrl_addr(9),
      O => addr_mux(9)
    );
  addr_mux_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_addr(8),
      I2 => ctrl_addr(8),
      O => addr_mux(8)
    );
  addr_mux_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_addr(7),
      I2 => ctrl_addr(7),
      O => addr_mux(7)
    );
  addr_mux_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_addr(5),
      I2 => ctrl_addr(5),
      O => addr_mux(5)
    );
  addr_mux_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_addr(4),
      I2 => ctrl_addr(4),
      O => addr_mux(4)
    );
  addr_mux_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_addr(2),
      I2 => ctrl_addr(2),
      O => addr_mux(2)
    );
  addr_mux_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_addr(1),
      I2 => ctrl_addr(1),
      O => addr_mux(1)
    );
  addr_mux_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_addr(10),
      I2 => ctrl_addr(10),
      O => addr_mux(10)
    );
  cs_n_mux_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_cs_n(1),
      I2 => ctrl_cs_n(1),
      O => cs_n_mux(1)
    );
  cs_n_mux_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_cs_n(0),
      I2 => ctrl_cs_n(0),
      O => cs_n_mux(0)
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_write is
  port (
    dqs_oe_n : out STD_LOGIC; 
    ctrl_wren : in STD_LOGIC := 'X'; 
    wdf_rden : out STD_LOGIC; 
    clk0 : in STD_LOGIC := 'X'; 
    phy_init_wren : in STD_LOGIC := 'X'; 
    dm_ce : out STD_LOGIC; 
    dqs_rst_n : out STD_LOGIC; 
    clk90 : in STD_LOGIC := 'X'; 
    phy_init_data_sel : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    wr_data_rise : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    wr_data_fall : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dq_oe_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    mask_data_rise : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    mask_data_fall : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
    wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end ddr2_phy_write;

architecture Structure of ddr2_phy_write is
  signal Mrom_init_wdf_cnt_r_rom0000 : STD_LOGIC; 
  signal Mrom_init_wdf_cnt_r_rom00001 : STD_LOGIC; 
  signal Mrom_init_wdf_cnt_r_rom00002 : STD_LOGIC; 
  signal Mshreg_dm_ce_5856 : STD_LOGIC; 
  signal Mshreg_dq_oe_n_0_5857 : STD_LOGIC; 
  signal Mshreg_dq_oe_n_1_5858 : STD_LOGIC; 
  signal Mshreg_dqs_oe_n_5859 : STD_LOGIC; 
  signal Mshreg_dqs_rst_n_5860 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N3 : STD_LOGIC; 
  signal clk0_inv_5871 : STD_LOGIC; 
  signal clk0_inv1 : STD_LOGIC; 
  signal clk90_inv_5874 : STD_LOGIC; 
  signal dq_oe_n_90_r1_0_rstpot : STD_LOGIC; 
  signal dq_oe_n_90_r1_1_rstpot : STD_LOGIC; 
  signal dqs_oe_n_180_r1_rstpot : STD_LOGIC; 
  signal dqs_rst_270_5885 : STD_LOGIC; 
  signal dqs_rst_270_rstpot : STD_LOGIC; 
  signal dqs_rst_n_180_r1_rstpot : STD_LOGIC; 
  signal init_data_f_0_Q : STD_LOGIC; 
  signal init_data_f_10_Q : STD_LOGIC; 
  signal init_data_f_10_rstpot1_5891 : STD_LOGIC; 
  signal init_data_r_0_Q : STD_LOGIC; 
  signal init_data_r_10_Q : STD_LOGIC; 
  signal phy_init_data_sel_inv : STD_LOGIC; 
  signal rst90_r_5904 : STD_LOGIC; 
  signal wdf_data_r_mux0001_0_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_100_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_101_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_102_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_103_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_104_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_105_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_106_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_107_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_108_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_109_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_10_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_110_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_111_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_112_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_113_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_114_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_115_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_116_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_117_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_118_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_119_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_11_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_120_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_121_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_122_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_123_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_124_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_125_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_126_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_127_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_12_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_13_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_14_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_15_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_16_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_17_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_18_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_19_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_1_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_20_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_21_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_22_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_23_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_24_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_25_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_26_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_27_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_28_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_29_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_2_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_30_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_31_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_32_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_33_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_34_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_35_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_36_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_37_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_38_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_39_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_3_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_40_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_41_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_42_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_43_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_44_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_45_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_46_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_47_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_48_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_49_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_4_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_50_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_51_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_52_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_53_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_54_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_55_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_56_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_57_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_58_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_59_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_5_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_60_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_61_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_62_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_63_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_64_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_65_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_66_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_67_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_68_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_69_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_6_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_70_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_71_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_72_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_73_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_74_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_75_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_76_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_77_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_78_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_79_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_7_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_80_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_81_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_82_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_83_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_84_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_85_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_86_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_87_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_88_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_89_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_8_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_90_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_91_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_92_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_93_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_94_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_95_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_96_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_97_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_98_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_99_1 : STD_LOGIC; 
  signal wdf_data_r_mux0001_9_1 : STD_LOGIC; 
  signal wdf_rden_270_6322 : STD_LOGIC; 
  signal wdf_rden_90_r_6323 : STD_LOGIC; 
  signal NLW_Mshreg_dm_ce_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_dq_oe_n_0_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_dq_oe_n_1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_dqs_rst_n_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_dqs_oe_n_Q15_UNCONNECTED : STD_LOGIC; 
  signal Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal dq_oe_270 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal init_wdf_cnt_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal NlwRenamedSig_OI_odt : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal wdf_data_r : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal wdf_mask_r : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal wr_stages : STD_LOGIC_VECTOR ( 2 downto 0 ); 
begin
  wr_data_rise(63) <= wdf_data_r(63);
  wr_data_rise(62) <= wdf_data_r(62);
  wr_data_rise(61) <= wdf_data_r(61);
  wr_data_rise(60) <= wdf_data_r(60);
  wr_data_rise(59) <= wdf_data_r(59);
  wr_data_rise(58) <= wdf_data_r(58);
  wr_data_rise(57) <= wdf_data_r(57);
  wr_data_rise(56) <= wdf_data_r(56);
  wr_data_rise(55) <= wdf_data_r(55);
  wr_data_rise(54) <= wdf_data_r(54);
  wr_data_rise(53) <= wdf_data_r(53);
  wr_data_rise(52) <= wdf_data_r(52);
  wr_data_rise(51) <= wdf_data_r(51);
  wr_data_rise(50) <= wdf_data_r(50);
  wr_data_rise(49) <= wdf_data_r(49);
  wr_data_rise(48) <= wdf_data_r(48);
  wr_data_rise(47) <= wdf_data_r(47);
  wr_data_rise(46) <= wdf_data_r(46);
  wr_data_rise(45) <= wdf_data_r(45);
  wr_data_rise(44) <= wdf_data_r(44);
  wr_data_rise(43) <= wdf_data_r(43);
  wr_data_rise(42) <= wdf_data_r(42);
  wr_data_rise(41) <= wdf_data_r(41);
  wr_data_rise(40) <= wdf_data_r(40);
  wr_data_rise(39) <= wdf_data_r(39);
  wr_data_rise(38) <= wdf_data_r(38);
  wr_data_rise(37) <= wdf_data_r(37);
  wr_data_rise(36) <= wdf_data_r(36);
  wr_data_rise(35) <= wdf_data_r(35);
  wr_data_rise(34) <= wdf_data_r(34);
  wr_data_rise(33) <= wdf_data_r(33);
  wr_data_rise(32) <= wdf_data_r(32);
  wr_data_rise(31) <= wdf_data_r(31);
  wr_data_rise(30) <= wdf_data_r(30);
  wr_data_rise(29) <= wdf_data_r(29);
  wr_data_rise(28) <= wdf_data_r(28);
  wr_data_rise(27) <= wdf_data_r(27);
  wr_data_rise(26) <= wdf_data_r(26);
  wr_data_rise(25) <= wdf_data_r(25);
  wr_data_rise(24) <= wdf_data_r(24);
  wr_data_rise(23) <= wdf_data_r(23);
  wr_data_rise(22) <= wdf_data_r(22);
  wr_data_rise(21) <= wdf_data_r(21);
  wr_data_rise(20) <= wdf_data_r(20);
  wr_data_rise(19) <= wdf_data_r(19);
  wr_data_rise(18) <= wdf_data_r(18);
  wr_data_rise(17) <= wdf_data_r(17);
  wr_data_rise(16) <= wdf_data_r(16);
  wr_data_rise(15) <= wdf_data_r(15);
  wr_data_rise(14) <= wdf_data_r(14);
  wr_data_rise(13) <= wdf_data_r(13);
  wr_data_rise(12) <= wdf_data_r(12);
  wr_data_rise(11) <= wdf_data_r(11);
  wr_data_rise(10) <= wdf_data_r(10);
  wr_data_rise(9) <= wdf_data_r(9);
  wr_data_rise(8) <= wdf_data_r(8);
  wr_data_rise(7) <= wdf_data_r(7);
  wr_data_rise(6) <= wdf_data_r(6);
  wr_data_rise(5) <= wdf_data_r(5);
  wr_data_rise(4) <= wdf_data_r(4);
  wr_data_rise(3) <= wdf_data_r(3);
  wr_data_rise(2) <= wdf_data_r(2);
  wr_data_rise(1) <= wdf_data_r(1);
  wr_data_rise(0) <= wdf_data_r(0);
  wr_data_fall(63) <= wdf_data_r(127);
  wr_data_fall(62) <= wdf_data_r(126);
  wr_data_fall(61) <= wdf_data_r(125);
  wr_data_fall(60) <= wdf_data_r(124);
  wr_data_fall(59) <= wdf_data_r(123);
  wr_data_fall(58) <= wdf_data_r(122);
  wr_data_fall(57) <= wdf_data_r(121);
  wr_data_fall(56) <= wdf_data_r(120);
  wr_data_fall(55) <= wdf_data_r(119);
  wr_data_fall(54) <= wdf_data_r(118);
  wr_data_fall(53) <= wdf_data_r(117);
  wr_data_fall(52) <= wdf_data_r(116);
  wr_data_fall(51) <= wdf_data_r(115);
  wr_data_fall(50) <= wdf_data_r(114);
  wr_data_fall(49) <= wdf_data_r(113);
  wr_data_fall(48) <= wdf_data_r(112);
  wr_data_fall(47) <= wdf_data_r(111);
  wr_data_fall(46) <= wdf_data_r(110);
  wr_data_fall(45) <= wdf_data_r(109);
  wr_data_fall(44) <= wdf_data_r(108);
  wr_data_fall(43) <= wdf_data_r(107);
  wr_data_fall(42) <= wdf_data_r(106);
  wr_data_fall(41) <= wdf_data_r(105);
  wr_data_fall(40) <= wdf_data_r(104);
  wr_data_fall(39) <= wdf_data_r(103);
  wr_data_fall(38) <= wdf_data_r(102);
  wr_data_fall(37) <= wdf_data_r(101);
  wr_data_fall(36) <= wdf_data_r(100);
  wr_data_fall(35) <= wdf_data_r(99);
  wr_data_fall(34) <= wdf_data_r(98);
  wr_data_fall(33) <= wdf_data_r(97);
  wr_data_fall(32) <= wdf_data_r(96);
  wr_data_fall(31) <= wdf_data_r(95);
  wr_data_fall(30) <= wdf_data_r(94);
  wr_data_fall(29) <= wdf_data_r(93);
  wr_data_fall(28) <= wdf_data_r(92);
  wr_data_fall(27) <= wdf_data_r(91);
  wr_data_fall(26) <= wdf_data_r(90);
  wr_data_fall(25) <= wdf_data_r(89);
  wr_data_fall(24) <= wdf_data_r(88);
  wr_data_fall(23) <= wdf_data_r(87);
  wr_data_fall(22) <= wdf_data_r(86);
  wr_data_fall(21) <= wdf_data_r(85);
  wr_data_fall(20) <= wdf_data_r(84);
  wr_data_fall(19) <= wdf_data_r(83);
  wr_data_fall(18) <= wdf_data_r(82);
  wr_data_fall(17) <= wdf_data_r(81);
  wr_data_fall(16) <= wdf_data_r(80);
  wr_data_fall(15) <= wdf_data_r(79);
  wr_data_fall(14) <= wdf_data_r(78);
  wr_data_fall(13) <= wdf_data_r(77);
  wr_data_fall(12) <= wdf_data_r(76);
  wr_data_fall(11) <= wdf_data_r(75);
  wr_data_fall(10) <= wdf_data_r(74);
  wr_data_fall(9) <= wdf_data_r(73);
  wr_data_fall(8) <= wdf_data_r(72);
  wr_data_fall(7) <= wdf_data_r(71);
  wr_data_fall(6) <= wdf_data_r(70);
  wr_data_fall(5) <= wdf_data_r(69);
  wr_data_fall(4) <= wdf_data_r(68);
  wr_data_fall(3) <= wdf_data_r(67);
  wr_data_fall(2) <= wdf_data_r(66);
  wr_data_fall(1) <= wdf_data_r(65);
  wr_data_fall(0) <= wdf_data_r(64);
  odt(1) <= NlwRenamedSig_OI_odt(1);
  odt(0) <= NlwRenamedSig_OI_odt(0);
  mask_data_rise(7) <= wdf_mask_r(7);
  mask_data_rise(6) <= wdf_mask_r(6);
  mask_data_rise(5) <= wdf_mask_r(5);
  mask_data_rise(4) <= wdf_mask_r(4);
  mask_data_rise(3) <= wdf_mask_r(3);
  mask_data_rise(2) <= wdf_mask_r(2);
  mask_data_rise(1) <= wdf_mask_r(1);
  mask_data_rise(0) <= wdf_mask_r(0);
  mask_data_fall(7) <= wdf_mask_r(15);
  mask_data_fall(6) <= wdf_mask_r(14);
  mask_data_fall(5) <= wdf_mask_r(13);
  mask_data_fall(4) <= wdf_mask_r(12);
  mask_data_fall(3) <= wdf_mask_r(11);
  mask_data_fall(2) <= wdf_mask_r(10);
  mask_data_fall(1) <= wdf_mask_r(9);
  mask_data_fall(0) <= wdf_mask_r(8);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_odt(1)
    );
  rst90_r : FD
    port map (
      C => clk90,
      D => rst90,
      Q => rst90_r_5904
    );
  wdf_mask_r_0 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(0),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(0)
    );
  wdf_mask_r_1 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(1),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(1)
    );
  wdf_mask_r_2 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(2),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(2)
    );
  wdf_mask_r_3 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(3),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(3)
    );
  wdf_mask_r_4 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(4),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(4)
    );
  wdf_mask_r_5 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(5),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(5)
    );
  wdf_mask_r_6 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(6),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(6)
    );
  wdf_mask_r_7 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(7),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(7)
    );
  wdf_mask_r_8 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(8),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(8)
    );
  wdf_mask_r_9 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(9),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(9)
    );
  wdf_mask_r_10 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(10),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(10)
    );
  wdf_mask_r_11 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(11),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(11)
    );
  wdf_mask_r_12 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(12),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(12)
    );
  wdf_mask_r_13 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(13),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(13)
    );
  wdf_mask_r_14 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(14),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(14)
    );
  wdf_mask_r_15 : FDR
    port map (
      C => clk90,
      D => wdf_mask_data(15),
      R => phy_init_data_sel_inv,
      Q => wdf_mask_r(15)
    );
  wr_stages_1 : FD
    port map (
      C => clk0,
      D => wr_stages(0),
      Q => wr_stages(1)
    );
  wdf_rden_270 : FD_1
    port map (
      C => clk90,
      D => wr_stages(0),
      Q => wdf_rden_270_6322
    );
  wdf_rden_90_r : FD
    port map (
      C => clk90,
      D => wdf_rden_270_6322,
      Q => wdf_rden_90_r_6323
    );
  wr_stages_2 : FD
    port map (
      C => clk0,
      D => wr_stages(1),
      Q => wr_stages(2)
    );
  init_data_f_0 : FD
    port map (
      C => clk90,
      D => Mrom_init_wdf_cnt_r_rom00001,
      Q => init_data_f_0_Q
    );
  init_data_r_0 : FD
    port map (
      C => clk90,
      D => Mrom_init_wdf_cnt_r_rom00002,
      Q => init_data_r_0_Q
    );
  init_data_r_10 : FD
    port map (
      C => clk90,
      D => Mrom_init_wdf_cnt_r_rom0000,
      Q => init_data_r_10_Q
    );
  init_wdf_cnt_r_0 : FDRE
    port map (
      C => clk90,
      CE => wdf_rden_90_r_6323,
      D => Result(0),
      R => rst90_r_5904,
      Q => init_wdf_cnt_r(0)
    );
  init_wdf_cnt_r_1 : FDRE
    port map (
      C => clk90,
      CE => wdf_rden_90_r_6323,
      D => Result(1),
      R => rst90_r_5904,
      Q => init_wdf_cnt_r(1)
    );
  init_wdf_cnt_r_2 : FDRE
    port map (
      C => clk90,
      CE => wdf_rden_90_r_6323,
      D => Result(2),
      R => rst90_r_5904,
      Q => init_wdf_cnt_r(2)
    );
  init_wdf_cnt_r_3 : FDRE
    port map (
      C => clk90,
      CE => wdf_rden_90_r_6323,
      D => Result(3),
      R => rst90_r_5904,
      Q => init_wdf_cnt_r(3)
    );
  Mcount_init_wdf_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => init_wdf_cnt_r(1),
      I1 => init_wdf_cnt_r(0),
      O => Result(1)
    );
  Mcount_init_wdf_cnt_r_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => init_wdf_cnt_r(0),
      I1 => init_wdf_cnt_r(2),
      I2 => init_wdf_cnt_r(1),
      O => Result(2)
    );
  Mrom_init_wdf_cnt_r_rom000021 : LUT4
    generic map(
      INIT => X"2377"
    )
    port map (
      I0 => init_wdf_cnt_r(2),
      I1 => init_wdf_cnt_r(0),
      I2 => init_wdf_cnt_r(1),
      I3 => init_wdf_cnt_r(3),
      O => Mrom_init_wdf_cnt_r_rom00002
    );
  Mrom_init_wdf_cnt_r_rom0000111 : LUT4
    generic map(
      INIT => X"9C98"
    )
    port map (
      I0 => init_wdf_cnt_r(0),
      I1 => init_wdf_cnt_r(3),
      I2 => init_wdf_cnt_r(2),
      I3 => init_wdf_cnt_r(1),
      O => Mrom_init_wdf_cnt_r_rom00001
    );
  Mrom_init_wdf_cnt_r_rom000011 : LUT4
    generic map(
      INIT => X"9F9B"
    )
    port map (
      I0 => init_wdf_cnt_r(0),
      I1 => init_wdf_cnt_r(3),
      I2 => init_wdf_cnt_r(2),
      I3 => init_wdf_cnt_r(1),
      O => Mrom_init_wdf_cnt_r_rom0000
    );
  Mcount_init_wdf_cnt_r_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => init_wdf_cnt_r(0),
      I1 => init_wdf_cnt_r(3),
      I2 => init_wdf_cnt_r(1),
      I3 => init_wdf_cnt_r(2),
      O => Result(3)
    );
  wdf_rden_90_r11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => wdf_rden_90_r_6323,
      I1 => phy_init_data_sel,
      O => wdf_rden
    );
  wdf_data_r_mux0001_10_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => init_data_r_10_Q,
      I1 => phy_init_data_sel,
      O => N0
    );
  wdf_data_r_mux0001_101_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => init_data_f_10_Q,
      I1 => phy_init_data_sel,
      O => N1
    );
  wdf_data_r_mux0001_100_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => init_data_f_0_Q,
      I1 => phy_init_data_sel,
      O => N3
    );
  wdf_data_r_mux0001_0_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => init_data_r_0_Q,
      I1 => phy_init_data_sel,
      O => N2
    );
  wr_stages_0_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_wren,
      I2 => ctrl_wren,
      O => wr_stages(0)
    );
  dq_oe_270_0 : FDS_1
    port map (
      C => clk90,
      D => wr_stages(2),
      S => wr_stages(1),
      Q => dq_oe_270(0)
    );
  dq_oe_270_1 : FDS_1
    port map (
      C => clk90,
      D => wr_stages(0),
      S => wr_stages(1),
      Q => dq_oe_270(1)
    );
  wdf_data_r_0 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_0_1,
      S => N2,
      Q => wdf_data_r(0)
    );
  wdf_data_r_mux0001_0_12 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(0),
      O => wdf_data_r_mux0001_0_1
    );
  wdf_data_r_1 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_1_1,
      S => N0,
      Q => wdf_data_r(1)
    );
  wdf_data_r_mux0001_1_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(1),
      O => wdf_data_r_mux0001_1_1
    );
  wdf_data_r_2 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_2_1,
      S => N0,
      Q => wdf_data_r(2)
    );
  wdf_data_r_mux0001_2_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(2),
      O => wdf_data_r_mux0001_2_1
    );
  wdf_data_r_3 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_3_1,
      S => N0,
      Q => wdf_data_r(3)
    );
  wdf_data_r_mux0001_3_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(3),
      O => wdf_data_r_mux0001_3_1
    );
  wdf_data_r_4 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_4_1,
      S => N2,
      Q => wdf_data_r(4)
    );
  wdf_data_r_mux0001_4_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(4),
      O => wdf_data_r_mux0001_4_1
    );
  wdf_data_r_5 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_5_1,
      S => N0,
      Q => wdf_data_r(5)
    );
  wdf_data_r_mux0001_5_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(5),
      O => wdf_data_r_mux0001_5_1
    );
  wdf_data_r_6 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_6_1,
      S => N0,
      Q => wdf_data_r(6)
    );
  wdf_data_r_mux0001_6_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(6),
      O => wdf_data_r_mux0001_6_1
    );
  wdf_data_r_7 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_7_1,
      S => N0,
      Q => wdf_data_r(7)
    );
  wdf_data_r_mux0001_7_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(7),
      O => wdf_data_r_mux0001_7_1
    );
  wdf_data_r_8 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_8_1,
      S => N2,
      Q => wdf_data_r(8)
    );
  wdf_data_r_mux0001_8_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(8),
      O => wdf_data_r_mux0001_8_1
    );
  wdf_data_r_9 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_9_1,
      S => N0,
      Q => wdf_data_r(9)
    );
  wdf_data_r_mux0001_9_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(9),
      O => wdf_data_r_mux0001_9_1
    );
  wdf_data_r_10 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_10_1,
      S => N0,
      Q => wdf_data_r(10)
    );
  wdf_data_r_mux0001_10_12 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(10),
      O => wdf_data_r_mux0001_10_1
    );
  wdf_data_r_11 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_11_1,
      S => N0,
      Q => wdf_data_r(11)
    );
  wdf_data_r_mux0001_11_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(11),
      O => wdf_data_r_mux0001_11_1
    );
  wdf_data_r_12 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_12_1,
      S => N2,
      Q => wdf_data_r(12)
    );
  wdf_data_r_mux0001_12_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(12),
      O => wdf_data_r_mux0001_12_1
    );
  wdf_data_r_13 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_13_1,
      S => N0,
      Q => wdf_data_r(13)
    );
  wdf_data_r_mux0001_13_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(13),
      O => wdf_data_r_mux0001_13_1
    );
  wdf_data_r_14 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_14_1,
      S => N0,
      Q => wdf_data_r(14)
    );
  wdf_data_r_mux0001_14_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(14),
      O => wdf_data_r_mux0001_14_1
    );
  wdf_data_r_15 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_15_1,
      S => N0,
      Q => wdf_data_r(15)
    );
  wdf_data_r_mux0001_15_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(15),
      O => wdf_data_r_mux0001_15_1
    );
  wdf_data_r_16 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_16_1,
      S => N2,
      Q => wdf_data_r(16)
    );
  wdf_data_r_mux0001_16_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(16),
      O => wdf_data_r_mux0001_16_1
    );
  wdf_data_r_17 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_17_1,
      S => N0,
      Q => wdf_data_r(17)
    );
  wdf_data_r_mux0001_17_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(17),
      O => wdf_data_r_mux0001_17_1
    );
  wdf_data_r_18 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_18_1,
      S => N0,
      Q => wdf_data_r(18)
    );
  wdf_data_r_mux0001_18_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(18),
      O => wdf_data_r_mux0001_18_1
    );
  wdf_data_r_19 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_19_1,
      S => N0,
      Q => wdf_data_r(19)
    );
  wdf_data_r_mux0001_19_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(19),
      O => wdf_data_r_mux0001_19_1
    );
  wdf_data_r_20 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_20_1,
      S => N2,
      Q => wdf_data_r(20)
    );
  wdf_data_r_mux0001_20_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(20),
      O => wdf_data_r_mux0001_20_1
    );
  wdf_data_r_21 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_21_1,
      S => N0,
      Q => wdf_data_r(21)
    );
  wdf_data_r_mux0001_21_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(21),
      O => wdf_data_r_mux0001_21_1
    );
  wdf_data_r_22 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_22_1,
      S => N0,
      Q => wdf_data_r(22)
    );
  wdf_data_r_mux0001_22_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(22),
      O => wdf_data_r_mux0001_22_1
    );
  wdf_data_r_23 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_23_1,
      S => N0,
      Q => wdf_data_r(23)
    );
  wdf_data_r_mux0001_23_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(23),
      O => wdf_data_r_mux0001_23_1
    );
  wdf_data_r_24 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_24_1,
      S => N2,
      Q => wdf_data_r(24)
    );
  wdf_data_r_mux0001_24_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(24),
      O => wdf_data_r_mux0001_24_1
    );
  wdf_data_r_25 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_25_1,
      S => N0,
      Q => wdf_data_r(25)
    );
  wdf_data_r_mux0001_25_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(25),
      O => wdf_data_r_mux0001_25_1
    );
  wdf_data_r_26 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_26_1,
      S => N0,
      Q => wdf_data_r(26)
    );
  wdf_data_r_mux0001_26_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(26),
      O => wdf_data_r_mux0001_26_1
    );
  wdf_data_r_27 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_27_1,
      S => N0,
      Q => wdf_data_r(27)
    );
  wdf_data_r_mux0001_27_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(27),
      O => wdf_data_r_mux0001_27_1
    );
  wdf_data_r_28 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_28_1,
      S => N2,
      Q => wdf_data_r(28)
    );
  wdf_data_r_mux0001_28_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(28),
      O => wdf_data_r_mux0001_28_1
    );
  wdf_data_r_29 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_29_1,
      S => N0,
      Q => wdf_data_r(29)
    );
  wdf_data_r_mux0001_29_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(29),
      O => wdf_data_r_mux0001_29_1
    );
  wdf_data_r_30 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_30_1,
      S => N0,
      Q => wdf_data_r(30)
    );
  wdf_data_r_mux0001_30_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(30),
      O => wdf_data_r_mux0001_30_1
    );
  wdf_data_r_31 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_31_1,
      S => N0,
      Q => wdf_data_r(31)
    );
  wdf_data_r_mux0001_31_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(31),
      O => wdf_data_r_mux0001_31_1
    );
  wdf_data_r_32 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_32_1,
      S => N2,
      Q => wdf_data_r(32)
    );
  wdf_data_r_mux0001_32_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(32),
      O => wdf_data_r_mux0001_32_1
    );
  wdf_data_r_33 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_33_1,
      S => N0,
      Q => wdf_data_r(33)
    );
  wdf_data_r_mux0001_33_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(33),
      O => wdf_data_r_mux0001_33_1
    );
  wdf_data_r_34 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_34_1,
      S => N0,
      Q => wdf_data_r(34)
    );
  wdf_data_r_mux0001_34_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(34),
      O => wdf_data_r_mux0001_34_1
    );
  wdf_data_r_35 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_35_1,
      S => N0,
      Q => wdf_data_r(35)
    );
  wdf_data_r_mux0001_35_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(35),
      O => wdf_data_r_mux0001_35_1
    );
  wdf_data_r_36 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_36_1,
      S => N2,
      Q => wdf_data_r(36)
    );
  wdf_data_r_mux0001_36_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(36),
      O => wdf_data_r_mux0001_36_1
    );
  wdf_data_r_37 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_37_1,
      S => N0,
      Q => wdf_data_r(37)
    );
  wdf_data_r_mux0001_37_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(37),
      O => wdf_data_r_mux0001_37_1
    );
  wdf_data_r_38 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_38_1,
      S => N0,
      Q => wdf_data_r(38)
    );
  wdf_data_r_mux0001_38_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(38),
      O => wdf_data_r_mux0001_38_1
    );
  wdf_data_r_39 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_39_1,
      S => N0,
      Q => wdf_data_r(39)
    );
  wdf_data_r_mux0001_39_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(39),
      O => wdf_data_r_mux0001_39_1
    );
  wdf_data_r_40 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_40_1,
      S => N2,
      Q => wdf_data_r(40)
    );
  wdf_data_r_mux0001_40_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(40),
      O => wdf_data_r_mux0001_40_1
    );
  wdf_data_r_41 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_41_1,
      S => N0,
      Q => wdf_data_r(41)
    );
  wdf_data_r_mux0001_41_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(41),
      O => wdf_data_r_mux0001_41_1
    );
  wdf_data_r_42 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_42_1,
      S => N0,
      Q => wdf_data_r(42)
    );
  wdf_data_r_mux0001_42_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(42),
      O => wdf_data_r_mux0001_42_1
    );
  wdf_data_r_43 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_43_1,
      S => N0,
      Q => wdf_data_r(43)
    );
  wdf_data_r_mux0001_43_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(43),
      O => wdf_data_r_mux0001_43_1
    );
  wdf_data_r_44 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_44_1,
      S => N2,
      Q => wdf_data_r(44)
    );
  wdf_data_r_mux0001_44_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(44),
      O => wdf_data_r_mux0001_44_1
    );
  wdf_data_r_45 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_45_1,
      S => N0,
      Q => wdf_data_r(45)
    );
  wdf_data_r_mux0001_45_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(45),
      O => wdf_data_r_mux0001_45_1
    );
  wdf_data_r_46 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_46_1,
      S => N0,
      Q => wdf_data_r(46)
    );
  wdf_data_r_mux0001_46_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(46),
      O => wdf_data_r_mux0001_46_1
    );
  wdf_data_r_47 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_47_1,
      S => N0,
      Q => wdf_data_r(47)
    );
  wdf_data_r_mux0001_47_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(47),
      O => wdf_data_r_mux0001_47_1
    );
  wdf_data_r_48 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_48_1,
      S => N2,
      Q => wdf_data_r(48)
    );
  wdf_data_r_mux0001_48_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(48),
      O => wdf_data_r_mux0001_48_1
    );
  wdf_data_r_49 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_49_1,
      S => N0,
      Q => wdf_data_r(49)
    );
  wdf_data_r_mux0001_49_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(49),
      O => wdf_data_r_mux0001_49_1
    );
  wdf_data_r_50 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_50_1,
      S => N0,
      Q => wdf_data_r(50)
    );
  wdf_data_r_mux0001_50_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(50),
      O => wdf_data_r_mux0001_50_1
    );
  wdf_data_r_51 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_51_1,
      S => N0,
      Q => wdf_data_r(51)
    );
  wdf_data_r_mux0001_51_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(51),
      O => wdf_data_r_mux0001_51_1
    );
  wdf_data_r_52 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_52_1,
      S => N2,
      Q => wdf_data_r(52)
    );
  wdf_data_r_mux0001_52_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(52),
      O => wdf_data_r_mux0001_52_1
    );
  wdf_data_r_53 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_53_1,
      S => N0,
      Q => wdf_data_r(53)
    );
  wdf_data_r_mux0001_53_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(53),
      O => wdf_data_r_mux0001_53_1
    );
  wdf_data_r_54 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_54_1,
      S => N0,
      Q => wdf_data_r(54)
    );
  wdf_data_r_mux0001_54_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(54),
      O => wdf_data_r_mux0001_54_1
    );
  wdf_data_r_55 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_55_1,
      S => N0,
      Q => wdf_data_r(55)
    );
  wdf_data_r_mux0001_55_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(55),
      O => wdf_data_r_mux0001_55_1
    );
  wdf_data_r_56 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_56_1,
      S => N2,
      Q => wdf_data_r(56)
    );
  wdf_data_r_mux0001_56_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(56),
      O => wdf_data_r_mux0001_56_1
    );
  wdf_data_r_57 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_57_1,
      S => N0,
      Q => wdf_data_r(57)
    );
  wdf_data_r_mux0001_57_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(57),
      O => wdf_data_r_mux0001_57_1
    );
  wdf_data_r_58 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_58_1,
      S => N0,
      Q => wdf_data_r(58)
    );
  wdf_data_r_mux0001_58_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(58),
      O => wdf_data_r_mux0001_58_1
    );
  wdf_data_r_59 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_59_1,
      S => N0,
      Q => wdf_data_r(59)
    );
  wdf_data_r_mux0001_59_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(59),
      O => wdf_data_r_mux0001_59_1
    );
  wdf_data_r_60 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_60_1,
      S => N2,
      Q => wdf_data_r(60)
    );
  wdf_data_r_mux0001_60_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(60),
      O => wdf_data_r_mux0001_60_1
    );
  wdf_data_r_61 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_61_1,
      S => N0,
      Q => wdf_data_r(61)
    );
  wdf_data_r_mux0001_61_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(61),
      O => wdf_data_r_mux0001_61_1
    );
  wdf_data_r_62 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_62_1,
      S => N0,
      Q => wdf_data_r(62)
    );
  wdf_data_r_mux0001_62_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(62),
      O => wdf_data_r_mux0001_62_1
    );
  wdf_data_r_63 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_63_1,
      S => N0,
      Q => wdf_data_r(63)
    );
  wdf_data_r_mux0001_63_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(63),
      O => wdf_data_r_mux0001_63_1
    );
  wdf_data_r_64 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_64_1,
      S => N3,
      Q => wdf_data_r(64)
    );
  wdf_data_r_mux0001_64_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(64),
      O => wdf_data_r_mux0001_64_1
    );
  wdf_data_r_65 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_65_1,
      S => N1,
      Q => wdf_data_r(65)
    );
  wdf_data_r_mux0001_65_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(65),
      O => wdf_data_r_mux0001_65_1
    );
  wdf_data_r_66 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_66_1,
      S => N1,
      Q => wdf_data_r(66)
    );
  wdf_data_r_mux0001_66_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(66),
      O => wdf_data_r_mux0001_66_1
    );
  wdf_data_r_67 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_67_1,
      S => N1,
      Q => wdf_data_r(67)
    );
  wdf_data_r_mux0001_67_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(67),
      O => wdf_data_r_mux0001_67_1
    );
  wdf_data_r_68 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_68_1,
      S => N3,
      Q => wdf_data_r(68)
    );
  wdf_data_r_mux0001_68_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(68),
      O => wdf_data_r_mux0001_68_1
    );
  wdf_data_r_69 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_69_1,
      S => N1,
      Q => wdf_data_r(69)
    );
  wdf_data_r_mux0001_69_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(69),
      O => wdf_data_r_mux0001_69_1
    );
  wdf_data_r_70 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_70_1,
      S => N1,
      Q => wdf_data_r(70)
    );
  wdf_data_r_mux0001_70_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(70),
      O => wdf_data_r_mux0001_70_1
    );
  wdf_data_r_71 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_71_1,
      S => N1,
      Q => wdf_data_r(71)
    );
  wdf_data_r_mux0001_71_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(71),
      O => wdf_data_r_mux0001_71_1
    );
  wdf_data_r_72 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_72_1,
      S => N3,
      Q => wdf_data_r(72)
    );
  wdf_data_r_mux0001_72_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(72),
      O => wdf_data_r_mux0001_72_1
    );
  wdf_data_r_73 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_73_1,
      S => N1,
      Q => wdf_data_r(73)
    );
  wdf_data_r_mux0001_73_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(73),
      O => wdf_data_r_mux0001_73_1
    );
  wdf_data_r_74 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_74_1,
      S => N1,
      Q => wdf_data_r(74)
    );
  wdf_data_r_mux0001_74_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(74),
      O => wdf_data_r_mux0001_74_1
    );
  wdf_data_r_75 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_75_1,
      S => N1,
      Q => wdf_data_r(75)
    );
  wdf_data_r_mux0001_75_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(75),
      O => wdf_data_r_mux0001_75_1
    );
  wdf_data_r_76 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_76_1,
      S => N3,
      Q => wdf_data_r(76)
    );
  wdf_data_r_mux0001_76_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(76),
      O => wdf_data_r_mux0001_76_1
    );
  wdf_data_r_77 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_77_1,
      S => N1,
      Q => wdf_data_r(77)
    );
  wdf_data_r_mux0001_77_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(77),
      O => wdf_data_r_mux0001_77_1
    );
  wdf_data_r_78 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_78_1,
      S => N1,
      Q => wdf_data_r(78)
    );
  wdf_data_r_mux0001_78_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(78),
      O => wdf_data_r_mux0001_78_1
    );
  wdf_data_r_79 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_79_1,
      S => N1,
      Q => wdf_data_r(79)
    );
  wdf_data_r_mux0001_79_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(79),
      O => wdf_data_r_mux0001_79_1
    );
  wdf_data_r_80 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_80_1,
      S => N3,
      Q => wdf_data_r(80)
    );
  wdf_data_r_mux0001_80_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(80),
      O => wdf_data_r_mux0001_80_1
    );
  wdf_data_r_81 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_81_1,
      S => N1,
      Q => wdf_data_r(81)
    );
  wdf_data_r_mux0001_81_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(81),
      O => wdf_data_r_mux0001_81_1
    );
  wdf_data_r_82 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_82_1,
      S => N1,
      Q => wdf_data_r(82)
    );
  wdf_data_r_mux0001_82_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(82),
      O => wdf_data_r_mux0001_82_1
    );
  wdf_data_r_83 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_83_1,
      S => N1,
      Q => wdf_data_r(83)
    );
  wdf_data_r_mux0001_83_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(83),
      O => wdf_data_r_mux0001_83_1
    );
  wdf_data_r_84 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_84_1,
      S => N3,
      Q => wdf_data_r(84)
    );
  wdf_data_r_mux0001_84_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(84),
      O => wdf_data_r_mux0001_84_1
    );
  wdf_data_r_85 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_85_1,
      S => N1,
      Q => wdf_data_r(85)
    );
  wdf_data_r_mux0001_85_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(85),
      O => wdf_data_r_mux0001_85_1
    );
  wdf_data_r_86 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_86_1,
      S => N1,
      Q => wdf_data_r(86)
    );
  wdf_data_r_mux0001_86_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(86),
      O => wdf_data_r_mux0001_86_1
    );
  wdf_data_r_87 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_87_1,
      S => N1,
      Q => wdf_data_r(87)
    );
  wdf_data_r_mux0001_87_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(87),
      O => wdf_data_r_mux0001_87_1
    );
  wdf_data_r_88 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_88_1,
      S => N3,
      Q => wdf_data_r(88)
    );
  wdf_data_r_mux0001_88_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(88),
      O => wdf_data_r_mux0001_88_1
    );
  wdf_data_r_89 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_89_1,
      S => N1,
      Q => wdf_data_r(89)
    );
  wdf_data_r_mux0001_89_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(89),
      O => wdf_data_r_mux0001_89_1
    );
  wdf_data_r_90 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_90_1,
      S => N1,
      Q => wdf_data_r(90)
    );
  wdf_data_r_mux0001_90_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(90),
      O => wdf_data_r_mux0001_90_1
    );
  wdf_data_r_91 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_91_1,
      S => N1,
      Q => wdf_data_r(91)
    );
  wdf_data_r_mux0001_91_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(91),
      O => wdf_data_r_mux0001_91_1
    );
  wdf_data_r_92 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_92_1,
      S => N3,
      Q => wdf_data_r(92)
    );
  wdf_data_r_mux0001_92_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(92),
      O => wdf_data_r_mux0001_92_1
    );
  wdf_data_r_93 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_93_1,
      S => N1,
      Q => wdf_data_r(93)
    );
  wdf_data_r_mux0001_93_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(93),
      O => wdf_data_r_mux0001_93_1
    );
  wdf_data_r_94 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_94_1,
      S => N1,
      Q => wdf_data_r(94)
    );
  wdf_data_r_mux0001_94_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(94),
      O => wdf_data_r_mux0001_94_1
    );
  wdf_data_r_95 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_95_1,
      S => N1,
      Q => wdf_data_r(95)
    );
  wdf_data_r_mux0001_95_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(95),
      O => wdf_data_r_mux0001_95_1
    );
  wdf_data_r_96 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_96_1,
      S => N3,
      Q => wdf_data_r(96)
    );
  wdf_data_r_mux0001_96_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(96),
      O => wdf_data_r_mux0001_96_1
    );
  wdf_data_r_97 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_97_1,
      S => N1,
      Q => wdf_data_r(97)
    );
  wdf_data_r_mux0001_97_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(97),
      O => wdf_data_r_mux0001_97_1
    );
  wdf_data_r_98 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_98_1,
      S => N1,
      Q => wdf_data_r(98)
    );
  wdf_data_r_mux0001_98_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(98),
      O => wdf_data_r_mux0001_98_1
    );
  wdf_data_r_99 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_99_1,
      S => N1,
      Q => wdf_data_r(99)
    );
  wdf_data_r_mux0001_99_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(99),
      O => wdf_data_r_mux0001_99_1
    );
  wdf_data_r_100 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_100_1,
      S => N3,
      Q => wdf_data_r(100)
    );
  wdf_data_r_mux0001_100_12 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(100),
      O => wdf_data_r_mux0001_100_1
    );
  wdf_data_r_101 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_101_1,
      S => N1,
      Q => wdf_data_r(101)
    );
  wdf_data_r_mux0001_101_12 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(101),
      O => wdf_data_r_mux0001_101_1
    );
  wdf_data_r_102 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_102_1,
      S => N1,
      Q => wdf_data_r(102)
    );
  wdf_data_r_mux0001_102_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(102),
      O => wdf_data_r_mux0001_102_1
    );
  wdf_data_r_103 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_103_1,
      S => N1,
      Q => wdf_data_r(103)
    );
  wdf_data_r_mux0001_103_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(103),
      O => wdf_data_r_mux0001_103_1
    );
  wdf_data_r_104 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_104_1,
      S => N3,
      Q => wdf_data_r(104)
    );
  wdf_data_r_mux0001_104_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(104),
      O => wdf_data_r_mux0001_104_1
    );
  wdf_data_r_105 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_105_1,
      S => N1,
      Q => wdf_data_r(105)
    );
  wdf_data_r_mux0001_105_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(105),
      O => wdf_data_r_mux0001_105_1
    );
  wdf_data_r_106 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_106_1,
      S => N1,
      Q => wdf_data_r(106)
    );
  wdf_data_r_mux0001_106_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(106),
      O => wdf_data_r_mux0001_106_1
    );
  wdf_data_r_107 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_107_1,
      S => N1,
      Q => wdf_data_r(107)
    );
  wdf_data_r_mux0001_107_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(107),
      O => wdf_data_r_mux0001_107_1
    );
  wdf_data_r_108 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_108_1,
      S => N3,
      Q => wdf_data_r(108)
    );
  wdf_data_r_mux0001_108_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(108),
      O => wdf_data_r_mux0001_108_1
    );
  wdf_data_r_109 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_109_1,
      S => N1,
      Q => wdf_data_r(109)
    );
  wdf_data_r_mux0001_109_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(109),
      O => wdf_data_r_mux0001_109_1
    );
  wdf_data_r_110 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_110_1,
      S => N1,
      Q => wdf_data_r(110)
    );
  wdf_data_r_mux0001_110_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(110),
      O => wdf_data_r_mux0001_110_1
    );
  wdf_data_r_111 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_111_1,
      S => N1,
      Q => wdf_data_r(111)
    );
  wdf_data_r_mux0001_111_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(111),
      O => wdf_data_r_mux0001_111_1
    );
  wdf_data_r_112 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_112_1,
      S => N3,
      Q => wdf_data_r(112)
    );
  wdf_data_r_mux0001_112_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(112),
      O => wdf_data_r_mux0001_112_1
    );
  wdf_data_r_113 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_113_1,
      S => N1,
      Q => wdf_data_r(113)
    );
  wdf_data_r_mux0001_113_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(113),
      O => wdf_data_r_mux0001_113_1
    );
  wdf_data_r_114 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_114_1,
      S => N1,
      Q => wdf_data_r(114)
    );
  wdf_data_r_mux0001_114_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(114),
      O => wdf_data_r_mux0001_114_1
    );
  wdf_data_r_115 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_115_1,
      S => N1,
      Q => wdf_data_r(115)
    );
  wdf_data_r_mux0001_115_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(115),
      O => wdf_data_r_mux0001_115_1
    );
  wdf_data_r_116 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_116_1,
      S => N3,
      Q => wdf_data_r(116)
    );
  wdf_data_r_mux0001_116_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(116),
      O => wdf_data_r_mux0001_116_1
    );
  wdf_data_r_117 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_117_1,
      S => N1,
      Q => wdf_data_r(117)
    );
  wdf_data_r_mux0001_117_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(117),
      O => wdf_data_r_mux0001_117_1
    );
  wdf_data_r_118 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_118_1,
      S => N1,
      Q => wdf_data_r(118)
    );
  wdf_data_r_mux0001_118_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(118),
      O => wdf_data_r_mux0001_118_1
    );
  wdf_data_r_119 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_119_1,
      S => N1,
      Q => wdf_data_r(119)
    );
  wdf_data_r_mux0001_119_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(119),
      O => wdf_data_r_mux0001_119_1
    );
  wdf_data_r_120 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_120_1,
      S => N3,
      Q => wdf_data_r(120)
    );
  wdf_data_r_mux0001_120_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(120),
      O => wdf_data_r_mux0001_120_1
    );
  wdf_data_r_121 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_121_1,
      S => N1,
      Q => wdf_data_r(121)
    );
  wdf_data_r_mux0001_121_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(121),
      O => wdf_data_r_mux0001_121_1
    );
  wdf_data_r_122 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_122_1,
      S => N1,
      Q => wdf_data_r(122)
    );
  wdf_data_r_mux0001_122_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(122),
      O => wdf_data_r_mux0001_122_1
    );
  wdf_data_r_123 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_123_1,
      S => N1,
      Q => wdf_data_r(123)
    );
  wdf_data_r_mux0001_123_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(123),
      O => wdf_data_r_mux0001_123_1
    );
  wdf_data_r_124 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_124_1,
      S => N3,
      Q => wdf_data_r(124)
    );
  wdf_data_r_mux0001_124_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(124),
      O => wdf_data_r_mux0001_124_1
    );
  wdf_data_r_125 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_125_1,
      S => N1,
      Q => wdf_data_r(125)
    );
  wdf_data_r_mux0001_125_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(125),
      O => wdf_data_r_mux0001_125_1
    );
  wdf_data_r_126 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_126_1,
      S => N1,
      Q => wdf_data_r(126)
    );
  wdf_data_r_mux0001_126_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(126),
      O => wdf_data_r_mux0001_126_1
    );
  wdf_data_r_127 : FDS
    port map (
      C => clk90,
      D => wdf_data_r_mux0001_127_1,
      S => N1,
      Q => wdf_data_r(127)
    );
  wdf_data_r_mux0001_127_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => wdf_data(127),
      O => wdf_data_r_mux0001_127_1
    );
  dqs_rst_270 : FD_1
    port map (
      C => clk90,
      D => dqs_rst_270_rstpot,
      Q => dqs_rst_270_5885
    );
  init_data_f_10 : FD
    port map (
      C => clk90,
      D => init_data_f_10_rstpot1_5891,
      Q => init_data_f_10_Q
    );
  odt_01 : LUT5
    generic map(
      INIT => X"FFFFFEAE"
    )
    port map (
      I0 => wr_stages(2),
      I1 => phy_init_wren,
      I2 => phy_init_data_sel,
      I3 => ctrl_wren,
      I4 => wr_stages(1),
      O => NlwRenamedSig_OI_odt(0)
    );
  dqs_rst_270_rstpot1 : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => phy_init_data_sel,
      I1 => phy_init_wren,
      I2 => ctrl_wren,
      O => dqs_rst_270_rstpot
    );
  init_data_f_10_rstpot1 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => init_wdf_cnt_r(3),
      I1 => init_wdf_cnt_r(1),
      I2 => init_wdf_cnt_r(0),
      I3 => init_wdf_cnt_r(2),
      O => init_data_f_10_rstpot1_5891
    );
  phy_init_data_sel_inv1_INV_0 : INV
    port map (
      I => phy_init_data_sel,
      O => phy_init_data_sel_inv
    );
  Mcount_init_wdf_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => init_wdf_cnt_r(0),
      O => Result(0)
    );
  dq_oe_n_90_r1_0_rstpot1_INV_0 : INV
    port map (
      I => dq_oe_270(0),
      O => dq_oe_n_90_r1_0_rstpot
    );
  dq_oe_n_90_r1_1_rstpot1_INV_0 : INV
    port map (
      I => dq_oe_270(1),
      O => dq_oe_n_90_r1_1_rstpot
    );
  dqs_oe_n_180_r1_rstpot1_INV_0 : INV
    port map (
      I => dq_oe_270(1),
      O => dqs_oe_n_180_r1_rstpot
    );
  dqs_rst_n_180_r1_rstpot1_INV_0 : INV
    port map (
      I => dqs_rst_270_5885,
      O => dqs_rst_n_180_r1_rstpot
    );
  XST_VCC : VCC
    port map (
      P => N01
    );
  clk90_inv : INV
    port map (
      I => clk90,
      O => clk90_inv_5874
    );
  Mshreg_dm_ce : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_odt(1),
      A1 => NlwRenamedSig_OI_odt(1),
      A2 => NlwRenamedSig_OI_odt(1),
      A3 => NlwRenamedSig_OI_odt(1),
      CE => N01,
      CLK => clk90_inv_5874,
      D => NlwRenamedSig_OI_odt(0),
      Q => Mshreg_dm_ce_5856,
      Q15 => NLW_Mshreg_dm_ce_Q15_UNCONNECTED
    );
  dm_ce_4294 : FDE
    port map (
      C => clk90_inv_5874,
      CE => N01,
      D => Mshreg_dm_ce_5856,
      Q => dm_ce
    );
  Mshreg_dq_oe_n_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_odt(1),
      A1 => NlwRenamedSig_OI_odt(1),
      A2 => NlwRenamedSig_OI_odt(1),
      A3 => NlwRenamedSig_OI_odt(1),
      CE => N01,
      CLK => clk90,
      D => dq_oe_n_90_r1_0_rstpot,
      Q => Mshreg_dq_oe_n_0_5857,
      Q15 => NLW_Mshreg_dq_oe_n_0_Q15_UNCONNECTED
    );
  dq_oe_n_0 : FDE
    port map (
      C => clk90,
      CE => N01,
      D => Mshreg_dq_oe_n_0_5857,
      Q => dq_oe_n(0)
    );
  Mshreg_dq_oe_n_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_odt(1),
      A1 => NlwRenamedSig_OI_odt(1),
      A2 => NlwRenamedSig_OI_odt(1),
      A3 => NlwRenamedSig_OI_odt(1),
      CE => N01,
      CLK => clk90,
      D => dq_oe_n_90_r1_1_rstpot,
      Q => Mshreg_dq_oe_n_1_5858,
      Q15 => NLW_Mshreg_dq_oe_n_1_Q15_UNCONNECTED
    );
  dq_oe_n_1 : FDE
    port map (
      C => clk90,
      CE => N01,
      D => Mshreg_dq_oe_n_1_5858,
      Q => dq_oe_n(1)
    );
  clk0_inv : INV
    port map (
      I => clk0,
      O => clk0_inv_5871
    );
  Mshreg_dqs_rst_n : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_odt(1),
      A1 => NlwRenamedSig_OI_odt(1),
      A2 => NlwRenamedSig_OI_odt(1),
      A3 => NlwRenamedSig_OI_odt(1),
      CE => N01,
      CLK => clk0_inv_5871,
      D => dqs_rst_n_180_r1_rstpot,
      Q => Mshreg_dqs_rst_n_5860,
      Q15 => NLW_Mshreg_dqs_rst_n_Q15_UNCONNECTED
    );
  dqs_rst_n_4301 : FDE
    port map (
      C => clk0_inv_5871,
      CE => N01,
      D => Mshreg_dqs_rst_n_5860,
      Q => dqs_rst_n
    );
  clk0_inv_0 : INV
    port map (
      I => clk0,
      O => clk0_inv1
    );
  Mshreg_dqs_oe_n : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_odt(1),
      A1 => NlwRenamedSig_OI_odt(1),
      A2 => NlwRenamedSig_OI_odt(1),
      A3 => NlwRenamedSig_OI_odt(1),
      CE => N01,
      CLK => clk0_inv1,
      D => dqs_oe_n_180_r1_rstpot,
      Q => Mshreg_dqs_oe_n_5859,
      Q15 => NLW_Mshreg_dqs_oe_n_Q15_UNCONNECTED
    );
  dqs_oe_n_4304 : FDE
    port map (
      C => clk0_inv1,
      CE => N01,
      D => Mshreg_dqs_oe_n_5859,
      Q => dqs_oe_n
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_phy_top is
  port (
    ctrl_ref_flag : in STD_LOGIC := 'X'; 
    ctrl_rden : in STD_LOGIC := 'X'; 
    dbg_idel_down_dq : in STD_LOGIC := 'X'; 
    ctrl_we_n : in STD_LOGIC := 'X'; 
    ctrl_ras_n : in STD_LOGIC := 'X'; 
    ctrl_wren : in STD_LOGIC := 'X'; 
    dbg_idel_down_all : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_dqs : in STD_LOGIC := 'X'; 
    wdf_rden : out STD_LOGIC; 
    dbg_idel_up_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_up_gate : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rstdiv0 : in STD_LOGIC := 'X'; 
    ddr_ras_n : out STD_LOGIC; 
    ctrl_cas_n : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_gate : in STD_LOGIC := 'X'; 
    ddr_we_n : out STD_LOGIC; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    dbg_idel_down_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_down_gate : in STD_LOGIC := 'X'; 
    dbg_idel_up_dq : in STD_LOGIC := 'X'; 
    dbg_idel_up_all : in STD_LOGIC := 'X'; 
    rst90 : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_dq : in STD_LOGIC := 'X'; 
    phy_init_done : out STD_LOGIC; 
    ddr_cas_n : out STD_LOGIC; 
    ddr_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dbg_calib_gate_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
    dbg_calib_dqs_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
    phy_calib_rden_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_err : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    ddr_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dbg_calib_dq_tap_cnt : out STD_LOGIC_VECTOR ( 383 downto 0 ); 
    phy_calib_rden : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dbg_calib_rden_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
    ddr_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr_addr : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
    rd_data_rise : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dbg_calib_gate_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
    dbg_calib_rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rd_data_fall : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    ddr_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ddr_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    ctrl_addr : in STD_LOGIC_VECTOR ( 13 downto 0 ); 
    wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
    wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    dbg_sel_idel_gate : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    ctrl_ba : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    dbg_sel_idel_dqs : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    dbg_sel_idel_dq : in STD_LOGIC_VECTOR ( 5 downto 0 ); 
    ctrl_cs_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ddr2_phy_top;

architecture Structure of ddr2_phy_top is
  component ddr2_phy_write
    port (
      dqs_oe_n : out STD_LOGIC; 
      ctrl_wren : in STD_LOGIC := 'X'; 
      wdf_rden : out STD_LOGIC; 
      clk0 : in STD_LOGIC := 'X'; 
      phy_init_wren : in STD_LOGIC := 'X'; 
      dm_ce : out STD_LOGIC; 
      dqs_rst_n : out STD_LOGIC; 
      clk90 : in STD_LOGIC := 'X'; 
      phy_init_data_sel : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      wr_data_rise : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      wr_data_fall : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dq_oe_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      mask_data_rise : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      mask_data_fall : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
      wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
    );
  end component;
  component ddr2_phy_ctl_io
    port (
      phy_init_ras_n : in STD_LOGIC := 'X'; 
      ctrl_we_n : in STD_LOGIC := 'X'; 
      ctrl_ras_n : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      phy_init_cas_n : in STD_LOGIC := 'X'; 
      phy_init_we_n : in STD_LOGIC := 'X'; 
      ddr_ras_n : out STD_LOGIC; 
      ctrl_cas_n : in STD_LOGIC := 'X'; 
      ddr_we_n : out STD_LOGIC; 
      clk90 : in STD_LOGIC := 'X'; 
      phy_init_data_sel : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      ddr_cas_n : out STD_LOGIC; 
      ddr_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr_addr : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
      ddr_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      ddr_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      phy_init_cke : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ctrl_addr : in STD_LOGIC_VECTOR ( 13 downto 0 ); 
      phy_init_cs_n : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      phy_init_addr : in STD_LOGIC_VECTOR ( 13 downto 0 ); 
      odt : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ctrl_ba : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      phy_init_ba : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      ctrl_cs_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  component ddr2_phy_init
    port (
      phy_init_ras_n : out STD_LOGIC; 
      ctrl_ref_flag : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      phy_init_rden : out STD_LOGIC; 
      clk0 : in STD_LOGIC := 'X'; 
      phy_init_cas_n : out STD_LOGIC; 
      phy_init_we_n : out STD_LOGIC; 
      phy_init_wren : out STD_LOGIC; 
      calib_ref_done : out STD_LOGIC; 
      rstdiv0 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      phy_init_data_sel : out STD_LOGIC; 
      calib_ref_req : in STD_LOGIC := 'X'; 
      phy_init_done : out STD_LOGIC; 
      phy_init_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      calib_start : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      phy_init_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      phy_init_addr : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
      phy_init_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      calib_done : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
    );
  end component;
  component ddr2_phy_io
    port (
      dqs_oe_n : in STD_LOGIC := 'X'; 
      ctrl_rden : in STD_LOGIC := 'X'; 
      dbg_idel_down_dq : in STD_LOGIC := 'X'; 
      dbg_idel_down_all : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_up_dqs : in STD_LOGIC := 'X'; 
      phy_init_rden : in STD_LOGIC := 'X'; 
      dbg_idel_up_gate : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      calib_ref_done : in STD_LOGIC := 'X'; 
      dm_ce : in STD_LOGIC := 'X'; 
      rstdiv0 : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_gate : in STD_LOGIC := 'X'; 
      dqs_rst_n : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      dbg_idel_down_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_down_gate : in STD_LOGIC := 'X'; 
      dbg_idel_up_dq : in STD_LOGIC := 'X'; 
      dbg_idel_up_all : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_dq : in STD_LOGIC := 'X'; 
      calib_ref_req : out STD_LOGIC; 
      ddr_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dbg_calib_gate_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
      calib_rden_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_dqs_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
      calib_rden : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_err : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      dbg_calib_dq_tap_cnt : out STD_LOGIC_VECTOR ( 383 downto 0 ); 
      ddr_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      dbg_calib_rden_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
      rd_data_rise : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dbg_calib_gate_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
      dbg_calib_rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      rd_data_fall : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      ddr_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      wr_data_rise : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
      calib_start : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      wr_data_fall : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dq_oe_n : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      dbg_sel_idel_gate : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      dbg_sel_idel_dqs : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      dbg_sel_idel_dq : in STD_LOGIC_VECTOR ( 5 downto 0 ); 
      mask_data_rise : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      mask_data_fall : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
    );
  end component;
  signal calib_ref_done : STD_LOGIC; 
  signal calib_ref_req : STD_LOGIC; 
  signal dm_ce : STD_LOGIC; 
  signal dqs_oe_n : STD_LOGIC; 
  signal dqs_rst_n : STD_LOGIC; 
  signal phy_init_cas_n : STD_LOGIC; 
  signal phy_init_data_sel : STD_LOGIC; 
  signal phy_init_ras_n : STD_LOGIC; 
  signal phy_init_rden : STD_LOGIC; 
  signal phy_init_we_n : STD_LOGIC; 
  signal phy_init_wren : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_idel_down_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_idel_down_all_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_all_idel_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_idel_up_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_idel_up_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_all_idel_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_idel_down_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_idel_down_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_idel_up_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_idel_up_all_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_all_idel_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_gate_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_gate_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_gate_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_gate_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_dqs_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_dqs_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_dqs_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_dqs_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_dq_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_dq_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_dq_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_dq_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_dq_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_io_dbg_sel_idel_dq_0_UNCONNECTED : STD_LOGIC; 
  signal calib_done : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal calib_start : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal dq_oe_n : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mask_data_fall : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mask_data_rise : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal odt : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal phy_init_addr : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal phy_init_ba : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal phy_init_cke : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal phy_init_cs_n : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal wr_data_fall : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal wr_data_rise : STD_LOGIC_VECTOR ( 63 downto 0 ); 
begin
  u_phy_write : ddr2_phy_write
    port map (
      dqs_oe_n => dqs_oe_n,
      ctrl_wren => ctrl_wren,
      wdf_rden => wdf_rden,
      clk0 => clk0,
      phy_init_wren => phy_init_wren,
      dm_ce => dm_ce,
      dqs_rst_n => dqs_rst_n,
      clk90 => clk90,
      phy_init_data_sel => phy_init_data_sel,
      rst90 => rst90,
      wr_data_rise(63) => wr_data_rise(63),
      wr_data_rise(62) => wr_data_rise(62),
      wr_data_rise(61) => wr_data_rise(61),
      wr_data_rise(60) => wr_data_rise(60),
      wr_data_rise(59) => wr_data_rise(59),
      wr_data_rise(58) => wr_data_rise(58),
      wr_data_rise(57) => wr_data_rise(57),
      wr_data_rise(56) => wr_data_rise(56),
      wr_data_rise(55) => wr_data_rise(55),
      wr_data_rise(54) => wr_data_rise(54),
      wr_data_rise(53) => wr_data_rise(53),
      wr_data_rise(52) => wr_data_rise(52),
      wr_data_rise(51) => wr_data_rise(51),
      wr_data_rise(50) => wr_data_rise(50),
      wr_data_rise(49) => wr_data_rise(49),
      wr_data_rise(48) => wr_data_rise(48),
      wr_data_rise(47) => wr_data_rise(47),
      wr_data_rise(46) => wr_data_rise(46),
      wr_data_rise(45) => wr_data_rise(45),
      wr_data_rise(44) => wr_data_rise(44),
      wr_data_rise(43) => wr_data_rise(43),
      wr_data_rise(42) => wr_data_rise(42),
      wr_data_rise(41) => wr_data_rise(41),
      wr_data_rise(40) => wr_data_rise(40),
      wr_data_rise(39) => wr_data_rise(39),
      wr_data_rise(38) => wr_data_rise(38),
      wr_data_rise(37) => wr_data_rise(37),
      wr_data_rise(36) => wr_data_rise(36),
      wr_data_rise(35) => wr_data_rise(35),
      wr_data_rise(34) => wr_data_rise(34),
      wr_data_rise(33) => wr_data_rise(33),
      wr_data_rise(32) => wr_data_rise(32),
      wr_data_rise(31) => wr_data_rise(31),
      wr_data_rise(30) => wr_data_rise(30),
      wr_data_rise(29) => wr_data_rise(29),
      wr_data_rise(28) => wr_data_rise(28),
      wr_data_rise(27) => wr_data_rise(27),
      wr_data_rise(26) => wr_data_rise(26),
      wr_data_rise(25) => wr_data_rise(25),
      wr_data_rise(24) => wr_data_rise(24),
      wr_data_rise(23) => wr_data_rise(23),
      wr_data_rise(22) => wr_data_rise(22),
      wr_data_rise(21) => wr_data_rise(21),
      wr_data_rise(20) => wr_data_rise(20),
      wr_data_rise(19) => wr_data_rise(19),
      wr_data_rise(18) => wr_data_rise(18),
      wr_data_rise(17) => wr_data_rise(17),
      wr_data_rise(16) => wr_data_rise(16),
      wr_data_rise(15) => wr_data_rise(15),
      wr_data_rise(14) => wr_data_rise(14),
      wr_data_rise(13) => wr_data_rise(13),
      wr_data_rise(12) => wr_data_rise(12),
      wr_data_rise(11) => wr_data_rise(11),
      wr_data_rise(10) => wr_data_rise(10),
      wr_data_rise(9) => wr_data_rise(9),
      wr_data_rise(8) => wr_data_rise(8),
      wr_data_rise(7) => wr_data_rise(7),
      wr_data_rise(6) => wr_data_rise(6),
      wr_data_rise(5) => wr_data_rise(5),
      wr_data_rise(4) => wr_data_rise(4),
      wr_data_rise(3) => wr_data_rise(3),
      wr_data_rise(2) => wr_data_rise(2),
      wr_data_rise(1) => wr_data_rise(1),
      wr_data_rise(0) => wr_data_rise(0),
      wr_data_fall(63) => wr_data_fall(63),
      wr_data_fall(62) => wr_data_fall(62),
      wr_data_fall(61) => wr_data_fall(61),
      wr_data_fall(60) => wr_data_fall(60),
      wr_data_fall(59) => wr_data_fall(59),
      wr_data_fall(58) => wr_data_fall(58),
      wr_data_fall(57) => wr_data_fall(57),
      wr_data_fall(56) => wr_data_fall(56),
      wr_data_fall(55) => wr_data_fall(55),
      wr_data_fall(54) => wr_data_fall(54),
      wr_data_fall(53) => wr_data_fall(53),
      wr_data_fall(52) => wr_data_fall(52),
      wr_data_fall(51) => wr_data_fall(51),
      wr_data_fall(50) => wr_data_fall(50),
      wr_data_fall(49) => wr_data_fall(49),
      wr_data_fall(48) => wr_data_fall(48),
      wr_data_fall(47) => wr_data_fall(47),
      wr_data_fall(46) => wr_data_fall(46),
      wr_data_fall(45) => wr_data_fall(45),
      wr_data_fall(44) => wr_data_fall(44),
      wr_data_fall(43) => wr_data_fall(43),
      wr_data_fall(42) => wr_data_fall(42),
      wr_data_fall(41) => wr_data_fall(41),
      wr_data_fall(40) => wr_data_fall(40),
      wr_data_fall(39) => wr_data_fall(39),
      wr_data_fall(38) => wr_data_fall(38),
      wr_data_fall(37) => wr_data_fall(37),
      wr_data_fall(36) => wr_data_fall(36),
      wr_data_fall(35) => wr_data_fall(35),
      wr_data_fall(34) => wr_data_fall(34),
      wr_data_fall(33) => wr_data_fall(33),
      wr_data_fall(32) => wr_data_fall(32),
      wr_data_fall(31) => wr_data_fall(31),
      wr_data_fall(30) => wr_data_fall(30),
      wr_data_fall(29) => wr_data_fall(29),
      wr_data_fall(28) => wr_data_fall(28),
      wr_data_fall(27) => wr_data_fall(27),
      wr_data_fall(26) => wr_data_fall(26),
      wr_data_fall(25) => wr_data_fall(25),
      wr_data_fall(24) => wr_data_fall(24),
      wr_data_fall(23) => wr_data_fall(23),
      wr_data_fall(22) => wr_data_fall(22),
      wr_data_fall(21) => wr_data_fall(21),
      wr_data_fall(20) => wr_data_fall(20),
      wr_data_fall(19) => wr_data_fall(19),
      wr_data_fall(18) => wr_data_fall(18),
      wr_data_fall(17) => wr_data_fall(17),
      wr_data_fall(16) => wr_data_fall(16),
      wr_data_fall(15) => wr_data_fall(15),
      wr_data_fall(14) => wr_data_fall(14),
      wr_data_fall(13) => wr_data_fall(13),
      wr_data_fall(12) => wr_data_fall(12),
      wr_data_fall(11) => wr_data_fall(11),
      wr_data_fall(10) => wr_data_fall(10),
      wr_data_fall(9) => wr_data_fall(9),
      wr_data_fall(8) => wr_data_fall(8),
      wr_data_fall(7) => wr_data_fall(7),
      wr_data_fall(6) => wr_data_fall(6),
      wr_data_fall(5) => wr_data_fall(5),
      wr_data_fall(4) => wr_data_fall(4),
      wr_data_fall(3) => wr_data_fall(3),
      wr_data_fall(2) => wr_data_fall(2),
      wr_data_fall(1) => wr_data_fall(1),
      wr_data_fall(0) => wr_data_fall(0),
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0),
      odt(1) => odt(1),
      odt(0) => odt(0),
      mask_data_rise(7) => mask_data_rise(7),
      mask_data_rise(6) => mask_data_rise(6),
      mask_data_rise(5) => mask_data_rise(5),
      mask_data_rise(4) => mask_data_rise(4),
      mask_data_rise(3) => mask_data_rise(3),
      mask_data_rise(2) => mask_data_rise(2),
      mask_data_rise(1) => mask_data_rise(1),
      mask_data_rise(0) => mask_data_rise(0),
      mask_data_fall(7) => mask_data_fall(7),
      mask_data_fall(6) => mask_data_fall(6),
      mask_data_fall(5) => mask_data_fall(5),
      mask_data_fall(4) => mask_data_fall(4),
      mask_data_fall(3) => mask_data_fall(3),
      mask_data_fall(2) => mask_data_fall(2),
      mask_data_fall(1) => mask_data_fall(1),
      mask_data_fall(0) => mask_data_fall(0),
      wdf_data(127) => wdf_data(127),
      wdf_data(126) => wdf_data(126),
      wdf_data(125) => wdf_data(125),
      wdf_data(124) => wdf_data(124),
      wdf_data(123) => wdf_data(123),
      wdf_data(122) => wdf_data(122),
      wdf_data(121) => wdf_data(121),
      wdf_data(120) => wdf_data(120),
      wdf_data(119) => wdf_data(119),
      wdf_data(118) => wdf_data(118),
      wdf_data(117) => wdf_data(117),
      wdf_data(116) => wdf_data(116),
      wdf_data(115) => wdf_data(115),
      wdf_data(114) => wdf_data(114),
      wdf_data(113) => wdf_data(113),
      wdf_data(112) => wdf_data(112),
      wdf_data(111) => wdf_data(111),
      wdf_data(110) => wdf_data(110),
      wdf_data(109) => wdf_data(109),
      wdf_data(108) => wdf_data(108),
      wdf_data(107) => wdf_data(107),
      wdf_data(106) => wdf_data(106),
      wdf_data(105) => wdf_data(105),
      wdf_data(104) => wdf_data(104),
      wdf_data(103) => wdf_data(103),
      wdf_data(102) => wdf_data(102),
      wdf_data(101) => wdf_data(101),
      wdf_data(100) => wdf_data(100),
      wdf_data(99) => wdf_data(99),
      wdf_data(98) => wdf_data(98),
      wdf_data(97) => wdf_data(97),
      wdf_data(96) => wdf_data(96),
      wdf_data(95) => wdf_data(95),
      wdf_data(94) => wdf_data(94),
      wdf_data(93) => wdf_data(93),
      wdf_data(92) => wdf_data(92),
      wdf_data(91) => wdf_data(91),
      wdf_data(90) => wdf_data(90),
      wdf_data(89) => wdf_data(89),
      wdf_data(88) => wdf_data(88),
      wdf_data(87) => wdf_data(87),
      wdf_data(86) => wdf_data(86),
      wdf_data(85) => wdf_data(85),
      wdf_data(84) => wdf_data(84),
      wdf_data(83) => wdf_data(83),
      wdf_data(82) => wdf_data(82),
      wdf_data(81) => wdf_data(81),
      wdf_data(80) => wdf_data(80),
      wdf_data(79) => wdf_data(79),
      wdf_data(78) => wdf_data(78),
      wdf_data(77) => wdf_data(77),
      wdf_data(76) => wdf_data(76),
      wdf_data(75) => wdf_data(75),
      wdf_data(74) => wdf_data(74),
      wdf_data(73) => wdf_data(73),
      wdf_data(72) => wdf_data(72),
      wdf_data(71) => wdf_data(71),
      wdf_data(70) => wdf_data(70),
      wdf_data(69) => wdf_data(69),
      wdf_data(68) => wdf_data(68),
      wdf_data(67) => wdf_data(67),
      wdf_data(66) => wdf_data(66),
      wdf_data(65) => wdf_data(65),
      wdf_data(64) => wdf_data(64),
      wdf_data(63) => wdf_data(63),
      wdf_data(62) => wdf_data(62),
      wdf_data(61) => wdf_data(61),
      wdf_data(60) => wdf_data(60),
      wdf_data(59) => wdf_data(59),
      wdf_data(58) => wdf_data(58),
      wdf_data(57) => wdf_data(57),
      wdf_data(56) => wdf_data(56),
      wdf_data(55) => wdf_data(55),
      wdf_data(54) => wdf_data(54),
      wdf_data(53) => wdf_data(53),
      wdf_data(52) => wdf_data(52),
      wdf_data(51) => wdf_data(51),
      wdf_data(50) => wdf_data(50),
      wdf_data(49) => wdf_data(49),
      wdf_data(48) => wdf_data(48),
      wdf_data(47) => wdf_data(47),
      wdf_data(46) => wdf_data(46),
      wdf_data(45) => wdf_data(45),
      wdf_data(44) => wdf_data(44),
      wdf_data(43) => wdf_data(43),
      wdf_data(42) => wdf_data(42),
      wdf_data(41) => wdf_data(41),
      wdf_data(40) => wdf_data(40),
      wdf_data(39) => wdf_data(39),
      wdf_data(38) => wdf_data(38),
      wdf_data(37) => wdf_data(37),
      wdf_data(36) => wdf_data(36),
      wdf_data(35) => wdf_data(35),
      wdf_data(34) => wdf_data(34),
      wdf_data(33) => wdf_data(33),
      wdf_data(32) => wdf_data(32),
      wdf_data(31) => wdf_data(31),
      wdf_data(30) => wdf_data(30),
      wdf_data(29) => wdf_data(29),
      wdf_data(28) => wdf_data(28),
      wdf_data(27) => wdf_data(27),
      wdf_data(26) => wdf_data(26),
      wdf_data(25) => wdf_data(25),
      wdf_data(24) => wdf_data(24),
      wdf_data(23) => wdf_data(23),
      wdf_data(22) => wdf_data(22),
      wdf_data(21) => wdf_data(21),
      wdf_data(20) => wdf_data(20),
      wdf_data(19) => wdf_data(19),
      wdf_data(18) => wdf_data(18),
      wdf_data(17) => wdf_data(17),
      wdf_data(16) => wdf_data(16),
      wdf_data(15) => wdf_data(15),
      wdf_data(14) => wdf_data(14),
      wdf_data(13) => wdf_data(13),
      wdf_data(12) => wdf_data(12),
      wdf_data(11) => wdf_data(11),
      wdf_data(10) => wdf_data(10),
      wdf_data(9) => wdf_data(9),
      wdf_data(8) => wdf_data(8),
      wdf_data(7) => wdf_data(7),
      wdf_data(6) => wdf_data(6),
      wdf_data(5) => wdf_data(5),
      wdf_data(4) => wdf_data(4),
      wdf_data(3) => wdf_data(3),
      wdf_data(2) => wdf_data(2),
      wdf_data(1) => wdf_data(1),
      wdf_data(0) => wdf_data(0),
      wdf_mask_data(15) => wdf_mask_data(15),
      wdf_mask_data(14) => wdf_mask_data(14),
      wdf_mask_data(13) => wdf_mask_data(13),
      wdf_mask_data(12) => wdf_mask_data(12),
      wdf_mask_data(11) => wdf_mask_data(11),
      wdf_mask_data(10) => wdf_mask_data(10),
      wdf_mask_data(9) => wdf_mask_data(9),
      wdf_mask_data(8) => wdf_mask_data(8),
      wdf_mask_data(7) => wdf_mask_data(7),
      wdf_mask_data(6) => wdf_mask_data(6),
      wdf_mask_data(5) => wdf_mask_data(5),
      wdf_mask_data(4) => wdf_mask_data(4),
      wdf_mask_data(3) => wdf_mask_data(3),
      wdf_mask_data(2) => wdf_mask_data(2),
      wdf_mask_data(1) => wdf_mask_data(1),
      wdf_mask_data(0) => wdf_mask_data(0)
    );
  u_phy_ctl_io : ddr2_phy_ctl_io
    port map (
      phy_init_ras_n => phy_init_ras_n,
      ctrl_we_n => ctrl_we_n,
      ctrl_ras_n => ctrl_ras_n,
      rst0 => rst0,
      clk0 => clk0,
      phy_init_cas_n => phy_init_cas_n,
      phy_init_we_n => phy_init_we_n,
      ddr_ras_n => ddr_ras_n,
      ctrl_cas_n => ctrl_cas_n,
      ddr_we_n => ddr_we_n,
      clk90 => clk90,
      phy_init_data_sel => phy_init_data_sel,
      rst90 => rst90,
      ddr_cas_n => ddr_cas_n,
      ddr_cke(1) => ddr_cke(1),
      ddr_cke(0) => ddr_cke(0),
      ddr_cs_n(1) => ddr_cs_n(1),
      ddr_cs_n(0) => ddr_cs_n(0),
      ddr_addr(13) => ddr_addr(13),
      ddr_addr(12) => ddr_addr(12),
      ddr_addr(11) => ddr_addr(11),
      ddr_addr(10) => ddr_addr(10),
      ddr_addr(9) => ddr_addr(9),
      ddr_addr(8) => ddr_addr(8),
      ddr_addr(7) => ddr_addr(7),
      ddr_addr(6) => ddr_addr(6),
      ddr_addr(5) => ddr_addr(5),
      ddr_addr(4) => ddr_addr(4),
      ddr_addr(3) => ddr_addr(3),
      ddr_addr(2) => ddr_addr(2),
      ddr_addr(1) => ddr_addr(1),
      ddr_addr(0) => ddr_addr(0),
      ddr_ba(2) => ddr_ba(2),
      ddr_ba(1) => ddr_ba(1),
      ddr_ba(0) => ddr_ba(0),
      ddr_odt(1) => ddr_odt(1),
      ddr_odt(0) => ddr_odt(0),
      phy_init_cke(1) => phy_init_cke(1),
      phy_init_cke(0) => phy_init_cke(0),
      ctrl_addr(13) => ctrl_addr(13),
      ctrl_addr(12) => ctrl_addr(12),
      ctrl_addr(11) => ctrl_addr(11),
      ctrl_addr(10) => ctrl_addr(10),
      ctrl_addr(9) => ctrl_addr(9),
      ctrl_addr(8) => ctrl_addr(8),
      ctrl_addr(7) => ctrl_addr(7),
      ctrl_addr(6) => ctrl_addr(6),
      ctrl_addr(5) => ctrl_addr(5),
      ctrl_addr(4) => ctrl_addr(4),
      ctrl_addr(3) => ctrl_addr(3),
      ctrl_addr(2) => ctrl_addr(2),
      ctrl_addr(1) => ctrl_addr(1),
      ctrl_addr(0) => ctrl_addr(0),
      phy_init_cs_n(1) => phy_init_cs_n(1),
      phy_init_cs_n(0) => phy_init_cs_n(0),
      phy_init_addr(13) => phy_init_addr(13),
      phy_init_addr(12) => phy_init_addr(12),
      phy_init_addr(11) => phy_init_addr(11),
      phy_init_addr(10) => phy_init_addr(10),
      phy_init_addr(9) => phy_init_addr(9),
      phy_init_addr(8) => phy_init_addr(8),
      phy_init_addr(7) => phy_init_addr(7),
      phy_init_addr(6) => phy_init_addr(6),
      phy_init_addr(5) => phy_init_addr(5),
      phy_init_addr(4) => phy_init_addr(4),
      phy_init_addr(3) => phy_init_addr(3),
      phy_init_addr(2) => phy_init_addr(2),
      phy_init_addr(1) => phy_init_addr(1),
      phy_init_addr(0) => phy_init_addr(0),
      odt(1) => odt(1),
      odt(0) => odt(0),
      ctrl_ba(2) => ctrl_ba(2),
      ctrl_ba(1) => ctrl_ba(1),
      ctrl_ba(0) => ctrl_ba(0),
      phy_init_ba(2) => phy_init_ba(2),
      phy_init_ba(1) => phy_init_ba(1),
      phy_init_ba(0) => phy_init_ba(0),
      ctrl_cs_n(1) => ctrl_cs_n(1),
      ctrl_cs_n(0) => ctrl_cs_n(0)
    );
  u_phy_init : ddr2_phy_init
    port map (
      phy_init_ras_n => phy_init_ras_n,
      ctrl_ref_flag => ctrl_ref_flag,
      rst0 => rst0,
      phy_init_rden => phy_init_rden,
      clk0 => clk0,
      phy_init_cas_n => phy_init_cas_n,
      phy_init_we_n => phy_init_we_n,
      phy_init_wren => phy_init_wren,
      calib_ref_done => calib_ref_done,
      rstdiv0 => rstdiv0,
      clkdiv0 => clkdiv0,
      phy_init_data_sel => phy_init_data_sel,
      calib_ref_req => calib_ref_req,
      phy_init_done => phy_init_done,
      phy_init_cke(1) => phy_init_cke(1),
      phy_init_cke(0) => phy_init_cke(0),
      calib_start(3) => calib_start(3),
      calib_start(2) => calib_start(2),
      calib_start(1) => calib_start(1),
      calib_start(0) => calib_start(0),
      phy_init_cs_n(1) => phy_init_cs_n(1),
      phy_init_cs_n(0) => phy_init_cs_n(0),
      phy_init_addr(13) => phy_init_addr(13),
      phy_init_addr(12) => phy_init_addr(12),
      phy_init_addr(11) => phy_init_addr(11),
      phy_init_addr(10) => phy_init_addr(10),
      phy_init_addr(9) => phy_init_addr(9),
      phy_init_addr(8) => phy_init_addr(8),
      phy_init_addr(7) => phy_init_addr(7),
      phy_init_addr(6) => phy_init_addr(6),
      phy_init_addr(5) => phy_init_addr(5),
      phy_init_addr(4) => phy_init_addr(4),
      phy_init_addr(3) => phy_init_addr(3),
      phy_init_addr(2) => phy_init_addr(2),
      phy_init_addr(1) => phy_init_addr(1),
      phy_init_addr(0) => phy_init_addr(0),
      phy_init_ba(2) => phy_init_ba(2),
      phy_init_ba(1) => phy_init_ba(1),
      phy_init_ba(0) => phy_init_ba(0),
      calib_done(3) => calib_done(3),
      calib_done(2) => calib_done(2),
      calib_done(1) => calib_done(1),
      calib_done(0) => calib_done(0)
    );
  u_phy_io : ddr2_phy_io
    port map (
      dqs_oe_n => dqs_oe_n,
      ctrl_rden => ctrl_rden,
      dbg_idel_down_dq => NLW_u_phy_io_dbg_idel_down_dq_UNCONNECTED,
      dbg_idel_down_all => NLW_u_phy_io_dbg_idel_down_all_UNCONNECTED,
      rst0 => rst0,
      dbg_sel_all_idel_dqs => NLW_u_phy_io_dbg_sel_all_idel_dqs_UNCONNECTED,
      dbg_idel_up_dqs => NLW_u_phy_io_dbg_idel_up_dqs_UNCONNECTED,
      phy_init_rden => phy_init_rden,
      dbg_idel_up_gate => NLW_u_phy_io_dbg_idel_up_gate_UNCONNECTED,
      clk0 => clk0,
      calib_ref_done => calib_ref_done,
      dm_ce => dm_ce,
      rstdiv0 => rstdiv0,
      dbg_sel_all_idel_gate => NLW_u_phy_io_dbg_sel_all_idel_gate_UNCONNECTED,
      dqs_rst_n => dqs_rst_n,
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      dbg_idel_down_dqs => NLW_u_phy_io_dbg_idel_down_dqs_UNCONNECTED,
      dbg_idel_down_gate => NLW_u_phy_io_dbg_idel_down_gate_UNCONNECTED,
      dbg_idel_up_dq => NLW_u_phy_io_dbg_idel_up_dq_UNCONNECTED,
      dbg_idel_up_all => NLW_u_phy_io_dbg_idel_up_all_UNCONNECTED,
      rst90 => rst90,
      dbg_sel_all_idel_dq => NLW_u_phy_io_dbg_sel_all_idel_dq_UNCONNECTED,
      calib_ref_req => calib_ref_req,
      ddr_dqs_n(7) => ddr_dqs_n(7),
      ddr_dqs_n(6) => ddr_dqs_n(6),
      ddr_dqs_n(5) => ddr_dqs_n(5),
      ddr_dqs_n(4) => ddr_dqs_n(4),
      ddr_dqs_n(3) => ddr_dqs_n(3),
      ddr_dqs_n(2) => ddr_dqs_n(2),
      ddr_dqs_n(1) => ddr_dqs_n(1),
      ddr_dqs_n(0) => ddr_dqs_n(0),
      ddr_dqs(7) => ddr_dqs(7),
      ddr_dqs(6) => ddr_dqs(6),
      ddr_dqs(5) => ddr_dqs(5),
      ddr_dqs(4) => ddr_dqs(4),
      ddr_dqs(3) => ddr_dqs(3),
      ddr_dqs(2) => ddr_dqs(2),
      ddr_dqs(1) => ddr_dqs(1),
      ddr_dqs(0) => ddr_dqs(0),
      ddr_dq(63) => ddr_dq(63),
      ddr_dq(62) => ddr_dq(62),
      ddr_dq(61) => ddr_dq(61),
      ddr_dq(60) => ddr_dq(60),
      ddr_dq(59) => ddr_dq(59),
      ddr_dq(58) => ddr_dq(58),
      ddr_dq(57) => ddr_dq(57),
      ddr_dq(56) => ddr_dq(56),
      ddr_dq(55) => ddr_dq(55),
      ddr_dq(54) => ddr_dq(54),
      ddr_dq(53) => ddr_dq(53),
      ddr_dq(52) => ddr_dq(52),
      ddr_dq(51) => ddr_dq(51),
      ddr_dq(50) => ddr_dq(50),
      ddr_dq(49) => ddr_dq(49),
      ddr_dq(48) => ddr_dq(48),
      ddr_dq(47) => ddr_dq(47),
      ddr_dq(46) => ddr_dq(46),
      ddr_dq(45) => ddr_dq(45),
      ddr_dq(44) => ddr_dq(44),
      ddr_dq(43) => ddr_dq(43),
      ddr_dq(42) => ddr_dq(42),
      ddr_dq(41) => ddr_dq(41),
      ddr_dq(40) => ddr_dq(40),
      ddr_dq(39) => ddr_dq(39),
      ddr_dq(38) => ddr_dq(38),
      ddr_dq(37) => ddr_dq(37),
      ddr_dq(36) => ddr_dq(36),
      ddr_dq(35) => ddr_dq(35),
      ddr_dq(34) => ddr_dq(34),
      ddr_dq(33) => ddr_dq(33),
      ddr_dq(32) => ddr_dq(32),
      ddr_dq(31) => ddr_dq(31),
      ddr_dq(30) => ddr_dq(30),
      ddr_dq(29) => ddr_dq(29),
      ddr_dq(28) => ddr_dq(28),
      ddr_dq(27) => ddr_dq(27),
      ddr_dq(26) => ddr_dq(26),
      ddr_dq(25) => ddr_dq(25),
      ddr_dq(24) => ddr_dq(24),
      ddr_dq(23) => ddr_dq(23),
      ddr_dq(22) => ddr_dq(22),
      ddr_dq(21) => ddr_dq(21),
      ddr_dq(20) => ddr_dq(20),
      ddr_dq(19) => ddr_dq(19),
      ddr_dq(18) => ddr_dq(18),
      ddr_dq(17) => ddr_dq(17),
      ddr_dq(16) => ddr_dq(16),
      ddr_dq(15) => ddr_dq(15),
      ddr_dq(14) => ddr_dq(14),
      ddr_dq(13) => ddr_dq(13),
      ddr_dq(12) => ddr_dq(12),
      ddr_dq(11) => ddr_dq(11),
      ddr_dq(10) => ddr_dq(10),
      ddr_dq(9) => ddr_dq(9),
      ddr_dq(8) => ddr_dq(8),
      ddr_dq(7) => ddr_dq(7),
      ddr_dq(6) => ddr_dq(6),
      ddr_dq(5) => ddr_dq(5),
      ddr_dq(4) => ddr_dq(4),
      ddr_dq(3) => ddr_dq(3),
      ddr_dq(2) => ddr_dq(2),
      ddr_dq(1) => ddr_dq(1),
      ddr_dq(0) => ddr_dq(0),
      dbg_calib_gate_tap_cnt(47) => dbg_calib_gate_tap_cnt(47),
      dbg_calib_gate_tap_cnt(46) => dbg_calib_gate_tap_cnt(46),
      dbg_calib_gate_tap_cnt(45) => dbg_calib_gate_tap_cnt(45),
      dbg_calib_gate_tap_cnt(44) => dbg_calib_gate_tap_cnt(44),
      dbg_calib_gate_tap_cnt(43) => dbg_calib_gate_tap_cnt(43),
      dbg_calib_gate_tap_cnt(42) => dbg_calib_gate_tap_cnt(42),
      dbg_calib_gate_tap_cnt(41) => dbg_calib_gate_tap_cnt(41),
      dbg_calib_gate_tap_cnt(40) => dbg_calib_gate_tap_cnt(40),
      dbg_calib_gate_tap_cnt(39) => dbg_calib_gate_tap_cnt(39),
      dbg_calib_gate_tap_cnt(38) => dbg_calib_gate_tap_cnt(38),
      dbg_calib_gate_tap_cnt(37) => dbg_calib_gate_tap_cnt(37),
      dbg_calib_gate_tap_cnt(36) => dbg_calib_gate_tap_cnt(36),
      dbg_calib_gate_tap_cnt(35) => dbg_calib_gate_tap_cnt(35),
      dbg_calib_gate_tap_cnt(34) => dbg_calib_gate_tap_cnt(34),
      dbg_calib_gate_tap_cnt(33) => dbg_calib_gate_tap_cnt(33),
      dbg_calib_gate_tap_cnt(32) => dbg_calib_gate_tap_cnt(32),
      dbg_calib_gate_tap_cnt(31) => dbg_calib_gate_tap_cnt(31),
      dbg_calib_gate_tap_cnt(30) => dbg_calib_gate_tap_cnt(30),
      dbg_calib_gate_tap_cnt(29) => dbg_calib_gate_tap_cnt(29),
      dbg_calib_gate_tap_cnt(28) => dbg_calib_gate_tap_cnt(28),
      dbg_calib_gate_tap_cnt(27) => dbg_calib_gate_tap_cnt(27),
      dbg_calib_gate_tap_cnt(26) => dbg_calib_gate_tap_cnt(26),
      dbg_calib_gate_tap_cnt(25) => dbg_calib_gate_tap_cnt(25),
      dbg_calib_gate_tap_cnt(24) => dbg_calib_gate_tap_cnt(24),
      dbg_calib_gate_tap_cnt(23) => dbg_calib_gate_tap_cnt(23),
      dbg_calib_gate_tap_cnt(22) => dbg_calib_gate_tap_cnt(22),
      dbg_calib_gate_tap_cnt(21) => dbg_calib_gate_tap_cnt(21),
      dbg_calib_gate_tap_cnt(20) => dbg_calib_gate_tap_cnt(20),
      dbg_calib_gate_tap_cnt(19) => dbg_calib_gate_tap_cnt(19),
      dbg_calib_gate_tap_cnt(18) => dbg_calib_gate_tap_cnt(18),
      dbg_calib_gate_tap_cnt(17) => dbg_calib_gate_tap_cnt(17),
      dbg_calib_gate_tap_cnt(16) => dbg_calib_gate_tap_cnt(16),
      dbg_calib_gate_tap_cnt(15) => dbg_calib_gate_tap_cnt(15),
      dbg_calib_gate_tap_cnt(14) => dbg_calib_gate_tap_cnt(14),
      dbg_calib_gate_tap_cnt(13) => dbg_calib_gate_tap_cnt(13),
      dbg_calib_gate_tap_cnt(12) => dbg_calib_gate_tap_cnt(12),
      dbg_calib_gate_tap_cnt(11) => dbg_calib_gate_tap_cnt(11),
      dbg_calib_gate_tap_cnt(10) => dbg_calib_gate_tap_cnt(10),
      dbg_calib_gate_tap_cnt(9) => dbg_calib_gate_tap_cnt(9),
      dbg_calib_gate_tap_cnt(8) => dbg_calib_gate_tap_cnt(8),
      dbg_calib_gate_tap_cnt(7) => dbg_calib_gate_tap_cnt(7),
      dbg_calib_gate_tap_cnt(6) => dbg_calib_gate_tap_cnt(6),
      dbg_calib_gate_tap_cnt(5) => dbg_calib_gate_tap_cnt(5),
      dbg_calib_gate_tap_cnt(4) => dbg_calib_gate_tap_cnt(4),
      dbg_calib_gate_tap_cnt(3) => dbg_calib_gate_tap_cnt(3),
      dbg_calib_gate_tap_cnt(2) => dbg_calib_gate_tap_cnt(2),
      dbg_calib_gate_tap_cnt(1) => dbg_calib_gate_tap_cnt(1),
      dbg_calib_gate_tap_cnt(0) => dbg_calib_gate_tap_cnt(0),
      calib_rden_sel(7) => phy_calib_rden_sel(7),
      calib_rden_sel(6) => phy_calib_rden_sel(6),
      calib_rden_sel(5) => phy_calib_rden_sel(5),
      calib_rden_sel(4) => phy_calib_rden_sel(4),
      calib_rden_sel(3) => phy_calib_rden_sel(3),
      calib_rden_sel(2) => phy_calib_rden_sel(2),
      calib_rden_sel(1) => phy_calib_rden_sel(1),
      calib_rden_sel(0) => phy_calib_rden_sel(0),
      dbg_calib_dqs_tap_cnt(47) => dbg_calib_dqs_tap_cnt(47),
      dbg_calib_dqs_tap_cnt(46) => dbg_calib_dqs_tap_cnt(46),
      dbg_calib_dqs_tap_cnt(45) => dbg_calib_dqs_tap_cnt(45),
      dbg_calib_dqs_tap_cnt(44) => dbg_calib_dqs_tap_cnt(44),
      dbg_calib_dqs_tap_cnt(43) => dbg_calib_dqs_tap_cnt(43),
      dbg_calib_dqs_tap_cnt(42) => dbg_calib_dqs_tap_cnt(42),
      dbg_calib_dqs_tap_cnt(41) => dbg_calib_dqs_tap_cnt(41),
      dbg_calib_dqs_tap_cnt(40) => dbg_calib_dqs_tap_cnt(40),
      dbg_calib_dqs_tap_cnt(39) => dbg_calib_dqs_tap_cnt(39),
      dbg_calib_dqs_tap_cnt(38) => dbg_calib_dqs_tap_cnt(38),
      dbg_calib_dqs_tap_cnt(37) => dbg_calib_dqs_tap_cnt(37),
      dbg_calib_dqs_tap_cnt(36) => dbg_calib_dqs_tap_cnt(36),
      dbg_calib_dqs_tap_cnt(35) => dbg_calib_dqs_tap_cnt(35),
      dbg_calib_dqs_tap_cnt(34) => dbg_calib_dqs_tap_cnt(34),
      dbg_calib_dqs_tap_cnt(33) => dbg_calib_dqs_tap_cnt(33),
      dbg_calib_dqs_tap_cnt(32) => dbg_calib_dqs_tap_cnt(32),
      dbg_calib_dqs_tap_cnt(31) => dbg_calib_dqs_tap_cnt(31),
      dbg_calib_dqs_tap_cnt(30) => dbg_calib_dqs_tap_cnt(30),
      dbg_calib_dqs_tap_cnt(29) => dbg_calib_dqs_tap_cnt(29),
      dbg_calib_dqs_tap_cnt(28) => dbg_calib_dqs_tap_cnt(28),
      dbg_calib_dqs_tap_cnt(27) => dbg_calib_dqs_tap_cnt(27),
      dbg_calib_dqs_tap_cnt(26) => dbg_calib_dqs_tap_cnt(26),
      dbg_calib_dqs_tap_cnt(25) => dbg_calib_dqs_tap_cnt(25),
      dbg_calib_dqs_tap_cnt(24) => dbg_calib_dqs_tap_cnt(24),
      dbg_calib_dqs_tap_cnt(23) => dbg_calib_dqs_tap_cnt(23),
      dbg_calib_dqs_tap_cnt(22) => dbg_calib_dqs_tap_cnt(22),
      dbg_calib_dqs_tap_cnt(21) => dbg_calib_dqs_tap_cnt(21),
      dbg_calib_dqs_tap_cnt(20) => dbg_calib_dqs_tap_cnt(20),
      dbg_calib_dqs_tap_cnt(19) => dbg_calib_dqs_tap_cnt(19),
      dbg_calib_dqs_tap_cnt(18) => dbg_calib_dqs_tap_cnt(18),
      dbg_calib_dqs_tap_cnt(17) => dbg_calib_dqs_tap_cnt(17),
      dbg_calib_dqs_tap_cnt(16) => dbg_calib_dqs_tap_cnt(16),
      dbg_calib_dqs_tap_cnt(15) => dbg_calib_dqs_tap_cnt(15),
      dbg_calib_dqs_tap_cnt(14) => dbg_calib_dqs_tap_cnt(14),
      dbg_calib_dqs_tap_cnt(13) => dbg_calib_dqs_tap_cnt(13),
      dbg_calib_dqs_tap_cnt(12) => dbg_calib_dqs_tap_cnt(12),
      dbg_calib_dqs_tap_cnt(11) => dbg_calib_dqs_tap_cnt(11),
      dbg_calib_dqs_tap_cnt(10) => dbg_calib_dqs_tap_cnt(10),
      dbg_calib_dqs_tap_cnt(9) => dbg_calib_dqs_tap_cnt(9),
      dbg_calib_dqs_tap_cnt(8) => dbg_calib_dqs_tap_cnt(8),
      dbg_calib_dqs_tap_cnt(7) => dbg_calib_dqs_tap_cnt(7),
      dbg_calib_dqs_tap_cnt(6) => dbg_calib_dqs_tap_cnt(6),
      dbg_calib_dqs_tap_cnt(5) => dbg_calib_dqs_tap_cnt(5),
      dbg_calib_dqs_tap_cnt(4) => dbg_calib_dqs_tap_cnt(4),
      dbg_calib_dqs_tap_cnt(3) => dbg_calib_dqs_tap_cnt(3),
      dbg_calib_dqs_tap_cnt(2) => dbg_calib_dqs_tap_cnt(2),
      dbg_calib_dqs_tap_cnt(1) => dbg_calib_dqs_tap_cnt(1),
      dbg_calib_dqs_tap_cnt(0) => dbg_calib_dqs_tap_cnt(0),
      calib_rden(7) => phy_calib_rden(7),
      calib_rden(6) => phy_calib_rden(6),
      calib_rden(5) => phy_calib_rden(5),
      calib_rden(4) => phy_calib_rden(4),
      calib_rden(3) => phy_calib_rden(3),
      calib_rden(2) => phy_calib_rden(2),
      calib_rden(1) => phy_calib_rden(1),
      calib_rden(0) => phy_calib_rden(0),
      dbg_calib_err(3) => dbg_calib_err(3),
      dbg_calib_err(2) => dbg_calib_err(2),
      dbg_calib_err(1) => dbg_calib_err(1),
      dbg_calib_err(0) => dbg_calib_err(0),
      dbg_calib_dq_tap_cnt(383) => dbg_calib_dq_tap_cnt(383),
      dbg_calib_dq_tap_cnt(382) => dbg_calib_dq_tap_cnt(382),
      dbg_calib_dq_tap_cnt(381) => dbg_calib_dq_tap_cnt(381),
      dbg_calib_dq_tap_cnt(380) => dbg_calib_dq_tap_cnt(380),
      dbg_calib_dq_tap_cnt(379) => dbg_calib_dq_tap_cnt(379),
      dbg_calib_dq_tap_cnt(378) => dbg_calib_dq_tap_cnt(378),
      dbg_calib_dq_tap_cnt(377) => dbg_calib_dq_tap_cnt(377),
      dbg_calib_dq_tap_cnt(376) => dbg_calib_dq_tap_cnt(376),
      dbg_calib_dq_tap_cnt(375) => dbg_calib_dq_tap_cnt(375),
      dbg_calib_dq_tap_cnt(374) => dbg_calib_dq_tap_cnt(374),
      dbg_calib_dq_tap_cnt(373) => dbg_calib_dq_tap_cnt(373),
      dbg_calib_dq_tap_cnt(372) => dbg_calib_dq_tap_cnt(372),
      dbg_calib_dq_tap_cnt(371) => dbg_calib_dq_tap_cnt(371),
      dbg_calib_dq_tap_cnt(370) => dbg_calib_dq_tap_cnt(370),
      dbg_calib_dq_tap_cnt(369) => dbg_calib_dq_tap_cnt(369),
      dbg_calib_dq_tap_cnt(368) => dbg_calib_dq_tap_cnt(368),
      dbg_calib_dq_tap_cnt(367) => dbg_calib_dq_tap_cnt(367),
      dbg_calib_dq_tap_cnt(366) => dbg_calib_dq_tap_cnt(366),
      dbg_calib_dq_tap_cnt(365) => dbg_calib_dq_tap_cnt(365),
      dbg_calib_dq_tap_cnt(364) => dbg_calib_dq_tap_cnt(364),
      dbg_calib_dq_tap_cnt(363) => dbg_calib_dq_tap_cnt(363),
      dbg_calib_dq_tap_cnt(362) => dbg_calib_dq_tap_cnt(362),
      dbg_calib_dq_tap_cnt(361) => dbg_calib_dq_tap_cnt(361),
      dbg_calib_dq_tap_cnt(360) => dbg_calib_dq_tap_cnt(360),
      dbg_calib_dq_tap_cnt(359) => dbg_calib_dq_tap_cnt(359),
      dbg_calib_dq_tap_cnt(358) => dbg_calib_dq_tap_cnt(358),
      dbg_calib_dq_tap_cnt(357) => dbg_calib_dq_tap_cnt(357),
      dbg_calib_dq_tap_cnt(356) => dbg_calib_dq_tap_cnt(356),
      dbg_calib_dq_tap_cnt(355) => dbg_calib_dq_tap_cnt(355),
      dbg_calib_dq_tap_cnt(354) => dbg_calib_dq_tap_cnt(354),
      dbg_calib_dq_tap_cnt(353) => dbg_calib_dq_tap_cnt(353),
      dbg_calib_dq_tap_cnt(352) => dbg_calib_dq_tap_cnt(352),
      dbg_calib_dq_tap_cnt(351) => dbg_calib_dq_tap_cnt(351),
      dbg_calib_dq_tap_cnt(350) => dbg_calib_dq_tap_cnt(350),
      dbg_calib_dq_tap_cnt(349) => dbg_calib_dq_tap_cnt(349),
      dbg_calib_dq_tap_cnt(348) => dbg_calib_dq_tap_cnt(348),
      dbg_calib_dq_tap_cnt(347) => dbg_calib_dq_tap_cnt(347),
      dbg_calib_dq_tap_cnt(346) => dbg_calib_dq_tap_cnt(346),
      dbg_calib_dq_tap_cnt(345) => dbg_calib_dq_tap_cnt(345),
      dbg_calib_dq_tap_cnt(344) => dbg_calib_dq_tap_cnt(344),
      dbg_calib_dq_tap_cnt(343) => dbg_calib_dq_tap_cnt(343),
      dbg_calib_dq_tap_cnt(342) => dbg_calib_dq_tap_cnt(342),
      dbg_calib_dq_tap_cnt(341) => dbg_calib_dq_tap_cnt(341),
      dbg_calib_dq_tap_cnt(340) => dbg_calib_dq_tap_cnt(340),
      dbg_calib_dq_tap_cnt(339) => dbg_calib_dq_tap_cnt(339),
      dbg_calib_dq_tap_cnt(338) => dbg_calib_dq_tap_cnt(338),
      dbg_calib_dq_tap_cnt(337) => dbg_calib_dq_tap_cnt(337),
      dbg_calib_dq_tap_cnt(336) => dbg_calib_dq_tap_cnt(336),
      dbg_calib_dq_tap_cnt(335) => dbg_calib_dq_tap_cnt(335),
      dbg_calib_dq_tap_cnt(334) => dbg_calib_dq_tap_cnt(334),
      dbg_calib_dq_tap_cnt(333) => dbg_calib_dq_tap_cnt(333),
      dbg_calib_dq_tap_cnt(332) => dbg_calib_dq_tap_cnt(332),
      dbg_calib_dq_tap_cnt(331) => dbg_calib_dq_tap_cnt(331),
      dbg_calib_dq_tap_cnt(330) => dbg_calib_dq_tap_cnt(330),
      dbg_calib_dq_tap_cnt(329) => dbg_calib_dq_tap_cnt(329),
      dbg_calib_dq_tap_cnt(328) => dbg_calib_dq_tap_cnt(328),
      dbg_calib_dq_tap_cnt(327) => dbg_calib_dq_tap_cnt(327),
      dbg_calib_dq_tap_cnt(326) => dbg_calib_dq_tap_cnt(326),
      dbg_calib_dq_tap_cnt(325) => dbg_calib_dq_tap_cnt(325),
      dbg_calib_dq_tap_cnt(324) => dbg_calib_dq_tap_cnt(324),
      dbg_calib_dq_tap_cnt(323) => dbg_calib_dq_tap_cnt(323),
      dbg_calib_dq_tap_cnt(322) => dbg_calib_dq_tap_cnt(322),
      dbg_calib_dq_tap_cnt(321) => dbg_calib_dq_tap_cnt(321),
      dbg_calib_dq_tap_cnt(320) => dbg_calib_dq_tap_cnt(320),
      dbg_calib_dq_tap_cnt(319) => dbg_calib_dq_tap_cnt(319),
      dbg_calib_dq_tap_cnt(318) => dbg_calib_dq_tap_cnt(318),
      dbg_calib_dq_tap_cnt(317) => dbg_calib_dq_tap_cnt(317),
      dbg_calib_dq_tap_cnt(316) => dbg_calib_dq_tap_cnt(316),
      dbg_calib_dq_tap_cnt(315) => dbg_calib_dq_tap_cnt(315),
      dbg_calib_dq_tap_cnt(314) => dbg_calib_dq_tap_cnt(314),
      dbg_calib_dq_tap_cnt(313) => dbg_calib_dq_tap_cnt(313),
      dbg_calib_dq_tap_cnt(312) => dbg_calib_dq_tap_cnt(312),
      dbg_calib_dq_tap_cnt(311) => dbg_calib_dq_tap_cnt(311),
      dbg_calib_dq_tap_cnt(310) => dbg_calib_dq_tap_cnt(310),
      dbg_calib_dq_tap_cnt(309) => dbg_calib_dq_tap_cnt(309),
      dbg_calib_dq_tap_cnt(308) => dbg_calib_dq_tap_cnt(308),
      dbg_calib_dq_tap_cnt(307) => dbg_calib_dq_tap_cnt(307),
      dbg_calib_dq_tap_cnt(306) => dbg_calib_dq_tap_cnt(306),
      dbg_calib_dq_tap_cnt(305) => dbg_calib_dq_tap_cnt(305),
      dbg_calib_dq_tap_cnt(304) => dbg_calib_dq_tap_cnt(304),
      dbg_calib_dq_tap_cnt(303) => dbg_calib_dq_tap_cnt(303),
      dbg_calib_dq_tap_cnt(302) => dbg_calib_dq_tap_cnt(302),
      dbg_calib_dq_tap_cnt(301) => dbg_calib_dq_tap_cnt(301),
      dbg_calib_dq_tap_cnt(300) => dbg_calib_dq_tap_cnt(300),
      dbg_calib_dq_tap_cnt(299) => dbg_calib_dq_tap_cnt(299),
      dbg_calib_dq_tap_cnt(298) => dbg_calib_dq_tap_cnt(298),
      dbg_calib_dq_tap_cnt(297) => dbg_calib_dq_tap_cnt(297),
      dbg_calib_dq_tap_cnt(296) => dbg_calib_dq_tap_cnt(296),
      dbg_calib_dq_tap_cnt(295) => dbg_calib_dq_tap_cnt(295),
      dbg_calib_dq_tap_cnt(294) => dbg_calib_dq_tap_cnt(294),
      dbg_calib_dq_tap_cnt(293) => dbg_calib_dq_tap_cnt(293),
      dbg_calib_dq_tap_cnt(292) => dbg_calib_dq_tap_cnt(292),
      dbg_calib_dq_tap_cnt(291) => dbg_calib_dq_tap_cnt(291),
      dbg_calib_dq_tap_cnt(290) => dbg_calib_dq_tap_cnt(290),
      dbg_calib_dq_tap_cnt(289) => dbg_calib_dq_tap_cnt(289),
      dbg_calib_dq_tap_cnt(288) => dbg_calib_dq_tap_cnt(288),
      dbg_calib_dq_tap_cnt(287) => dbg_calib_dq_tap_cnt(287),
      dbg_calib_dq_tap_cnt(286) => dbg_calib_dq_tap_cnt(286),
      dbg_calib_dq_tap_cnt(285) => dbg_calib_dq_tap_cnt(285),
      dbg_calib_dq_tap_cnt(284) => dbg_calib_dq_tap_cnt(284),
      dbg_calib_dq_tap_cnt(283) => dbg_calib_dq_tap_cnt(283),
      dbg_calib_dq_tap_cnt(282) => dbg_calib_dq_tap_cnt(282),
      dbg_calib_dq_tap_cnt(281) => dbg_calib_dq_tap_cnt(281),
      dbg_calib_dq_tap_cnt(280) => dbg_calib_dq_tap_cnt(280),
      dbg_calib_dq_tap_cnt(279) => dbg_calib_dq_tap_cnt(279),
      dbg_calib_dq_tap_cnt(278) => dbg_calib_dq_tap_cnt(278),
      dbg_calib_dq_tap_cnt(277) => dbg_calib_dq_tap_cnt(277),
      dbg_calib_dq_tap_cnt(276) => dbg_calib_dq_tap_cnt(276),
      dbg_calib_dq_tap_cnt(275) => dbg_calib_dq_tap_cnt(275),
      dbg_calib_dq_tap_cnt(274) => dbg_calib_dq_tap_cnt(274),
      dbg_calib_dq_tap_cnt(273) => dbg_calib_dq_tap_cnt(273),
      dbg_calib_dq_tap_cnt(272) => dbg_calib_dq_tap_cnt(272),
      dbg_calib_dq_tap_cnt(271) => dbg_calib_dq_tap_cnt(271),
      dbg_calib_dq_tap_cnt(270) => dbg_calib_dq_tap_cnt(270),
      dbg_calib_dq_tap_cnt(269) => dbg_calib_dq_tap_cnt(269),
      dbg_calib_dq_tap_cnt(268) => dbg_calib_dq_tap_cnt(268),
      dbg_calib_dq_tap_cnt(267) => dbg_calib_dq_tap_cnt(267),
      dbg_calib_dq_tap_cnt(266) => dbg_calib_dq_tap_cnt(266),
      dbg_calib_dq_tap_cnt(265) => dbg_calib_dq_tap_cnt(265),
      dbg_calib_dq_tap_cnt(264) => dbg_calib_dq_tap_cnt(264),
      dbg_calib_dq_tap_cnt(263) => dbg_calib_dq_tap_cnt(263),
      dbg_calib_dq_tap_cnt(262) => dbg_calib_dq_tap_cnt(262),
      dbg_calib_dq_tap_cnt(261) => dbg_calib_dq_tap_cnt(261),
      dbg_calib_dq_tap_cnt(260) => dbg_calib_dq_tap_cnt(260),
      dbg_calib_dq_tap_cnt(259) => dbg_calib_dq_tap_cnt(259),
      dbg_calib_dq_tap_cnt(258) => dbg_calib_dq_tap_cnt(258),
      dbg_calib_dq_tap_cnt(257) => dbg_calib_dq_tap_cnt(257),
      dbg_calib_dq_tap_cnt(256) => dbg_calib_dq_tap_cnt(256),
      dbg_calib_dq_tap_cnt(255) => dbg_calib_dq_tap_cnt(255),
      dbg_calib_dq_tap_cnt(254) => dbg_calib_dq_tap_cnt(254),
      dbg_calib_dq_tap_cnt(253) => dbg_calib_dq_tap_cnt(253),
      dbg_calib_dq_tap_cnt(252) => dbg_calib_dq_tap_cnt(252),
      dbg_calib_dq_tap_cnt(251) => dbg_calib_dq_tap_cnt(251),
      dbg_calib_dq_tap_cnt(250) => dbg_calib_dq_tap_cnt(250),
      dbg_calib_dq_tap_cnt(249) => dbg_calib_dq_tap_cnt(249),
      dbg_calib_dq_tap_cnt(248) => dbg_calib_dq_tap_cnt(248),
      dbg_calib_dq_tap_cnt(247) => dbg_calib_dq_tap_cnt(247),
      dbg_calib_dq_tap_cnt(246) => dbg_calib_dq_tap_cnt(246),
      dbg_calib_dq_tap_cnt(245) => dbg_calib_dq_tap_cnt(245),
      dbg_calib_dq_tap_cnt(244) => dbg_calib_dq_tap_cnt(244),
      dbg_calib_dq_tap_cnt(243) => dbg_calib_dq_tap_cnt(243),
      dbg_calib_dq_tap_cnt(242) => dbg_calib_dq_tap_cnt(242),
      dbg_calib_dq_tap_cnt(241) => dbg_calib_dq_tap_cnt(241),
      dbg_calib_dq_tap_cnt(240) => dbg_calib_dq_tap_cnt(240),
      dbg_calib_dq_tap_cnt(239) => dbg_calib_dq_tap_cnt(239),
      dbg_calib_dq_tap_cnt(238) => dbg_calib_dq_tap_cnt(238),
      dbg_calib_dq_tap_cnt(237) => dbg_calib_dq_tap_cnt(237),
      dbg_calib_dq_tap_cnt(236) => dbg_calib_dq_tap_cnt(236),
      dbg_calib_dq_tap_cnt(235) => dbg_calib_dq_tap_cnt(235),
      dbg_calib_dq_tap_cnt(234) => dbg_calib_dq_tap_cnt(234),
      dbg_calib_dq_tap_cnt(233) => dbg_calib_dq_tap_cnt(233),
      dbg_calib_dq_tap_cnt(232) => dbg_calib_dq_tap_cnt(232),
      dbg_calib_dq_tap_cnt(231) => dbg_calib_dq_tap_cnt(231),
      dbg_calib_dq_tap_cnt(230) => dbg_calib_dq_tap_cnt(230),
      dbg_calib_dq_tap_cnt(229) => dbg_calib_dq_tap_cnt(229),
      dbg_calib_dq_tap_cnt(228) => dbg_calib_dq_tap_cnt(228),
      dbg_calib_dq_tap_cnt(227) => dbg_calib_dq_tap_cnt(227),
      dbg_calib_dq_tap_cnt(226) => dbg_calib_dq_tap_cnt(226),
      dbg_calib_dq_tap_cnt(225) => dbg_calib_dq_tap_cnt(225),
      dbg_calib_dq_tap_cnt(224) => dbg_calib_dq_tap_cnt(224),
      dbg_calib_dq_tap_cnt(223) => dbg_calib_dq_tap_cnt(223),
      dbg_calib_dq_tap_cnt(222) => dbg_calib_dq_tap_cnt(222),
      dbg_calib_dq_tap_cnt(221) => dbg_calib_dq_tap_cnt(221),
      dbg_calib_dq_tap_cnt(220) => dbg_calib_dq_tap_cnt(220),
      dbg_calib_dq_tap_cnt(219) => dbg_calib_dq_tap_cnt(219),
      dbg_calib_dq_tap_cnt(218) => dbg_calib_dq_tap_cnt(218),
      dbg_calib_dq_tap_cnt(217) => dbg_calib_dq_tap_cnt(217),
      dbg_calib_dq_tap_cnt(216) => dbg_calib_dq_tap_cnt(216),
      dbg_calib_dq_tap_cnt(215) => dbg_calib_dq_tap_cnt(215),
      dbg_calib_dq_tap_cnt(214) => dbg_calib_dq_tap_cnt(214),
      dbg_calib_dq_tap_cnt(213) => dbg_calib_dq_tap_cnt(213),
      dbg_calib_dq_tap_cnt(212) => dbg_calib_dq_tap_cnt(212),
      dbg_calib_dq_tap_cnt(211) => dbg_calib_dq_tap_cnt(211),
      dbg_calib_dq_tap_cnt(210) => dbg_calib_dq_tap_cnt(210),
      dbg_calib_dq_tap_cnt(209) => dbg_calib_dq_tap_cnt(209),
      dbg_calib_dq_tap_cnt(208) => dbg_calib_dq_tap_cnt(208),
      dbg_calib_dq_tap_cnt(207) => dbg_calib_dq_tap_cnt(207),
      dbg_calib_dq_tap_cnt(206) => dbg_calib_dq_tap_cnt(206),
      dbg_calib_dq_tap_cnt(205) => dbg_calib_dq_tap_cnt(205),
      dbg_calib_dq_tap_cnt(204) => dbg_calib_dq_tap_cnt(204),
      dbg_calib_dq_tap_cnt(203) => dbg_calib_dq_tap_cnt(203),
      dbg_calib_dq_tap_cnt(202) => dbg_calib_dq_tap_cnt(202),
      dbg_calib_dq_tap_cnt(201) => dbg_calib_dq_tap_cnt(201),
      dbg_calib_dq_tap_cnt(200) => dbg_calib_dq_tap_cnt(200),
      dbg_calib_dq_tap_cnt(199) => dbg_calib_dq_tap_cnt(199),
      dbg_calib_dq_tap_cnt(198) => dbg_calib_dq_tap_cnt(198),
      dbg_calib_dq_tap_cnt(197) => dbg_calib_dq_tap_cnt(197),
      dbg_calib_dq_tap_cnt(196) => dbg_calib_dq_tap_cnt(196),
      dbg_calib_dq_tap_cnt(195) => dbg_calib_dq_tap_cnt(195),
      dbg_calib_dq_tap_cnt(194) => dbg_calib_dq_tap_cnt(194),
      dbg_calib_dq_tap_cnt(193) => dbg_calib_dq_tap_cnt(193),
      dbg_calib_dq_tap_cnt(192) => dbg_calib_dq_tap_cnt(192),
      dbg_calib_dq_tap_cnt(191) => dbg_calib_dq_tap_cnt(191),
      dbg_calib_dq_tap_cnt(190) => dbg_calib_dq_tap_cnt(190),
      dbg_calib_dq_tap_cnt(189) => dbg_calib_dq_tap_cnt(189),
      dbg_calib_dq_tap_cnt(188) => dbg_calib_dq_tap_cnt(188),
      dbg_calib_dq_tap_cnt(187) => dbg_calib_dq_tap_cnt(187),
      dbg_calib_dq_tap_cnt(186) => dbg_calib_dq_tap_cnt(186),
      dbg_calib_dq_tap_cnt(185) => dbg_calib_dq_tap_cnt(185),
      dbg_calib_dq_tap_cnt(184) => dbg_calib_dq_tap_cnt(184),
      dbg_calib_dq_tap_cnt(183) => dbg_calib_dq_tap_cnt(183),
      dbg_calib_dq_tap_cnt(182) => dbg_calib_dq_tap_cnt(182),
      dbg_calib_dq_tap_cnt(181) => dbg_calib_dq_tap_cnt(181),
      dbg_calib_dq_tap_cnt(180) => dbg_calib_dq_tap_cnt(180),
      dbg_calib_dq_tap_cnt(179) => dbg_calib_dq_tap_cnt(179),
      dbg_calib_dq_tap_cnt(178) => dbg_calib_dq_tap_cnt(178),
      dbg_calib_dq_tap_cnt(177) => dbg_calib_dq_tap_cnt(177),
      dbg_calib_dq_tap_cnt(176) => dbg_calib_dq_tap_cnt(176),
      dbg_calib_dq_tap_cnt(175) => dbg_calib_dq_tap_cnt(175),
      dbg_calib_dq_tap_cnt(174) => dbg_calib_dq_tap_cnt(174),
      dbg_calib_dq_tap_cnt(173) => dbg_calib_dq_tap_cnt(173),
      dbg_calib_dq_tap_cnt(172) => dbg_calib_dq_tap_cnt(172),
      dbg_calib_dq_tap_cnt(171) => dbg_calib_dq_tap_cnt(171),
      dbg_calib_dq_tap_cnt(170) => dbg_calib_dq_tap_cnt(170),
      dbg_calib_dq_tap_cnt(169) => dbg_calib_dq_tap_cnt(169),
      dbg_calib_dq_tap_cnt(168) => dbg_calib_dq_tap_cnt(168),
      dbg_calib_dq_tap_cnt(167) => dbg_calib_dq_tap_cnt(167),
      dbg_calib_dq_tap_cnt(166) => dbg_calib_dq_tap_cnt(166),
      dbg_calib_dq_tap_cnt(165) => dbg_calib_dq_tap_cnt(165),
      dbg_calib_dq_tap_cnt(164) => dbg_calib_dq_tap_cnt(164),
      dbg_calib_dq_tap_cnt(163) => dbg_calib_dq_tap_cnt(163),
      dbg_calib_dq_tap_cnt(162) => dbg_calib_dq_tap_cnt(162),
      dbg_calib_dq_tap_cnt(161) => dbg_calib_dq_tap_cnt(161),
      dbg_calib_dq_tap_cnt(160) => dbg_calib_dq_tap_cnt(160),
      dbg_calib_dq_tap_cnt(159) => dbg_calib_dq_tap_cnt(159),
      dbg_calib_dq_tap_cnt(158) => dbg_calib_dq_tap_cnt(158),
      dbg_calib_dq_tap_cnt(157) => dbg_calib_dq_tap_cnt(157),
      dbg_calib_dq_tap_cnt(156) => dbg_calib_dq_tap_cnt(156),
      dbg_calib_dq_tap_cnt(155) => dbg_calib_dq_tap_cnt(155),
      dbg_calib_dq_tap_cnt(154) => dbg_calib_dq_tap_cnt(154),
      dbg_calib_dq_tap_cnt(153) => dbg_calib_dq_tap_cnt(153),
      dbg_calib_dq_tap_cnt(152) => dbg_calib_dq_tap_cnt(152),
      dbg_calib_dq_tap_cnt(151) => dbg_calib_dq_tap_cnt(151),
      dbg_calib_dq_tap_cnt(150) => dbg_calib_dq_tap_cnt(150),
      dbg_calib_dq_tap_cnt(149) => dbg_calib_dq_tap_cnt(149),
      dbg_calib_dq_tap_cnt(148) => dbg_calib_dq_tap_cnt(148),
      dbg_calib_dq_tap_cnt(147) => dbg_calib_dq_tap_cnt(147),
      dbg_calib_dq_tap_cnt(146) => dbg_calib_dq_tap_cnt(146),
      dbg_calib_dq_tap_cnt(145) => dbg_calib_dq_tap_cnt(145),
      dbg_calib_dq_tap_cnt(144) => dbg_calib_dq_tap_cnt(144),
      dbg_calib_dq_tap_cnt(143) => dbg_calib_dq_tap_cnt(143),
      dbg_calib_dq_tap_cnt(142) => dbg_calib_dq_tap_cnt(142),
      dbg_calib_dq_tap_cnt(141) => dbg_calib_dq_tap_cnt(141),
      dbg_calib_dq_tap_cnt(140) => dbg_calib_dq_tap_cnt(140),
      dbg_calib_dq_tap_cnt(139) => dbg_calib_dq_tap_cnt(139),
      dbg_calib_dq_tap_cnt(138) => dbg_calib_dq_tap_cnt(138),
      dbg_calib_dq_tap_cnt(137) => dbg_calib_dq_tap_cnt(137),
      dbg_calib_dq_tap_cnt(136) => dbg_calib_dq_tap_cnt(136),
      dbg_calib_dq_tap_cnt(135) => dbg_calib_dq_tap_cnt(135),
      dbg_calib_dq_tap_cnt(134) => dbg_calib_dq_tap_cnt(134),
      dbg_calib_dq_tap_cnt(133) => dbg_calib_dq_tap_cnt(133),
      dbg_calib_dq_tap_cnt(132) => dbg_calib_dq_tap_cnt(132),
      dbg_calib_dq_tap_cnt(131) => dbg_calib_dq_tap_cnt(131),
      dbg_calib_dq_tap_cnt(130) => dbg_calib_dq_tap_cnt(130),
      dbg_calib_dq_tap_cnt(129) => dbg_calib_dq_tap_cnt(129),
      dbg_calib_dq_tap_cnt(128) => dbg_calib_dq_tap_cnt(128),
      dbg_calib_dq_tap_cnt(127) => dbg_calib_dq_tap_cnt(127),
      dbg_calib_dq_tap_cnt(126) => dbg_calib_dq_tap_cnt(126),
      dbg_calib_dq_tap_cnt(125) => dbg_calib_dq_tap_cnt(125),
      dbg_calib_dq_tap_cnt(124) => dbg_calib_dq_tap_cnt(124),
      dbg_calib_dq_tap_cnt(123) => dbg_calib_dq_tap_cnt(123),
      dbg_calib_dq_tap_cnt(122) => dbg_calib_dq_tap_cnt(122),
      dbg_calib_dq_tap_cnt(121) => dbg_calib_dq_tap_cnt(121),
      dbg_calib_dq_tap_cnt(120) => dbg_calib_dq_tap_cnt(120),
      dbg_calib_dq_tap_cnt(119) => dbg_calib_dq_tap_cnt(119),
      dbg_calib_dq_tap_cnt(118) => dbg_calib_dq_tap_cnt(118),
      dbg_calib_dq_tap_cnt(117) => dbg_calib_dq_tap_cnt(117),
      dbg_calib_dq_tap_cnt(116) => dbg_calib_dq_tap_cnt(116),
      dbg_calib_dq_tap_cnt(115) => dbg_calib_dq_tap_cnt(115),
      dbg_calib_dq_tap_cnt(114) => dbg_calib_dq_tap_cnt(114),
      dbg_calib_dq_tap_cnt(113) => dbg_calib_dq_tap_cnt(113),
      dbg_calib_dq_tap_cnt(112) => dbg_calib_dq_tap_cnt(112),
      dbg_calib_dq_tap_cnt(111) => dbg_calib_dq_tap_cnt(111),
      dbg_calib_dq_tap_cnt(110) => dbg_calib_dq_tap_cnt(110),
      dbg_calib_dq_tap_cnt(109) => dbg_calib_dq_tap_cnt(109),
      dbg_calib_dq_tap_cnt(108) => dbg_calib_dq_tap_cnt(108),
      dbg_calib_dq_tap_cnt(107) => dbg_calib_dq_tap_cnt(107),
      dbg_calib_dq_tap_cnt(106) => dbg_calib_dq_tap_cnt(106),
      dbg_calib_dq_tap_cnt(105) => dbg_calib_dq_tap_cnt(105),
      dbg_calib_dq_tap_cnt(104) => dbg_calib_dq_tap_cnt(104),
      dbg_calib_dq_tap_cnt(103) => dbg_calib_dq_tap_cnt(103),
      dbg_calib_dq_tap_cnt(102) => dbg_calib_dq_tap_cnt(102),
      dbg_calib_dq_tap_cnt(101) => dbg_calib_dq_tap_cnt(101),
      dbg_calib_dq_tap_cnt(100) => dbg_calib_dq_tap_cnt(100),
      dbg_calib_dq_tap_cnt(99) => dbg_calib_dq_tap_cnt(99),
      dbg_calib_dq_tap_cnt(98) => dbg_calib_dq_tap_cnt(98),
      dbg_calib_dq_tap_cnt(97) => dbg_calib_dq_tap_cnt(97),
      dbg_calib_dq_tap_cnt(96) => dbg_calib_dq_tap_cnt(96),
      dbg_calib_dq_tap_cnt(95) => dbg_calib_dq_tap_cnt(95),
      dbg_calib_dq_tap_cnt(94) => dbg_calib_dq_tap_cnt(94),
      dbg_calib_dq_tap_cnt(93) => dbg_calib_dq_tap_cnt(93),
      dbg_calib_dq_tap_cnt(92) => dbg_calib_dq_tap_cnt(92),
      dbg_calib_dq_tap_cnt(91) => dbg_calib_dq_tap_cnt(91),
      dbg_calib_dq_tap_cnt(90) => dbg_calib_dq_tap_cnt(90),
      dbg_calib_dq_tap_cnt(89) => dbg_calib_dq_tap_cnt(89),
      dbg_calib_dq_tap_cnt(88) => dbg_calib_dq_tap_cnt(88),
      dbg_calib_dq_tap_cnt(87) => dbg_calib_dq_tap_cnt(87),
      dbg_calib_dq_tap_cnt(86) => dbg_calib_dq_tap_cnt(86),
      dbg_calib_dq_tap_cnt(85) => dbg_calib_dq_tap_cnt(85),
      dbg_calib_dq_tap_cnt(84) => dbg_calib_dq_tap_cnt(84),
      dbg_calib_dq_tap_cnt(83) => dbg_calib_dq_tap_cnt(83),
      dbg_calib_dq_tap_cnt(82) => dbg_calib_dq_tap_cnt(82),
      dbg_calib_dq_tap_cnt(81) => dbg_calib_dq_tap_cnt(81),
      dbg_calib_dq_tap_cnt(80) => dbg_calib_dq_tap_cnt(80),
      dbg_calib_dq_tap_cnt(79) => dbg_calib_dq_tap_cnt(79),
      dbg_calib_dq_tap_cnt(78) => dbg_calib_dq_tap_cnt(78),
      dbg_calib_dq_tap_cnt(77) => dbg_calib_dq_tap_cnt(77),
      dbg_calib_dq_tap_cnt(76) => dbg_calib_dq_tap_cnt(76),
      dbg_calib_dq_tap_cnt(75) => dbg_calib_dq_tap_cnt(75),
      dbg_calib_dq_tap_cnt(74) => dbg_calib_dq_tap_cnt(74),
      dbg_calib_dq_tap_cnt(73) => dbg_calib_dq_tap_cnt(73),
      dbg_calib_dq_tap_cnt(72) => dbg_calib_dq_tap_cnt(72),
      dbg_calib_dq_tap_cnt(71) => dbg_calib_dq_tap_cnt(71),
      dbg_calib_dq_tap_cnt(70) => dbg_calib_dq_tap_cnt(70),
      dbg_calib_dq_tap_cnt(69) => dbg_calib_dq_tap_cnt(69),
      dbg_calib_dq_tap_cnt(68) => dbg_calib_dq_tap_cnt(68),
      dbg_calib_dq_tap_cnt(67) => dbg_calib_dq_tap_cnt(67),
      dbg_calib_dq_tap_cnt(66) => dbg_calib_dq_tap_cnt(66),
      dbg_calib_dq_tap_cnt(65) => dbg_calib_dq_tap_cnt(65),
      dbg_calib_dq_tap_cnt(64) => dbg_calib_dq_tap_cnt(64),
      dbg_calib_dq_tap_cnt(63) => dbg_calib_dq_tap_cnt(63),
      dbg_calib_dq_tap_cnt(62) => dbg_calib_dq_tap_cnt(62),
      dbg_calib_dq_tap_cnt(61) => dbg_calib_dq_tap_cnt(61),
      dbg_calib_dq_tap_cnt(60) => dbg_calib_dq_tap_cnt(60),
      dbg_calib_dq_tap_cnt(59) => dbg_calib_dq_tap_cnt(59),
      dbg_calib_dq_tap_cnt(58) => dbg_calib_dq_tap_cnt(58),
      dbg_calib_dq_tap_cnt(57) => dbg_calib_dq_tap_cnt(57),
      dbg_calib_dq_tap_cnt(56) => dbg_calib_dq_tap_cnt(56),
      dbg_calib_dq_tap_cnt(55) => dbg_calib_dq_tap_cnt(55),
      dbg_calib_dq_tap_cnt(54) => dbg_calib_dq_tap_cnt(54),
      dbg_calib_dq_tap_cnt(53) => dbg_calib_dq_tap_cnt(53),
      dbg_calib_dq_tap_cnt(52) => dbg_calib_dq_tap_cnt(52),
      dbg_calib_dq_tap_cnt(51) => dbg_calib_dq_tap_cnt(51),
      dbg_calib_dq_tap_cnt(50) => dbg_calib_dq_tap_cnt(50),
      dbg_calib_dq_tap_cnt(49) => dbg_calib_dq_tap_cnt(49),
      dbg_calib_dq_tap_cnt(48) => dbg_calib_dq_tap_cnt(48),
      dbg_calib_dq_tap_cnt(47) => dbg_calib_dq_tap_cnt(47),
      dbg_calib_dq_tap_cnt(46) => dbg_calib_dq_tap_cnt(46),
      dbg_calib_dq_tap_cnt(45) => dbg_calib_dq_tap_cnt(45),
      dbg_calib_dq_tap_cnt(44) => dbg_calib_dq_tap_cnt(44),
      dbg_calib_dq_tap_cnt(43) => dbg_calib_dq_tap_cnt(43),
      dbg_calib_dq_tap_cnt(42) => dbg_calib_dq_tap_cnt(42),
      dbg_calib_dq_tap_cnt(41) => dbg_calib_dq_tap_cnt(41),
      dbg_calib_dq_tap_cnt(40) => dbg_calib_dq_tap_cnt(40),
      dbg_calib_dq_tap_cnt(39) => dbg_calib_dq_tap_cnt(39),
      dbg_calib_dq_tap_cnt(38) => dbg_calib_dq_tap_cnt(38),
      dbg_calib_dq_tap_cnt(37) => dbg_calib_dq_tap_cnt(37),
      dbg_calib_dq_tap_cnt(36) => dbg_calib_dq_tap_cnt(36),
      dbg_calib_dq_tap_cnt(35) => dbg_calib_dq_tap_cnt(35),
      dbg_calib_dq_tap_cnt(34) => dbg_calib_dq_tap_cnt(34),
      dbg_calib_dq_tap_cnt(33) => dbg_calib_dq_tap_cnt(33),
      dbg_calib_dq_tap_cnt(32) => dbg_calib_dq_tap_cnt(32),
      dbg_calib_dq_tap_cnt(31) => dbg_calib_dq_tap_cnt(31),
      dbg_calib_dq_tap_cnt(30) => dbg_calib_dq_tap_cnt(30),
      dbg_calib_dq_tap_cnt(29) => dbg_calib_dq_tap_cnt(29),
      dbg_calib_dq_tap_cnt(28) => dbg_calib_dq_tap_cnt(28),
      dbg_calib_dq_tap_cnt(27) => dbg_calib_dq_tap_cnt(27),
      dbg_calib_dq_tap_cnt(26) => dbg_calib_dq_tap_cnt(26),
      dbg_calib_dq_tap_cnt(25) => dbg_calib_dq_tap_cnt(25),
      dbg_calib_dq_tap_cnt(24) => dbg_calib_dq_tap_cnt(24),
      dbg_calib_dq_tap_cnt(23) => dbg_calib_dq_tap_cnt(23),
      dbg_calib_dq_tap_cnt(22) => dbg_calib_dq_tap_cnt(22),
      dbg_calib_dq_tap_cnt(21) => dbg_calib_dq_tap_cnt(21),
      dbg_calib_dq_tap_cnt(20) => dbg_calib_dq_tap_cnt(20),
      dbg_calib_dq_tap_cnt(19) => dbg_calib_dq_tap_cnt(19),
      dbg_calib_dq_tap_cnt(18) => dbg_calib_dq_tap_cnt(18),
      dbg_calib_dq_tap_cnt(17) => dbg_calib_dq_tap_cnt(17),
      dbg_calib_dq_tap_cnt(16) => dbg_calib_dq_tap_cnt(16),
      dbg_calib_dq_tap_cnt(15) => dbg_calib_dq_tap_cnt(15),
      dbg_calib_dq_tap_cnt(14) => dbg_calib_dq_tap_cnt(14),
      dbg_calib_dq_tap_cnt(13) => dbg_calib_dq_tap_cnt(13),
      dbg_calib_dq_tap_cnt(12) => dbg_calib_dq_tap_cnt(12),
      dbg_calib_dq_tap_cnt(11) => dbg_calib_dq_tap_cnt(11),
      dbg_calib_dq_tap_cnt(10) => dbg_calib_dq_tap_cnt(10),
      dbg_calib_dq_tap_cnt(9) => dbg_calib_dq_tap_cnt(9),
      dbg_calib_dq_tap_cnt(8) => dbg_calib_dq_tap_cnt(8),
      dbg_calib_dq_tap_cnt(7) => dbg_calib_dq_tap_cnt(7),
      dbg_calib_dq_tap_cnt(6) => dbg_calib_dq_tap_cnt(6),
      dbg_calib_dq_tap_cnt(5) => dbg_calib_dq_tap_cnt(5),
      dbg_calib_dq_tap_cnt(4) => dbg_calib_dq_tap_cnt(4),
      dbg_calib_dq_tap_cnt(3) => dbg_calib_dq_tap_cnt(3),
      dbg_calib_dq_tap_cnt(2) => dbg_calib_dq_tap_cnt(2),
      dbg_calib_dq_tap_cnt(1) => dbg_calib_dq_tap_cnt(1),
      dbg_calib_dq_tap_cnt(0) => dbg_calib_dq_tap_cnt(0),
      ddr_ck_n(1) => ddr_ck_n(1),
      ddr_ck_n(0) => ddr_ck_n(0),
      dbg_calib_rden_dly(39) => dbg_calib_rden_dly(39),
      dbg_calib_rden_dly(38) => dbg_calib_rden_dly(38),
      dbg_calib_rden_dly(37) => dbg_calib_rden_dly(37),
      dbg_calib_rden_dly(36) => dbg_calib_rden_dly(36),
      dbg_calib_rden_dly(35) => dbg_calib_rden_dly(35),
      dbg_calib_rden_dly(34) => dbg_calib_rden_dly(34),
      dbg_calib_rden_dly(33) => dbg_calib_rden_dly(33),
      dbg_calib_rden_dly(32) => dbg_calib_rden_dly(32),
      dbg_calib_rden_dly(31) => dbg_calib_rden_dly(31),
      dbg_calib_rden_dly(30) => dbg_calib_rden_dly(30),
      dbg_calib_rden_dly(29) => dbg_calib_rden_dly(29),
      dbg_calib_rden_dly(28) => dbg_calib_rden_dly(28),
      dbg_calib_rden_dly(27) => dbg_calib_rden_dly(27),
      dbg_calib_rden_dly(26) => dbg_calib_rden_dly(26),
      dbg_calib_rden_dly(25) => dbg_calib_rden_dly(25),
      dbg_calib_rden_dly(24) => dbg_calib_rden_dly(24),
      dbg_calib_rden_dly(23) => dbg_calib_rden_dly(23),
      dbg_calib_rden_dly(22) => dbg_calib_rden_dly(22),
      dbg_calib_rden_dly(21) => dbg_calib_rden_dly(21),
      dbg_calib_rden_dly(20) => dbg_calib_rden_dly(20),
      dbg_calib_rden_dly(19) => dbg_calib_rden_dly(19),
      dbg_calib_rden_dly(18) => dbg_calib_rden_dly(18),
      dbg_calib_rden_dly(17) => dbg_calib_rden_dly(17),
      dbg_calib_rden_dly(16) => dbg_calib_rden_dly(16),
      dbg_calib_rden_dly(15) => dbg_calib_rden_dly(15),
      dbg_calib_rden_dly(14) => dbg_calib_rden_dly(14),
      dbg_calib_rden_dly(13) => dbg_calib_rden_dly(13),
      dbg_calib_rden_dly(12) => dbg_calib_rden_dly(12),
      dbg_calib_rden_dly(11) => dbg_calib_rden_dly(11),
      dbg_calib_rden_dly(10) => dbg_calib_rden_dly(10),
      dbg_calib_rden_dly(9) => dbg_calib_rden_dly(9),
      dbg_calib_rden_dly(8) => dbg_calib_rden_dly(8),
      dbg_calib_rden_dly(7) => dbg_calib_rden_dly(7),
      dbg_calib_rden_dly(6) => dbg_calib_rden_dly(6),
      dbg_calib_rden_dly(5) => dbg_calib_rden_dly(5),
      dbg_calib_rden_dly(4) => dbg_calib_rden_dly(4),
      dbg_calib_rden_dly(3) => dbg_calib_rden_dly(3),
      dbg_calib_rden_dly(2) => dbg_calib_rden_dly(2),
      dbg_calib_rden_dly(1) => dbg_calib_rden_dly(1),
      dbg_calib_rden_dly(0) => dbg_calib_rden_dly(0),
      rd_data_rise(63) => rd_data_rise(63),
      rd_data_rise(62) => rd_data_rise(62),
      rd_data_rise(61) => rd_data_rise(61),
      rd_data_rise(60) => rd_data_rise(60),
      rd_data_rise(59) => rd_data_rise(59),
      rd_data_rise(58) => rd_data_rise(58),
      rd_data_rise(57) => rd_data_rise(57),
      rd_data_rise(56) => rd_data_rise(56),
      rd_data_rise(55) => rd_data_rise(55),
      rd_data_rise(54) => rd_data_rise(54),
      rd_data_rise(53) => rd_data_rise(53),
      rd_data_rise(52) => rd_data_rise(52),
      rd_data_rise(51) => rd_data_rise(51),
      rd_data_rise(50) => rd_data_rise(50),
      rd_data_rise(49) => rd_data_rise(49),
      rd_data_rise(48) => rd_data_rise(48),
      rd_data_rise(47) => rd_data_rise(47),
      rd_data_rise(46) => rd_data_rise(46),
      rd_data_rise(45) => rd_data_rise(45),
      rd_data_rise(44) => rd_data_rise(44),
      rd_data_rise(43) => rd_data_rise(43),
      rd_data_rise(42) => rd_data_rise(42),
      rd_data_rise(41) => rd_data_rise(41),
      rd_data_rise(40) => rd_data_rise(40),
      rd_data_rise(39) => rd_data_rise(39),
      rd_data_rise(38) => rd_data_rise(38),
      rd_data_rise(37) => rd_data_rise(37),
      rd_data_rise(36) => rd_data_rise(36),
      rd_data_rise(35) => rd_data_rise(35),
      rd_data_rise(34) => rd_data_rise(34),
      rd_data_rise(33) => rd_data_rise(33),
      rd_data_rise(32) => rd_data_rise(32),
      rd_data_rise(31) => rd_data_rise(31),
      rd_data_rise(30) => rd_data_rise(30),
      rd_data_rise(29) => rd_data_rise(29),
      rd_data_rise(28) => rd_data_rise(28),
      rd_data_rise(27) => rd_data_rise(27),
      rd_data_rise(26) => rd_data_rise(26),
      rd_data_rise(25) => rd_data_rise(25),
      rd_data_rise(24) => rd_data_rise(24),
      rd_data_rise(23) => rd_data_rise(23),
      rd_data_rise(22) => rd_data_rise(22),
      rd_data_rise(21) => rd_data_rise(21),
      rd_data_rise(20) => rd_data_rise(20),
      rd_data_rise(19) => rd_data_rise(19),
      rd_data_rise(18) => rd_data_rise(18),
      rd_data_rise(17) => rd_data_rise(17),
      rd_data_rise(16) => rd_data_rise(16),
      rd_data_rise(15) => rd_data_rise(15),
      rd_data_rise(14) => rd_data_rise(14),
      rd_data_rise(13) => rd_data_rise(13),
      rd_data_rise(12) => rd_data_rise(12),
      rd_data_rise(11) => rd_data_rise(11),
      rd_data_rise(10) => rd_data_rise(10),
      rd_data_rise(9) => rd_data_rise(9),
      rd_data_rise(8) => rd_data_rise(8),
      rd_data_rise(7) => rd_data_rise(7),
      rd_data_rise(6) => rd_data_rise(6),
      rd_data_rise(5) => rd_data_rise(5),
      rd_data_rise(4) => rd_data_rise(4),
      rd_data_rise(3) => rd_data_rise(3),
      rd_data_rise(2) => rd_data_rise(2),
      rd_data_rise(1) => rd_data_rise(1),
      rd_data_rise(0) => rd_data_rise(0),
      dbg_calib_gate_dly(39) => dbg_calib_gate_dly(39),
      dbg_calib_gate_dly(38) => dbg_calib_gate_dly(38),
      dbg_calib_gate_dly(37) => dbg_calib_gate_dly(37),
      dbg_calib_gate_dly(36) => dbg_calib_gate_dly(36),
      dbg_calib_gate_dly(35) => dbg_calib_gate_dly(35),
      dbg_calib_gate_dly(34) => dbg_calib_gate_dly(34),
      dbg_calib_gate_dly(33) => dbg_calib_gate_dly(33),
      dbg_calib_gate_dly(32) => dbg_calib_gate_dly(32),
      dbg_calib_gate_dly(31) => dbg_calib_gate_dly(31),
      dbg_calib_gate_dly(30) => dbg_calib_gate_dly(30),
      dbg_calib_gate_dly(29) => dbg_calib_gate_dly(29),
      dbg_calib_gate_dly(28) => dbg_calib_gate_dly(28),
      dbg_calib_gate_dly(27) => dbg_calib_gate_dly(27),
      dbg_calib_gate_dly(26) => dbg_calib_gate_dly(26),
      dbg_calib_gate_dly(25) => dbg_calib_gate_dly(25),
      dbg_calib_gate_dly(24) => dbg_calib_gate_dly(24),
      dbg_calib_gate_dly(23) => dbg_calib_gate_dly(23),
      dbg_calib_gate_dly(22) => dbg_calib_gate_dly(22),
      dbg_calib_gate_dly(21) => dbg_calib_gate_dly(21),
      dbg_calib_gate_dly(20) => dbg_calib_gate_dly(20),
      dbg_calib_gate_dly(19) => dbg_calib_gate_dly(19),
      dbg_calib_gate_dly(18) => dbg_calib_gate_dly(18),
      dbg_calib_gate_dly(17) => dbg_calib_gate_dly(17),
      dbg_calib_gate_dly(16) => dbg_calib_gate_dly(16),
      dbg_calib_gate_dly(15) => dbg_calib_gate_dly(15),
      dbg_calib_gate_dly(14) => dbg_calib_gate_dly(14),
      dbg_calib_gate_dly(13) => dbg_calib_gate_dly(13),
      dbg_calib_gate_dly(12) => dbg_calib_gate_dly(12),
      dbg_calib_gate_dly(11) => dbg_calib_gate_dly(11),
      dbg_calib_gate_dly(10) => dbg_calib_gate_dly(10),
      dbg_calib_gate_dly(9) => dbg_calib_gate_dly(9),
      dbg_calib_gate_dly(8) => dbg_calib_gate_dly(8),
      dbg_calib_gate_dly(7) => dbg_calib_gate_dly(7),
      dbg_calib_gate_dly(6) => dbg_calib_gate_dly(6),
      dbg_calib_gate_dly(5) => dbg_calib_gate_dly(5),
      dbg_calib_gate_dly(4) => dbg_calib_gate_dly(4),
      dbg_calib_gate_dly(3) => dbg_calib_gate_dly(3),
      dbg_calib_gate_dly(2) => dbg_calib_gate_dly(2),
      dbg_calib_gate_dly(1) => dbg_calib_gate_dly(1),
      dbg_calib_gate_dly(0) => dbg_calib_gate_dly(0),
      dbg_calib_rd_data_sel(7) => dbg_calib_rd_data_sel(7),
      dbg_calib_rd_data_sel(6) => dbg_calib_rd_data_sel(6),
      dbg_calib_rd_data_sel(5) => dbg_calib_rd_data_sel(5),
      dbg_calib_rd_data_sel(4) => dbg_calib_rd_data_sel(4),
      dbg_calib_rd_data_sel(3) => dbg_calib_rd_data_sel(3),
      dbg_calib_rd_data_sel(2) => dbg_calib_rd_data_sel(2),
      dbg_calib_rd_data_sel(1) => dbg_calib_rd_data_sel(1),
      dbg_calib_rd_data_sel(0) => dbg_calib_rd_data_sel(0),
      rd_data_fall(63) => rd_data_fall(63),
      rd_data_fall(62) => rd_data_fall(62),
      rd_data_fall(61) => rd_data_fall(61),
      rd_data_fall(60) => rd_data_fall(60),
      rd_data_fall(59) => rd_data_fall(59),
      rd_data_fall(58) => rd_data_fall(58),
      rd_data_fall(57) => rd_data_fall(57),
      rd_data_fall(56) => rd_data_fall(56),
      rd_data_fall(55) => rd_data_fall(55),
      rd_data_fall(54) => rd_data_fall(54),
      rd_data_fall(53) => rd_data_fall(53),
      rd_data_fall(52) => rd_data_fall(52),
      rd_data_fall(51) => rd_data_fall(51),
      rd_data_fall(50) => rd_data_fall(50),
      rd_data_fall(49) => rd_data_fall(49),
      rd_data_fall(48) => rd_data_fall(48),
      rd_data_fall(47) => rd_data_fall(47),
      rd_data_fall(46) => rd_data_fall(46),
      rd_data_fall(45) => rd_data_fall(45),
      rd_data_fall(44) => rd_data_fall(44),
      rd_data_fall(43) => rd_data_fall(43),
      rd_data_fall(42) => rd_data_fall(42),
      rd_data_fall(41) => rd_data_fall(41),
      rd_data_fall(40) => rd_data_fall(40),
      rd_data_fall(39) => rd_data_fall(39),
      rd_data_fall(38) => rd_data_fall(38),
      rd_data_fall(37) => rd_data_fall(37),
      rd_data_fall(36) => rd_data_fall(36),
      rd_data_fall(35) => rd_data_fall(35),
      rd_data_fall(34) => rd_data_fall(34),
      rd_data_fall(33) => rd_data_fall(33),
      rd_data_fall(32) => rd_data_fall(32),
      rd_data_fall(31) => rd_data_fall(31),
      rd_data_fall(30) => rd_data_fall(30),
      rd_data_fall(29) => rd_data_fall(29),
      rd_data_fall(28) => rd_data_fall(28),
      rd_data_fall(27) => rd_data_fall(27),
      rd_data_fall(26) => rd_data_fall(26),
      rd_data_fall(25) => rd_data_fall(25),
      rd_data_fall(24) => rd_data_fall(24),
      rd_data_fall(23) => rd_data_fall(23),
      rd_data_fall(22) => rd_data_fall(22),
      rd_data_fall(21) => rd_data_fall(21),
      rd_data_fall(20) => rd_data_fall(20),
      rd_data_fall(19) => rd_data_fall(19),
      rd_data_fall(18) => rd_data_fall(18),
      rd_data_fall(17) => rd_data_fall(17),
      rd_data_fall(16) => rd_data_fall(16),
      rd_data_fall(15) => rd_data_fall(15),
      rd_data_fall(14) => rd_data_fall(14),
      rd_data_fall(13) => rd_data_fall(13),
      rd_data_fall(12) => rd_data_fall(12),
      rd_data_fall(11) => rd_data_fall(11),
      rd_data_fall(10) => rd_data_fall(10),
      rd_data_fall(9) => rd_data_fall(9),
      rd_data_fall(8) => rd_data_fall(8),
      rd_data_fall(7) => rd_data_fall(7),
      rd_data_fall(6) => rd_data_fall(6),
      rd_data_fall(5) => rd_data_fall(5),
      rd_data_fall(4) => rd_data_fall(4),
      rd_data_fall(3) => rd_data_fall(3),
      rd_data_fall(2) => rd_data_fall(2),
      rd_data_fall(1) => rd_data_fall(1),
      rd_data_fall(0) => rd_data_fall(0),
      calib_done(3) => calib_done(3),
      calib_done(2) => calib_done(2),
      calib_done(1) => calib_done(1),
      calib_done(0) => calib_done(0),
      ddr_ck(1) => ddr_ck(1),
      ddr_ck(0) => ddr_ck(0),
      ddr_dm(7) => ddr_dm(7),
      ddr_dm(6) => ddr_dm(6),
      ddr_dm(5) => ddr_dm(5),
      ddr_dm(4) => ddr_dm(4),
      ddr_dm(3) => ddr_dm(3),
      ddr_dm(2) => ddr_dm(2),
      ddr_dm(1) => ddr_dm(1),
      ddr_dm(0) => ddr_dm(0),
      dbg_calib_done(3) => dbg_calib_done(3),
      dbg_calib_done(2) => dbg_calib_done(2),
      dbg_calib_done(1) => dbg_calib_done(1),
      dbg_calib_done(0) => dbg_calib_done(0),
      wr_data_rise(63) => wr_data_rise(63),
      wr_data_rise(62) => wr_data_rise(62),
      wr_data_rise(61) => wr_data_rise(61),
      wr_data_rise(60) => wr_data_rise(60),
      wr_data_rise(59) => wr_data_rise(59),
      wr_data_rise(58) => wr_data_rise(58),
      wr_data_rise(57) => wr_data_rise(57),
      wr_data_rise(56) => wr_data_rise(56),
      wr_data_rise(55) => wr_data_rise(55),
      wr_data_rise(54) => wr_data_rise(54),
      wr_data_rise(53) => wr_data_rise(53),
      wr_data_rise(52) => wr_data_rise(52),
      wr_data_rise(51) => wr_data_rise(51),
      wr_data_rise(50) => wr_data_rise(50),
      wr_data_rise(49) => wr_data_rise(49),
      wr_data_rise(48) => wr_data_rise(48),
      wr_data_rise(47) => wr_data_rise(47),
      wr_data_rise(46) => wr_data_rise(46),
      wr_data_rise(45) => wr_data_rise(45),
      wr_data_rise(44) => wr_data_rise(44),
      wr_data_rise(43) => wr_data_rise(43),
      wr_data_rise(42) => wr_data_rise(42),
      wr_data_rise(41) => wr_data_rise(41),
      wr_data_rise(40) => wr_data_rise(40),
      wr_data_rise(39) => wr_data_rise(39),
      wr_data_rise(38) => wr_data_rise(38),
      wr_data_rise(37) => wr_data_rise(37),
      wr_data_rise(36) => wr_data_rise(36),
      wr_data_rise(35) => wr_data_rise(35),
      wr_data_rise(34) => wr_data_rise(34),
      wr_data_rise(33) => wr_data_rise(33),
      wr_data_rise(32) => wr_data_rise(32),
      wr_data_rise(31) => wr_data_rise(31),
      wr_data_rise(30) => wr_data_rise(30),
      wr_data_rise(29) => wr_data_rise(29),
      wr_data_rise(28) => wr_data_rise(28),
      wr_data_rise(27) => wr_data_rise(27),
      wr_data_rise(26) => wr_data_rise(26),
      wr_data_rise(25) => wr_data_rise(25),
      wr_data_rise(24) => wr_data_rise(24),
      wr_data_rise(23) => wr_data_rise(23),
      wr_data_rise(22) => wr_data_rise(22),
      wr_data_rise(21) => wr_data_rise(21),
      wr_data_rise(20) => wr_data_rise(20),
      wr_data_rise(19) => wr_data_rise(19),
      wr_data_rise(18) => wr_data_rise(18),
      wr_data_rise(17) => wr_data_rise(17),
      wr_data_rise(16) => wr_data_rise(16),
      wr_data_rise(15) => wr_data_rise(15),
      wr_data_rise(14) => wr_data_rise(14),
      wr_data_rise(13) => wr_data_rise(13),
      wr_data_rise(12) => wr_data_rise(12),
      wr_data_rise(11) => wr_data_rise(11),
      wr_data_rise(10) => wr_data_rise(10),
      wr_data_rise(9) => wr_data_rise(9),
      wr_data_rise(8) => wr_data_rise(8),
      wr_data_rise(7) => wr_data_rise(7),
      wr_data_rise(6) => wr_data_rise(6),
      wr_data_rise(5) => wr_data_rise(5),
      wr_data_rise(4) => wr_data_rise(4),
      wr_data_rise(3) => wr_data_rise(3),
      wr_data_rise(2) => wr_data_rise(2),
      wr_data_rise(1) => wr_data_rise(1),
      wr_data_rise(0) => wr_data_rise(0),
      calib_start(3) => calib_start(3),
      calib_start(2) => calib_start(2),
      calib_start(1) => calib_start(1),
      calib_start(0) => calib_start(0),
      wr_data_fall(63) => wr_data_fall(63),
      wr_data_fall(62) => wr_data_fall(62),
      wr_data_fall(61) => wr_data_fall(61),
      wr_data_fall(60) => wr_data_fall(60),
      wr_data_fall(59) => wr_data_fall(59),
      wr_data_fall(58) => wr_data_fall(58),
      wr_data_fall(57) => wr_data_fall(57),
      wr_data_fall(56) => wr_data_fall(56),
      wr_data_fall(55) => wr_data_fall(55),
      wr_data_fall(54) => wr_data_fall(54),
      wr_data_fall(53) => wr_data_fall(53),
      wr_data_fall(52) => wr_data_fall(52),
      wr_data_fall(51) => wr_data_fall(51),
      wr_data_fall(50) => wr_data_fall(50),
      wr_data_fall(49) => wr_data_fall(49),
      wr_data_fall(48) => wr_data_fall(48),
      wr_data_fall(47) => wr_data_fall(47),
      wr_data_fall(46) => wr_data_fall(46),
      wr_data_fall(45) => wr_data_fall(45),
      wr_data_fall(44) => wr_data_fall(44),
      wr_data_fall(43) => wr_data_fall(43),
      wr_data_fall(42) => wr_data_fall(42),
      wr_data_fall(41) => wr_data_fall(41),
      wr_data_fall(40) => wr_data_fall(40),
      wr_data_fall(39) => wr_data_fall(39),
      wr_data_fall(38) => wr_data_fall(38),
      wr_data_fall(37) => wr_data_fall(37),
      wr_data_fall(36) => wr_data_fall(36),
      wr_data_fall(35) => wr_data_fall(35),
      wr_data_fall(34) => wr_data_fall(34),
      wr_data_fall(33) => wr_data_fall(33),
      wr_data_fall(32) => wr_data_fall(32),
      wr_data_fall(31) => wr_data_fall(31),
      wr_data_fall(30) => wr_data_fall(30),
      wr_data_fall(29) => wr_data_fall(29),
      wr_data_fall(28) => wr_data_fall(28),
      wr_data_fall(27) => wr_data_fall(27),
      wr_data_fall(26) => wr_data_fall(26),
      wr_data_fall(25) => wr_data_fall(25),
      wr_data_fall(24) => wr_data_fall(24),
      wr_data_fall(23) => wr_data_fall(23),
      wr_data_fall(22) => wr_data_fall(22),
      wr_data_fall(21) => wr_data_fall(21),
      wr_data_fall(20) => wr_data_fall(20),
      wr_data_fall(19) => wr_data_fall(19),
      wr_data_fall(18) => wr_data_fall(18),
      wr_data_fall(17) => wr_data_fall(17),
      wr_data_fall(16) => wr_data_fall(16),
      wr_data_fall(15) => wr_data_fall(15),
      wr_data_fall(14) => wr_data_fall(14),
      wr_data_fall(13) => wr_data_fall(13),
      wr_data_fall(12) => wr_data_fall(12),
      wr_data_fall(11) => wr_data_fall(11),
      wr_data_fall(10) => wr_data_fall(10),
      wr_data_fall(9) => wr_data_fall(9),
      wr_data_fall(8) => wr_data_fall(8),
      wr_data_fall(7) => wr_data_fall(7),
      wr_data_fall(6) => wr_data_fall(6),
      wr_data_fall(5) => wr_data_fall(5),
      wr_data_fall(4) => wr_data_fall(4),
      wr_data_fall(3) => wr_data_fall(3),
      wr_data_fall(2) => wr_data_fall(2),
      wr_data_fall(1) => wr_data_fall(1),
      wr_data_fall(0) => wr_data_fall(0),
      dq_oe_n(1) => dq_oe_n(1),
      dq_oe_n(0) => dq_oe_n(0),
      dbg_sel_idel_gate(3) => NLW_u_phy_io_dbg_sel_idel_gate_3_UNCONNECTED,
      dbg_sel_idel_gate(2) => NLW_u_phy_io_dbg_sel_idel_gate_2_UNCONNECTED,
      dbg_sel_idel_gate(1) => NLW_u_phy_io_dbg_sel_idel_gate_1_UNCONNECTED,
      dbg_sel_idel_gate(0) => NLW_u_phy_io_dbg_sel_idel_gate_0_UNCONNECTED,
      dbg_sel_idel_dqs(3) => NLW_u_phy_io_dbg_sel_idel_dqs_3_UNCONNECTED,
      dbg_sel_idel_dqs(2) => NLW_u_phy_io_dbg_sel_idel_dqs_2_UNCONNECTED,
      dbg_sel_idel_dqs(1) => NLW_u_phy_io_dbg_sel_idel_dqs_1_UNCONNECTED,
      dbg_sel_idel_dqs(0) => NLW_u_phy_io_dbg_sel_idel_dqs_0_UNCONNECTED,
      dbg_sel_idel_dq(5) => NLW_u_phy_io_dbg_sel_idel_dq_5_UNCONNECTED,
      dbg_sel_idel_dq(4) => NLW_u_phy_io_dbg_sel_idel_dq_4_UNCONNECTED,
      dbg_sel_idel_dq(3) => NLW_u_phy_io_dbg_sel_idel_dq_3_UNCONNECTED,
      dbg_sel_idel_dq(2) => NLW_u_phy_io_dbg_sel_idel_dq_2_UNCONNECTED,
      dbg_sel_idel_dq(1) => NLW_u_phy_io_dbg_sel_idel_dq_1_UNCONNECTED,
      dbg_sel_idel_dq(0) => NLW_u_phy_io_dbg_sel_idel_dq_0_UNCONNECTED,
      mask_data_rise(7) => mask_data_rise(7),
      mask_data_rise(6) => mask_data_rise(6),
      mask_data_rise(5) => mask_data_rise(5),
      mask_data_rise(4) => mask_data_rise(4),
      mask_data_rise(3) => mask_data_rise(3),
      mask_data_rise(2) => mask_data_rise(2),
      mask_data_rise(1) => mask_data_rise(1),
      mask_data_rise(0) => mask_data_rise(0),
      mask_data_fall(7) => mask_data_fall(7),
      mask_data_fall(6) => mask_data_fall(6),
      mask_data_fall(5) => mask_data_fall(5),
      mask_data_fall(4) => mask_data_fall(4),
      mask_data_fall(3) => mask_data_fall(3),
      mask_data_fall(2) => mask_data_fall(2),
      mask_data_fall(1) => mask_data_fall(1),
      mask_data_fall(0) => mask_data_fall(0)
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_usr_wr is
  port (
    app_wdf_afull : out STD_LOGIC; 
    app_wdf_wren : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    wdf_rden : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    wdf_data : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
    wdf_mask_data : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
    app_wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end ddr2_usr_wr;

architecture Structure of ddr2_usr_wr is
  signal N1 : STD_LOGIC; 
  signal rst_r_5082 : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_ALMOSTEMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_EMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_FULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_ALMOSTEMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_ALMOSTFULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_EMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_FULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal i_wdf_mask_data_in : STD_LOGIC_VECTOR ( 0 downto 0 ); 
begin
  XST_GND : GND
    port map (
      G => i_wdf_mask_data_in(0)
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  rst_r : FD
    port map (
      C => clk0,
      D => rst0,
      Q => rst_r_5082
    );
  gen_no_ecc_gen_wdf_0_u_wdf : FIFO36_72_EXP
    generic map(
      ALMOST_FULL_OFFSET => X"00F",
      DO_REG => 1,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      EN_SYN => FALSE,
      FIRST_WORD_FALL_THROUGH => FALSE,
      SIM_MODE => "SAFE",
      ALMOST_EMPTY_OFFSET => X"007"
    )
    port map (
      RDEN => wdf_rden,
      WREN => app_wdf_wren,
      RST => rst_r_5082,
      RDCLKU => clk90,
      RDCLKL => clk90,
      WRCLKU => clk0,
      WRCLKL => clk0,
      RDRCLKU => clk90,
      RDRCLKL => clk90,
      ALMOSTEMPTY => NLW_gen_no_ecc_gen_wdf_0_u_wdf_ALMOSTEMPTY_UNCONNECTED,
      ALMOSTFULL => app_wdf_afull,
      EMPTY => NLW_gen_no_ecc_gen_wdf_0_u_wdf_EMPTY_UNCONNECTED,
      FULL => NLW_gen_no_ecc_gen_wdf_0_u_wdf_FULL_UNCONNECTED,
      RDERR => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDERR_UNCONNECTED,
      WRERR => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRERR_UNCONNECTED,
      SBITERR => NLW_gen_no_ecc_gen_wdf_0_u_wdf_SBITERR_UNCONNECTED,
      DBITERR => NLW_gen_no_ecc_gen_wdf_0_u_wdf_DBITERR_UNCONNECTED,
      DI(63) => app_wdf_data(95),
      DI(62) => app_wdf_data(94),
      DI(61) => app_wdf_data(93),
      DI(60) => app_wdf_data(92),
      DI(59) => app_wdf_data(91),
      DI(58) => app_wdf_data(90),
      DI(57) => app_wdf_data(89),
      DI(56) => app_wdf_data(88),
      DI(55) => app_wdf_data(31),
      DI(54) => app_wdf_data(30),
      DI(53) => app_wdf_data(29),
      DI(52) => app_wdf_data(28),
      DI(51) => app_wdf_data(27),
      DI(50) => app_wdf_data(26),
      DI(49) => app_wdf_data(25),
      DI(48) => app_wdf_data(24),
      DI(47) => app_wdf_data(87),
      DI(46) => app_wdf_data(86),
      DI(45) => app_wdf_data(85),
      DI(44) => app_wdf_data(84),
      DI(43) => app_wdf_data(83),
      DI(42) => app_wdf_data(82),
      DI(41) => app_wdf_data(81),
      DI(40) => app_wdf_data(80),
      DI(39) => app_wdf_data(23),
      DI(38) => app_wdf_data(22),
      DI(37) => app_wdf_data(21),
      DI(36) => app_wdf_data(20),
      DI(35) => app_wdf_data(19),
      DI(34) => app_wdf_data(18),
      DI(33) => app_wdf_data(17),
      DI(32) => app_wdf_data(16),
      DI(31) => app_wdf_data(79),
      DI(30) => app_wdf_data(78),
      DI(29) => app_wdf_data(77),
      DI(28) => app_wdf_data(76),
      DI(27) => app_wdf_data(75),
      DI(26) => app_wdf_data(74),
      DI(25) => app_wdf_data(73),
      DI(24) => app_wdf_data(72),
      DI(23) => app_wdf_data(15),
      DI(22) => app_wdf_data(14),
      DI(21) => app_wdf_data(13),
      DI(20) => app_wdf_data(12),
      DI(19) => app_wdf_data(11),
      DI(18) => app_wdf_data(10),
      DI(17) => app_wdf_data(9),
      DI(16) => app_wdf_data(8),
      DI(15) => app_wdf_data(71),
      DI(14) => app_wdf_data(70),
      DI(13) => app_wdf_data(69),
      DI(12) => app_wdf_data(68),
      DI(11) => app_wdf_data(67),
      DI(10) => app_wdf_data(66),
      DI(9) => app_wdf_data(65),
      DI(8) => app_wdf_data(64),
      DI(7) => app_wdf_data(7),
      DI(6) => app_wdf_data(6),
      DI(5) => app_wdf_data(5),
      DI(4) => app_wdf_data(4),
      DI(3) => app_wdf_data(3),
      DI(2) => app_wdf_data(2),
      DI(1) => app_wdf_data(1),
      DI(0) => app_wdf_data(0),
      DIP(7) => i_wdf_mask_data_in(0),
      DIP(6) => i_wdf_mask_data_in(0),
      DIP(5) => i_wdf_mask_data_in(0),
      DIP(4) => i_wdf_mask_data_in(0),
      DIP(3) => i_wdf_mask_data_in(0),
      DIP(2) => i_wdf_mask_data_in(0),
      DIP(1) => i_wdf_mask_data_in(0),
      DIP(0) => i_wdf_mask_data_in(0),
      DO(63) => wdf_data(95),
      DO(62) => wdf_data(94),
      DO(61) => wdf_data(93),
      DO(60) => wdf_data(92),
      DO(59) => wdf_data(91),
      DO(58) => wdf_data(90),
      DO(57) => wdf_data(89),
      DO(56) => wdf_data(88),
      DO(55) => wdf_data(31),
      DO(54) => wdf_data(30),
      DO(53) => wdf_data(29),
      DO(52) => wdf_data(28),
      DO(51) => wdf_data(27),
      DO(50) => wdf_data(26),
      DO(49) => wdf_data(25),
      DO(48) => wdf_data(24),
      DO(47) => wdf_data(87),
      DO(46) => wdf_data(86),
      DO(45) => wdf_data(85),
      DO(44) => wdf_data(84),
      DO(43) => wdf_data(83),
      DO(42) => wdf_data(82),
      DO(41) => wdf_data(81),
      DO(40) => wdf_data(80),
      DO(39) => wdf_data(23),
      DO(38) => wdf_data(22),
      DO(37) => wdf_data(21),
      DO(36) => wdf_data(20),
      DO(35) => wdf_data(19),
      DO(34) => wdf_data(18),
      DO(33) => wdf_data(17),
      DO(32) => wdf_data(16),
      DO(31) => wdf_data(79),
      DO(30) => wdf_data(78),
      DO(29) => wdf_data(77),
      DO(28) => wdf_data(76),
      DO(27) => wdf_data(75),
      DO(26) => wdf_data(74),
      DO(25) => wdf_data(73),
      DO(24) => wdf_data(72),
      DO(23) => wdf_data(15),
      DO(22) => wdf_data(14),
      DO(21) => wdf_data(13),
      DO(20) => wdf_data(12),
      DO(19) => wdf_data(11),
      DO(18) => wdf_data(10),
      DO(17) => wdf_data(9),
      DO(16) => wdf_data(8),
      DO(15) => wdf_data(71),
      DO(14) => wdf_data(70),
      DO(13) => wdf_data(69),
      DO(12) => wdf_data(68),
      DO(11) => wdf_data(67),
      DO(10) => wdf_data(66),
      DO(9) => wdf_data(65),
      DO(8) => wdf_data(64),
      DO(7) => wdf_data(7),
      DO(6) => wdf_data(6),
      DO(5) => wdf_data(5),
      DO(4) => wdf_data(4),
      DO(3) => wdf_data(3),
      DO(2) => wdf_data(2),
      DO(1) => wdf_data(1),
      DO(0) => wdf_data(0),
      DOP(7) => wdf_mask_data(11),
      DOP(6) => wdf_mask_data(3),
      DOP(5) => wdf_mask_data(10),
      DOP(4) => wdf_mask_data(2),
      DOP(3) => wdf_mask_data(9),
      DOP(2) => wdf_mask_data(1),
      DOP(1) => wdf_mask_data(8),
      DOP(0) => wdf_mask_data(0),
      RDCOUNT(12) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_12_UNCONNECTED,
      RDCOUNT(11) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_11_UNCONNECTED,
      RDCOUNT(10) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_10_UNCONNECTED,
      RDCOUNT(9) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_9_UNCONNECTED,
      RDCOUNT(8) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_8_UNCONNECTED,
      RDCOUNT(7) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_7_UNCONNECTED,
      RDCOUNT(6) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_6_UNCONNECTED,
      RDCOUNT(5) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_5_UNCONNECTED,
      RDCOUNT(4) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_4_UNCONNECTED,
      RDCOUNT(3) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_3_UNCONNECTED,
      RDCOUNT(2) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_2_UNCONNECTED,
      RDCOUNT(1) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_1_UNCONNECTED,
      RDCOUNT(0) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_RDCOUNT_0_UNCONNECTED,
      WRCOUNT(12) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_12_UNCONNECTED,
      WRCOUNT(11) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_11_UNCONNECTED,
      WRCOUNT(10) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_10_UNCONNECTED,
      WRCOUNT(9) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_9_UNCONNECTED,
      WRCOUNT(8) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_8_UNCONNECTED,
      WRCOUNT(7) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_7_UNCONNECTED,
      WRCOUNT(6) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_6_UNCONNECTED,
      WRCOUNT(5) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_5_UNCONNECTED,
      WRCOUNT(4) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_4_UNCONNECTED,
      WRCOUNT(3) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_3_UNCONNECTED,
      WRCOUNT(2) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_2_UNCONNECTED,
      WRCOUNT(1) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_1_UNCONNECTED,
      WRCOUNT(0) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_WRCOUNT_0_UNCONNECTED,
      ECCPARITY(7) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_gen_no_ecc_gen_wdf_0_u_wdf_ECCPARITY_0_UNCONNECTED
    );
  gen_no_ecc_gen_wdf_1_u_wdf : FIFO36_72_EXP
    generic map(
      ALMOST_FULL_OFFSET => X"00F",
      DO_REG => 1,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      EN_SYN => FALSE,
      FIRST_WORD_FALL_THROUGH => FALSE,
      SIM_MODE => "SAFE",
      ALMOST_EMPTY_OFFSET => X"007"
    )
    port map (
      RDEN => wdf_rden,
      WREN => app_wdf_wren,
      RST => rst_r_5082,
      RDCLKU => clk90,
      RDCLKL => clk90,
      WRCLKU => clk0,
      WRCLKL => clk0,
      RDRCLKU => clk90,
      RDRCLKL => clk90,
      ALMOSTEMPTY => NLW_gen_no_ecc_gen_wdf_1_u_wdf_ALMOSTEMPTY_UNCONNECTED,
      ALMOSTFULL => NLW_gen_no_ecc_gen_wdf_1_u_wdf_ALMOSTFULL_UNCONNECTED,
      EMPTY => NLW_gen_no_ecc_gen_wdf_1_u_wdf_EMPTY_UNCONNECTED,
      FULL => NLW_gen_no_ecc_gen_wdf_1_u_wdf_FULL_UNCONNECTED,
      RDERR => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDERR_UNCONNECTED,
      WRERR => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRERR_UNCONNECTED,
      SBITERR => NLW_gen_no_ecc_gen_wdf_1_u_wdf_SBITERR_UNCONNECTED,
      DBITERR => NLW_gen_no_ecc_gen_wdf_1_u_wdf_DBITERR_UNCONNECTED,
      DI(63) => app_wdf_data(127),
      DI(62) => app_wdf_data(126),
      DI(61) => app_wdf_data(125),
      DI(60) => app_wdf_data(124),
      DI(59) => app_wdf_data(123),
      DI(58) => app_wdf_data(122),
      DI(57) => app_wdf_data(121),
      DI(56) => app_wdf_data(120),
      DI(55) => app_wdf_data(63),
      DI(54) => app_wdf_data(62),
      DI(53) => app_wdf_data(61),
      DI(52) => app_wdf_data(60),
      DI(51) => app_wdf_data(59),
      DI(50) => app_wdf_data(58),
      DI(49) => app_wdf_data(57),
      DI(48) => app_wdf_data(56),
      DI(47) => app_wdf_data(119),
      DI(46) => app_wdf_data(118),
      DI(45) => app_wdf_data(117),
      DI(44) => app_wdf_data(116),
      DI(43) => app_wdf_data(115),
      DI(42) => app_wdf_data(114),
      DI(41) => app_wdf_data(113),
      DI(40) => app_wdf_data(112),
      DI(39) => app_wdf_data(55),
      DI(38) => app_wdf_data(54),
      DI(37) => app_wdf_data(53),
      DI(36) => app_wdf_data(52),
      DI(35) => app_wdf_data(51),
      DI(34) => app_wdf_data(50),
      DI(33) => app_wdf_data(49),
      DI(32) => app_wdf_data(48),
      DI(31) => app_wdf_data(111),
      DI(30) => app_wdf_data(110),
      DI(29) => app_wdf_data(109),
      DI(28) => app_wdf_data(108),
      DI(27) => app_wdf_data(107),
      DI(26) => app_wdf_data(106),
      DI(25) => app_wdf_data(105),
      DI(24) => app_wdf_data(104),
      DI(23) => app_wdf_data(47),
      DI(22) => app_wdf_data(46),
      DI(21) => app_wdf_data(45),
      DI(20) => app_wdf_data(44),
      DI(19) => app_wdf_data(43),
      DI(18) => app_wdf_data(42),
      DI(17) => app_wdf_data(41),
      DI(16) => app_wdf_data(40),
      DI(15) => app_wdf_data(103),
      DI(14) => app_wdf_data(102),
      DI(13) => app_wdf_data(101),
      DI(12) => app_wdf_data(100),
      DI(11) => app_wdf_data(99),
      DI(10) => app_wdf_data(98),
      DI(9) => app_wdf_data(97),
      DI(8) => app_wdf_data(96),
      DI(7) => app_wdf_data(39),
      DI(6) => app_wdf_data(38),
      DI(5) => app_wdf_data(37),
      DI(4) => app_wdf_data(36),
      DI(3) => app_wdf_data(35),
      DI(2) => app_wdf_data(34),
      DI(1) => app_wdf_data(33),
      DI(0) => app_wdf_data(32),
      DIP(7) => i_wdf_mask_data_in(0),
      DIP(6) => i_wdf_mask_data_in(0),
      DIP(5) => i_wdf_mask_data_in(0),
      DIP(4) => i_wdf_mask_data_in(0),
      DIP(3) => i_wdf_mask_data_in(0),
      DIP(2) => i_wdf_mask_data_in(0),
      DIP(1) => i_wdf_mask_data_in(0),
      DIP(0) => i_wdf_mask_data_in(0),
      DO(63) => wdf_data(127),
      DO(62) => wdf_data(126),
      DO(61) => wdf_data(125),
      DO(60) => wdf_data(124),
      DO(59) => wdf_data(123),
      DO(58) => wdf_data(122),
      DO(57) => wdf_data(121),
      DO(56) => wdf_data(120),
      DO(55) => wdf_data(63),
      DO(54) => wdf_data(62),
      DO(53) => wdf_data(61),
      DO(52) => wdf_data(60),
      DO(51) => wdf_data(59),
      DO(50) => wdf_data(58),
      DO(49) => wdf_data(57),
      DO(48) => wdf_data(56),
      DO(47) => wdf_data(119),
      DO(46) => wdf_data(118),
      DO(45) => wdf_data(117),
      DO(44) => wdf_data(116),
      DO(43) => wdf_data(115),
      DO(42) => wdf_data(114),
      DO(41) => wdf_data(113),
      DO(40) => wdf_data(112),
      DO(39) => wdf_data(55),
      DO(38) => wdf_data(54),
      DO(37) => wdf_data(53),
      DO(36) => wdf_data(52),
      DO(35) => wdf_data(51),
      DO(34) => wdf_data(50),
      DO(33) => wdf_data(49),
      DO(32) => wdf_data(48),
      DO(31) => wdf_data(111),
      DO(30) => wdf_data(110),
      DO(29) => wdf_data(109),
      DO(28) => wdf_data(108),
      DO(27) => wdf_data(107),
      DO(26) => wdf_data(106),
      DO(25) => wdf_data(105),
      DO(24) => wdf_data(104),
      DO(23) => wdf_data(47),
      DO(22) => wdf_data(46),
      DO(21) => wdf_data(45),
      DO(20) => wdf_data(44),
      DO(19) => wdf_data(43),
      DO(18) => wdf_data(42),
      DO(17) => wdf_data(41),
      DO(16) => wdf_data(40),
      DO(15) => wdf_data(103),
      DO(14) => wdf_data(102),
      DO(13) => wdf_data(101),
      DO(12) => wdf_data(100),
      DO(11) => wdf_data(99),
      DO(10) => wdf_data(98),
      DO(9) => wdf_data(97),
      DO(8) => wdf_data(96),
      DO(7) => wdf_data(39),
      DO(6) => wdf_data(38),
      DO(5) => wdf_data(37),
      DO(4) => wdf_data(36),
      DO(3) => wdf_data(35),
      DO(2) => wdf_data(34),
      DO(1) => wdf_data(33),
      DO(0) => wdf_data(32),
      DOP(7) => wdf_mask_data(15),
      DOP(6) => wdf_mask_data(7),
      DOP(5) => wdf_mask_data(14),
      DOP(4) => wdf_mask_data(6),
      DOP(3) => wdf_mask_data(13),
      DOP(2) => wdf_mask_data(5),
      DOP(1) => wdf_mask_data(12),
      DOP(0) => wdf_mask_data(4),
      RDCOUNT(12) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_12_UNCONNECTED,
      RDCOUNT(11) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_11_UNCONNECTED,
      RDCOUNT(10) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_10_UNCONNECTED,
      RDCOUNT(9) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_9_UNCONNECTED,
      RDCOUNT(8) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_8_UNCONNECTED,
      RDCOUNT(7) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_7_UNCONNECTED,
      RDCOUNT(6) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_6_UNCONNECTED,
      RDCOUNT(5) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_5_UNCONNECTED,
      RDCOUNT(4) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_4_UNCONNECTED,
      RDCOUNT(3) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_3_UNCONNECTED,
      RDCOUNT(2) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_2_UNCONNECTED,
      RDCOUNT(1) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_1_UNCONNECTED,
      RDCOUNT(0) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_RDCOUNT_0_UNCONNECTED,
      WRCOUNT(12) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_12_UNCONNECTED,
      WRCOUNT(11) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_11_UNCONNECTED,
      WRCOUNT(10) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_10_UNCONNECTED,
      WRCOUNT(9) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_9_UNCONNECTED,
      WRCOUNT(8) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_8_UNCONNECTED,
      WRCOUNT(7) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_7_UNCONNECTED,
      WRCOUNT(6) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_6_UNCONNECTED,
      WRCOUNT(5) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_5_UNCONNECTED,
      WRCOUNT(4) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_4_UNCONNECTED,
      WRCOUNT(3) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_3_UNCONNECTED,
      WRCOUNT(2) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_2_UNCONNECTED,
      WRCOUNT(1) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_1_UNCONNECTED,
      WRCOUNT(0) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_WRCOUNT_0_UNCONNECTED,
      ECCPARITY(7) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_gen_no_ecc_gen_wdf_1_u_wdf_ECCPARITY_0_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_usr_addr_fifo is
  port (
    af_empty : out STD_LOGIC; 
    ctrl_af_rden : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    app_af_wren : in STD_LOGIC := 'X'; 
    app_af_afull : out STD_LOGIC; 
    af_addr : out STD_LOGIC_VECTOR ( 30 downto 0 ); 
    af_cmd : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    app_af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
    app_af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ) 
  );
end ddr2_usr_addr_fifo;

architecture Structure of ddr2_usr_addr_fifo is
  signal N1 : STD_LOGIC; 
  signal rst_r_4946 : STD_LOGIC; 
  signal NLW_u_af_ALMOSTEMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_FULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_DOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_DOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_RDCOUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_af_WRCOUNT_0_UNCONNECTED : STD_LOGIC; 
  signal i_fifo_data_in : STD_LOGIC_VECTOR ( 34 downto 34 ); 
begin
  XST_GND : GND
    port map (
      G => i_fifo_data_in(34)
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  rst_r : FD
    port map (
      C => clk0,
      D => rst0,
      Q => rst_r_4946
    );
  u_af : FIFO36_EXP
    generic map(
      ALMOST_FULL_OFFSET => X"000F",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_SYN => TRUE,
      FIRST_WORD_FALL_THROUGH => FALSE,
      SIM_MODE => "SAFE",
      ALMOST_EMPTY_OFFSET => X"0007"
    )
    port map (
      RDEN => ctrl_af_rden,
      WREN => app_af_wren,
      RST => rst_r_4946,
      RDCLKU => clk0,
      RDCLKL => clk0,
      WRCLKU => clk0,
      WRCLKL => clk0,
      RDRCLKU => clk0,
      RDRCLKL => clk0,
      ALMOSTEMPTY => NLW_u_af_ALMOSTEMPTY_UNCONNECTED,
      ALMOSTFULL => app_af_afull,
      EMPTY => af_empty,
      FULL => NLW_u_af_FULL_UNCONNECTED,
      RDERR => NLW_u_af_RDERR_UNCONNECTED,
      WRERR => NLW_u_af_WRERR_UNCONNECTED,
      DI(31) => app_af_cmd(0),
      DI(30) => app_af_addr(30),
      DI(29) => app_af_addr(29),
      DI(28) => app_af_addr(28),
      DI(27) => app_af_addr(27),
      DI(26) => app_af_addr(26),
      DI(25) => app_af_addr(25),
      DI(24) => app_af_addr(24),
      DI(23) => app_af_addr(23),
      DI(22) => app_af_addr(22),
      DI(21) => app_af_addr(21),
      DI(20) => app_af_addr(20),
      DI(19) => app_af_addr(19),
      DI(18) => app_af_addr(18),
      DI(17) => app_af_addr(17),
      DI(16) => app_af_addr(16),
      DI(15) => app_af_addr(15),
      DI(14) => app_af_addr(14),
      DI(13) => app_af_addr(13),
      DI(12) => app_af_addr(12),
      DI(11) => app_af_addr(11),
      DI(10) => app_af_addr(10),
      DI(9) => app_af_addr(9),
      DI(8) => app_af_addr(8),
      DI(7) => app_af_addr(7),
      DI(6) => app_af_addr(6),
      DI(5) => app_af_addr(5),
      DI(4) => app_af_addr(4),
      DI(3) => app_af_addr(3),
      DI(2) => app_af_addr(2),
      DI(1) => app_af_addr(1),
      DI(0) => app_af_addr(0),
      DIP(3) => i_fifo_data_in(34),
      DIP(2) => i_fifo_data_in(34),
      DIP(1) => app_af_cmd(2),
      DIP(0) => app_af_cmd(1),
      DO(31) => af_cmd(0),
      DO(30) => af_addr(30),
      DO(29) => af_addr(29),
      DO(28) => af_addr(28),
      DO(27) => af_addr(27),
      DO(26) => af_addr(26),
      DO(25) => af_addr(25),
      DO(24) => af_addr(24),
      DO(23) => af_addr(23),
      DO(22) => af_addr(22),
      DO(21) => af_addr(21),
      DO(20) => af_addr(20),
      DO(19) => af_addr(19),
      DO(18) => af_addr(18),
      DO(17) => af_addr(17),
      DO(16) => af_addr(16),
      DO(15) => af_addr(15),
      DO(14) => af_addr(14),
      DO(13) => af_addr(13),
      DO(12) => af_addr(12),
      DO(11) => af_addr(11),
      DO(10) => af_addr(10),
      DO(9) => af_addr(9),
      DO(8) => af_addr(8),
      DO(7) => af_addr(7),
      DO(6) => af_addr(6),
      DO(5) => af_addr(5),
      DO(4) => af_addr(4),
      DO(3) => af_addr(3),
      DO(2) => af_addr(2),
      DO(1) => af_addr(1),
      DO(0) => af_addr(0),
      DOP(3) => NLW_u_af_DOP_3_UNCONNECTED,
      DOP(2) => NLW_u_af_DOP_2_UNCONNECTED,
      DOP(1) => af_cmd(2),
      DOP(0) => af_cmd(1),
      RDCOUNT(12) => NLW_u_af_RDCOUNT_12_UNCONNECTED,
      RDCOUNT(11) => NLW_u_af_RDCOUNT_11_UNCONNECTED,
      RDCOUNT(10) => NLW_u_af_RDCOUNT_10_UNCONNECTED,
      RDCOUNT(9) => NLW_u_af_RDCOUNT_9_UNCONNECTED,
      RDCOUNT(8) => NLW_u_af_RDCOUNT_8_UNCONNECTED,
      RDCOUNT(7) => NLW_u_af_RDCOUNT_7_UNCONNECTED,
      RDCOUNT(6) => NLW_u_af_RDCOUNT_6_UNCONNECTED,
      RDCOUNT(5) => NLW_u_af_RDCOUNT_5_UNCONNECTED,
      RDCOUNT(4) => NLW_u_af_RDCOUNT_4_UNCONNECTED,
      RDCOUNT(3) => NLW_u_af_RDCOUNT_3_UNCONNECTED,
      RDCOUNT(2) => NLW_u_af_RDCOUNT_2_UNCONNECTED,
      RDCOUNT(1) => NLW_u_af_RDCOUNT_1_UNCONNECTED,
      RDCOUNT(0) => NLW_u_af_RDCOUNT_0_UNCONNECTED,
      WRCOUNT(12) => NLW_u_af_WRCOUNT_12_UNCONNECTED,
      WRCOUNT(11) => NLW_u_af_WRCOUNT_11_UNCONNECTED,
      WRCOUNT(10) => NLW_u_af_WRCOUNT_10_UNCONNECTED,
      WRCOUNT(9) => NLW_u_af_WRCOUNT_9_UNCONNECTED,
      WRCOUNT(8) => NLW_u_af_WRCOUNT_8_UNCONNECTED,
      WRCOUNT(7) => NLW_u_af_WRCOUNT_7_UNCONNECTED,
      WRCOUNT(6) => NLW_u_af_WRCOUNT_6_UNCONNECTED,
      WRCOUNT(5) => NLW_u_af_WRCOUNT_5_UNCONNECTED,
      WRCOUNT(4) => NLW_u_af_WRCOUNT_4_UNCONNECTED,
      WRCOUNT(3) => NLW_u_af_WRCOUNT_3_UNCONNECTED,
      WRCOUNT(2) => NLW_u_af_WRCOUNT_2_UNCONNECTED,
      WRCOUNT(1) => NLW_u_af_WRCOUNT_1_UNCONNECTED,
      WRCOUNT(0) => NLW_u_af_WRCOUNT_0_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_usr_rd is
  port (
    rd_data_valid : out STD_LOGIC; 
    rst0 : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    rd_ecc_error : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    rd_data_out_rise : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    rd_data_out_fall : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    ctrl_rden_sel : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ctrl_rden : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rd_data_in_rise : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    rd_data_in_fall : in STD_LOGIC_VECTOR ( 63 downto 0 ) 
  );
end ddr2_usr_rd;

architecture Structure of ddr2_usr_rd is
  signal N1 : STD_LOGIC; 
  signal fifo_rden_r0_4410 : STD_LOGIC; 
  signal rden : STD_LOGIC; 
  signal ctrl_rden_r : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal fall_data : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal rd_data_in_fall_r : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal rd_data_in_rise_r : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal NlwRenamedSig_OI_rd_ecc_error : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal rden_sel_mux : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rden_sel_r : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal rise_data : STD_LOGIC_VECTOR ( 63 downto 0 ); 
begin
  rd_data_valid <= fifo_rden_r0_4410;
  rd_ecc_error(1) <= NlwRenamedSig_OI_rd_ecc_error(0);
  rd_ecc_error(0) <= NlwRenamedSig_OI_rd_ecc_error(0);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_rd_ecc_error(0)
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  rd_data_in_rise_r_0 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(0),
      Q => rd_data_in_rise_r(0)
    );
  rd_data_in_rise_r_1 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(1),
      Q => rd_data_in_rise_r(1)
    );
  rd_data_in_rise_r_2 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(2),
      Q => rd_data_in_rise_r(2)
    );
  rd_data_in_rise_r_3 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(3),
      Q => rd_data_in_rise_r(3)
    );
  rd_data_in_rise_r_4 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(4),
      Q => rd_data_in_rise_r(4)
    );
  rd_data_in_rise_r_5 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(5),
      Q => rd_data_in_rise_r(5)
    );
  rd_data_in_rise_r_6 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(6),
      Q => rd_data_in_rise_r(6)
    );
  rd_data_in_rise_r_7 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(7),
      Q => rd_data_in_rise_r(7)
    );
  rd_data_in_rise_r_8 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(8),
      Q => rd_data_in_rise_r(8)
    );
  rd_data_in_rise_r_9 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(9),
      Q => rd_data_in_rise_r(9)
    );
  rd_data_in_rise_r_10 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(10),
      Q => rd_data_in_rise_r(10)
    );
  rd_data_in_rise_r_11 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(11),
      Q => rd_data_in_rise_r(11)
    );
  rd_data_in_rise_r_12 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(12),
      Q => rd_data_in_rise_r(12)
    );
  rd_data_in_rise_r_13 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(13),
      Q => rd_data_in_rise_r(13)
    );
  rd_data_in_rise_r_14 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(14),
      Q => rd_data_in_rise_r(14)
    );
  rd_data_in_rise_r_15 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(15),
      Q => rd_data_in_rise_r(15)
    );
  rd_data_in_rise_r_16 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(16),
      Q => rd_data_in_rise_r(16)
    );
  rd_data_in_rise_r_17 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(17),
      Q => rd_data_in_rise_r(17)
    );
  rd_data_in_rise_r_18 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(18),
      Q => rd_data_in_rise_r(18)
    );
  rd_data_in_rise_r_19 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(19),
      Q => rd_data_in_rise_r(19)
    );
  rd_data_in_rise_r_20 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(20),
      Q => rd_data_in_rise_r(20)
    );
  rd_data_in_rise_r_21 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(21),
      Q => rd_data_in_rise_r(21)
    );
  rd_data_in_rise_r_22 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(22),
      Q => rd_data_in_rise_r(22)
    );
  rd_data_in_rise_r_23 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(23),
      Q => rd_data_in_rise_r(23)
    );
  rd_data_in_rise_r_24 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(24),
      Q => rd_data_in_rise_r(24)
    );
  rd_data_in_rise_r_25 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(25),
      Q => rd_data_in_rise_r(25)
    );
  rd_data_in_rise_r_26 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(26),
      Q => rd_data_in_rise_r(26)
    );
  rd_data_in_rise_r_27 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(27),
      Q => rd_data_in_rise_r(27)
    );
  rd_data_in_rise_r_28 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(28),
      Q => rd_data_in_rise_r(28)
    );
  rd_data_in_rise_r_29 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(29),
      Q => rd_data_in_rise_r(29)
    );
  rd_data_in_rise_r_30 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(30),
      Q => rd_data_in_rise_r(30)
    );
  rd_data_in_rise_r_31 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(31),
      Q => rd_data_in_rise_r(31)
    );
  rd_data_in_rise_r_32 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(32),
      Q => rd_data_in_rise_r(32)
    );
  rd_data_in_rise_r_33 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(33),
      Q => rd_data_in_rise_r(33)
    );
  rd_data_in_rise_r_34 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(34),
      Q => rd_data_in_rise_r(34)
    );
  rd_data_in_rise_r_35 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(35),
      Q => rd_data_in_rise_r(35)
    );
  rd_data_in_rise_r_36 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(36),
      Q => rd_data_in_rise_r(36)
    );
  rd_data_in_rise_r_37 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(37),
      Q => rd_data_in_rise_r(37)
    );
  rd_data_in_rise_r_38 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(38),
      Q => rd_data_in_rise_r(38)
    );
  rd_data_in_rise_r_39 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(39),
      Q => rd_data_in_rise_r(39)
    );
  rd_data_in_rise_r_40 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(40),
      Q => rd_data_in_rise_r(40)
    );
  rd_data_in_rise_r_41 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(41),
      Q => rd_data_in_rise_r(41)
    );
  rd_data_in_rise_r_42 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(42),
      Q => rd_data_in_rise_r(42)
    );
  rd_data_in_rise_r_43 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(43),
      Q => rd_data_in_rise_r(43)
    );
  rd_data_in_rise_r_44 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(44),
      Q => rd_data_in_rise_r(44)
    );
  rd_data_in_rise_r_45 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(45),
      Q => rd_data_in_rise_r(45)
    );
  rd_data_in_rise_r_46 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(46),
      Q => rd_data_in_rise_r(46)
    );
  rd_data_in_rise_r_47 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(47),
      Q => rd_data_in_rise_r(47)
    );
  rd_data_in_rise_r_48 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(48),
      Q => rd_data_in_rise_r(48)
    );
  rd_data_in_rise_r_49 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(49),
      Q => rd_data_in_rise_r(49)
    );
  rd_data_in_rise_r_50 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(50),
      Q => rd_data_in_rise_r(50)
    );
  rd_data_in_rise_r_51 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(51),
      Q => rd_data_in_rise_r(51)
    );
  rd_data_in_rise_r_52 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(52),
      Q => rd_data_in_rise_r(52)
    );
  rd_data_in_rise_r_53 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(53),
      Q => rd_data_in_rise_r(53)
    );
  rd_data_in_rise_r_54 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(54),
      Q => rd_data_in_rise_r(54)
    );
  rd_data_in_rise_r_55 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(55),
      Q => rd_data_in_rise_r(55)
    );
  rd_data_in_rise_r_56 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(56),
      Q => rd_data_in_rise_r(56)
    );
  rd_data_in_rise_r_57 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(57),
      Q => rd_data_in_rise_r(57)
    );
  rd_data_in_rise_r_58 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(58),
      Q => rd_data_in_rise_r(58)
    );
  rd_data_in_rise_r_59 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(59),
      Q => rd_data_in_rise_r(59)
    );
  rd_data_in_rise_r_60 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(60),
      Q => rd_data_in_rise_r(60)
    );
  rd_data_in_rise_r_61 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(61),
      Q => rd_data_in_rise_r(61)
    );
  rd_data_in_rise_r_62 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(62),
      Q => rd_data_in_rise_r(62)
    );
  rd_data_in_rise_r_63 : FD
    port map (
      C => clk0,
      D => rd_data_in_rise(63),
      Q => rd_data_in_rise_r(63)
    );
  ctrl_rden_r_0 : FD
    port map (
      C => clk0,
      D => ctrl_rden(0),
      Q => ctrl_rden_r(0)
    );
  rd_data_in_fall_r_0 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(0),
      Q => rd_data_in_fall_r(0)
    );
  rd_data_in_fall_r_1 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(1),
      Q => rd_data_in_fall_r(1)
    );
  rd_data_in_fall_r_2 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(2),
      Q => rd_data_in_fall_r(2)
    );
  rd_data_in_fall_r_3 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(3),
      Q => rd_data_in_fall_r(3)
    );
  rd_data_in_fall_r_4 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(4),
      Q => rd_data_in_fall_r(4)
    );
  rd_data_in_fall_r_5 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(5),
      Q => rd_data_in_fall_r(5)
    );
  rd_data_in_fall_r_6 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(6),
      Q => rd_data_in_fall_r(6)
    );
  rd_data_in_fall_r_7 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(7),
      Q => rd_data_in_fall_r(7)
    );
  rd_data_in_fall_r_8 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(8),
      Q => rd_data_in_fall_r(8)
    );
  rd_data_in_fall_r_9 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(9),
      Q => rd_data_in_fall_r(9)
    );
  rd_data_in_fall_r_10 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(10),
      Q => rd_data_in_fall_r(10)
    );
  rd_data_in_fall_r_11 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(11),
      Q => rd_data_in_fall_r(11)
    );
  rd_data_in_fall_r_12 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(12),
      Q => rd_data_in_fall_r(12)
    );
  rd_data_in_fall_r_13 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(13),
      Q => rd_data_in_fall_r(13)
    );
  rd_data_in_fall_r_14 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(14),
      Q => rd_data_in_fall_r(14)
    );
  rd_data_in_fall_r_15 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(15),
      Q => rd_data_in_fall_r(15)
    );
  rd_data_in_fall_r_16 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(16),
      Q => rd_data_in_fall_r(16)
    );
  rd_data_in_fall_r_17 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(17),
      Q => rd_data_in_fall_r(17)
    );
  rd_data_in_fall_r_18 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(18),
      Q => rd_data_in_fall_r(18)
    );
  rd_data_in_fall_r_19 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(19),
      Q => rd_data_in_fall_r(19)
    );
  rd_data_in_fall_r_20 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(20),
      Q => rd_data_in_fall_r(20)
    );
  rd_data_in_fall_r_21 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(21),
      Q => rd_data_in_fall_r(21)
    );
  rd_data_in_fall_r_22 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(22),
      Q => rd_data_in_fall_r(22)
    );
  rd_data_in_fall_r_23 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(23),
      Q => rd_data_in_fall_r(23)
    );
  rd_data_in_fall_r_24 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(24),
      Q => rd_data_in_fall_r(24)
    );
  rd_data_in_fall_r_25 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(25),
      Q => rd_data_in_fall_r(25)
    );
  rd_data_in_fall_r_26 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(26),
      Q => rd_data_in_fall_r(26)
    );
  rd_data_in_fall_r_27 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(27),
      Q => rd_data_in_fall_r(27)
    );
  rd_data_in_fall_r_28 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(28),
      Q => rd_data_in_fall_r(28)
    );
  rd_data_in_fall_r_29 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(29),
      Q => rd_data_in_fall_r(29)
    );
  rd_data_in_fall_r_30 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(30),
      Q => rd_data_in_fall_r(30)
    );
  rd_data_in_fall_r_31 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(31),
      Q => rd_data_in_fall_r(31)
    );
  rd_data_in_fall_r_32 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(32),
      Q => rd_data_in_fall_r(32)
    );
  rd_data_in_fall_r_33 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(33),
      Q => rd_data_in_fall_r(33)
    );
  rd_data_in_fall_r_34 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(34),
      Q => rd_data_in_fall_r(34)
    );
  rd_data_in_fall_r_35 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(35),
      Q => rd_data_in_fall_r(35)
    );
  rd_data_in_fall_r_36 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(36),
      Q => rd_data_in_fall_r(36)
    );
  rd_data_in_fall_r_37 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(37),
      Q => rd_data_in_fall_r(37)
    );
  rd_data_in_fall_r_38 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(38),
      Q => rd_data_in_fall_r(38)
    );
  rd_data_in_fall_r_39 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(39),
      Q => rd_data_in_fall_r(39)
    );
  rd_data_in_fall_r_40 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(40),
      Q => rd_data_in_fall_r(40)
    );
  rd_data_in_fall_r_41 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(41),
      Q => rd_data_in_fall_r(41)
    );
  rd_data_in_fall_r_42 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(42),
      Q => rd_data_in_fall_r(42)
    );
  rd_data_in_fall_r_43 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(43),
      Q => rd_data_in_fall_r(43)
    );
  rd_data_in_fall_r_44 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(44),
      Q => rd_data_in_fall_r(44)
    );
  rd_data_in_fall_r_45 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(45),
      Q => rd_data_in_fall_r(45)
    );
  rd_data_in_fall_r_46 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(46),
      Q => rd_data_in_fall_r(46)
    );
  rd_data_in_fall_r_47 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(47),
      Q => rd_data_in_fall_r(47)
    );
  rd_data_in_fall_r_48 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(48),
      Q => rd_data_in_fall_r(48)
    );
  rd_data_in_fall_r_49 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(49),
      Q => rd_data_in_fall_r(49)
    );
  rd_data_in_fall_r_50 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(50),
      Q => rd_data_in_fall_r(50)
    );
  rd_data_in_fall_r_51 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(51),
      Q => rd_data_in_fall_r(51)
    );
  rd_data_in_fall_r_52 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(52),
      Q => rd_data_in_fall_r(52)
    );
  rd_data_in_fall_r_53 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(53),
      Q => rd_data_in_fall_r(53)
    );
  rd_data_in_fall_r_54 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(54),
      Q => rd_data_in_fall_r(54)
    );
  rd_data_in_fall_r_55 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(55),
      Q => rd_data_in_fall_r(55)
    );
  rd_data_in_fall_r_56 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(56),
      Q => rd_data_in_fall_r(56)
    );
  rd_data_in_fall_r_57 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(57),
      Q => rd_data_in_fall_r(57)
    );
  rd_data_in_fall_r_58 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(58),
      Q => rd_data_in_fall_r(58)
    );
  rd_data_in_fall_r_59 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(59),
      Q => rd_data_in_fall_r(59)
    );
  rd_data_in_fall_r_60 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(60),
      Q => rd_data_in_fall_r(60)
    );
  rd_data_in_fall_r_61 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(61),
      Q => rd_data_in_fall_r(61)
    );
  rd_data_in_fall_r_62 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(62),
      Q => rd_data_in_fall_r(62)
    );
  rd_data_in_fall_r_63 : FD
    port map (
      C => clk0,
      D => rd_data_in_fall(63),
      Q => rd_data_in_fall_r(63)
    );
  rden_sel_r_0 : FD
    port map (
      C => clk0,
      D => ctrl_rden_sel(0),
      Q => rden_sel_r(0)
    );
  fifo_rden_r0 : FD
    port map (
      C => clk0,
      D => rden,
      Q => fifo_rden_r0_4410
    );
  rd_data_out_rise_0 : FD
    port map (
      C => clk0,
      D => rise_data(0),
      Q => rd_data_out_rise(0)
    );
  rd_data_out_rise_1 : FD
    port map (
      C => clk0,
      D => rise_data(1),
      Q => rd_data_out_rise(1)
    );
  rd_data_out_rise_2 : FD
    port map (
      C => clk0,
      D => rise_data(2),
      Q => rd_data_out_rise(2)
    );
  rd_data_out_rise_3 : FD
    port map (
      C => clk0,
      D => rise_data(3),
      Q => rd_data_out_rise(3)
    );
  rd_data_out_rise_4 : FD
    port map (
      C => clk0,
      D => rise_data(4),
      Q => rd_data_out_rise(4)
    );
  rd_data_out_rise_5 : FD
    port map (
      C => clk0,
      D => rise_data(5),
      Q => rd_data_out_rise(5)
    );
  rd_data_out_rise_6 : FD
    port map (
      C => clk0,
      D => rise_data(6),
      Q => rd_data_out_rise(6)
    );
  rd_data_out_rise_7 : FD
    port map (
      C => clk0,
      D => rise_data(7),
      Q => rd_data_out_rise(7)
    );
  rd_data_out_rise_8 : FD
    port map (
      C => clk0,
      D => rise_data(8),
      Q => rd_data_out_rise(8)
    );
  rd_data_out_rise_9 : FD
    port map (
      C => clk0,
      D => rise_data(9),
      Q => rd_data_out_rise(9)
    );
  rd_data_out_rise_10 : FD
    port map (
      C => clk0,
      D => rise_data(10),
      Q => rd_data_out_rise(10)
    );
  rd_data_out_rise_11 : FD
    port map (
      C => clk0,
      D => rise_data(11),
      Q => rd_data_out_rise(11)
    );
  rd_data_out_rise_12 : FD
    port map (
      C => clk0,
      D => rise_data(12),
      Q => rd_data_out_rise(12)
    );
  rd_data_out_rise_13 : FD
    port map (
      C => clk0,
      D => rise_data(13),
      Q => rd_data_out_rise(13)
    );
  rd_data_out_rise_14 : FD
    port map (
      C => clk0,
      D => rise_data(14),
      Q => rd_data_out_rise(14)
    );
  rd_data_out_rise_15 : FD
    port map (
      C => clk0,
      D => rise_data(15),
      Q => rd_data_out_rise(15)
    );
  rd_data_out_rise_16 : FD
    port map (
      C => clk0,
      D => rise_data(16),
      Q => rd_data_out_rise(16)
    );
  rd_data_out_rise_17 : FD
    port map (
      C => clk0,
      D => rise_data(17),
      Q => rd_data_out_rise(17)
    );
  rd_data_out_rise_18 : FD
    port map (
      C => clk0,
      D => rise_data(18),
      Q => rd_data_out_rise(18)
    );
  rd_data_out_rise_19 : FD
    port map (
      C => clk0,
      D => rise_data(19),
      Q => rd_data_out_rise(19)
    );
  rd_data_out_rise_20 : FD
    port map (
      C => clk0,
      D => rise_data(20),
      Q => rd_data_out_rise(20)
    );
  rd_data_out_rise_21 : FD
    port map (
      C => clk0,
      D => rise_data(21),
      Q => rd_data_out_rise(21)
    );
  rd_data_out_rise_22 : FD
    port map (
      C => clk0,
      D => rise_data(22),
      Q => rd_data_out_rise(22)
    );
  rd_data_out_rise_23 : FD
    port map (
      C => clk0,
      D => rise_data(23),
      Q => rd_data_out_rise(23)
    );
  rd_data_out_rise_24 : FD
    port map (
      C => clk0,
      D => rise_data(24),
      Q => rd_data_out_rise(24)
    );
  rd_data_out_rise_25 : FD
    port map (
      C => clk0,
      D => rise_data(25),
      Q => rd_data_out_rise(25)
    );
  rd_data_out_rise_26 : FD
    port map (
      C => clk0,
      D => rise_data(26),
      Q => rd_data_out_rise(26)
    );
  rd_data_out_rise_27 : FD
    port map (
      C => clk0,
      D => rise_data(27),
      Q => rd_data_out_rise(27)
    );
  rd_data_out_rise_28 : FD
    port map (
      C => clk0,
      D => rise_data(28),
      Q => rd_data_out_rise(28)
    );
  rd_data_out_rise_29 : FD
    port map (
      C => clk0,
      D => rise_data(29),
      Q => rd_data_out_rise(29)
    );
  rd_data_out_rise_30 : FD
    port map (
      C => clk0,
      D => rise_data(30),
      Q => rd_data_out_rise(30)
    );
  rd_data_out_rise_31 : FD
    port map (
      C => clk0,
      D => rise_data(31),
      Q => rd_data_out_rise(31)
    );
  rd_data_out_rise_32 : FD
    port map (
      C => clk0,
      D => rise_data(32),
      Q => rd_data_out_rise(32)
    );
  rd_data_out_rise_33 : FD
    port map (
      C => clk0,
      D => rise_data(33),
      Q => rd_data_out_rise(33)
    );
  rd_data_out_rise_34 : FD
    port map (
      C => clk0,
      D => rise_data(34),
      Q => rd_data_out_rise(34)
    );
  rd_data_out_rise_35 : FD
    port map (
      C => clk0,
      D => rise_data(35),
      Q => rd_data_out_rise(35)
    );
  rd_data_out_rise_36 : FD
    port map (
      C => clk0,
      D => rise_data(36),
      Q => rd_data_out_rise(36)
    );
  rd_data_out_rise_37 : FD
    port map (
      C => clk0,
      D => rise_data(37),
      Q => rd_data_out_rise(37)
    );
  rd_data_out_rise_38 : FD
    port map (
      C => clk0,
      D => rise_data(38),
      Q => rd_data_out_rise(38)
    );
  rd_data_out_rise_39 : FD
    port map (
      C => clk0,
      D => rise_data(39),
      Q => rd_data_out_rise(39)
    );
  rd_data_out_rise_40 : FD
    port map (
      C => clk0,
      D => rise_data(40),
      Q => rd_data_out_rise(40)
    );
  rd_data_out_rise_41 : FD
    port map (
      C => clk0,
      D => rise_data(41),
      Q => rd_data_out_rise(41)
    );
  rd_data_out_rise_42 : FD
    port map (
      C => clk0,
      D => rise_data(42),
      Q => rd_data_out_rise(42)
    );
  rd_data_out_rise_43 : FD
    port map (
      C => clk0,
      D => rise_data(43),
      Q => rd_data_out_rise(43)
    );
  rd_data_out_rise_44 : FD
    port map (
      C => clk0,
      D => rise_data(44),
      Q => rd_data_out_rise(44)
    );
  rd_data_out_rise_45 : FD
    port map (
      C => clk0,
      D => rise_data(45),
      Q => rd_data_out_rise(45)
    );
  rd_data_out_rise_46 : FD
    port map (
      C => clk0,
      D => rise_data(46),
      Q => rd_data_out_rise(46)
    );
  rd_data_out_rise_47 : FD
    port map (
      C => clk0,
      D => rise_data(47),
      Q => rd_data_out_rise(47)
    );
  rd_data_out_rise_48 : FD
    port map (
      C => clk0,
      D => rise_data(48),
      Q => rd_data_out_rise(48)
    );
  rd_data_out_rise_49 : FD
    port map (
      C => clk0,
      D => rise_data(49),
      Q => rd_data_out_rise(49)
    );
  rd_data_out_rise_50 : FD
    port map (
      C => clk0,
      D => rise_data(50),
      Q => rd_data_out_rise(50)
    );
  rd_data_out_rise_51 : FD
    port map (
      C => clk0,
      D => rise_data(51),
      Q => rd_data_out_rise(51)
    );
  rd_data_out_rise_52 : FD
    port map (
      C => clk0,
      D => rise_data(52),
      Q => rd_data_out_rise(52)
    );
  rd_data_out_rise_53 : FD
    port map (
      C => clk0,
      D => rise_data(53),
      Q => rd_data_out_rise(53)
    );
  rd_data_out_rise_54 : FD
    port map (
      C => clk0,
      D => rise_data(54),
      Q => rd_data_out_rise(54)
    );
  rd_data_out_rise_55 : FD
    port map (
      C => clk0,
      D => rise_data(55),
      Q => rd_data_out_rise(55)
    );
  rd_data_out_rise_56 : FD
    port map (
      C => clk0,
      D => rise_data(56),
      Q => rd_data_out_rise(56)
    );
  rd_data_out_rise_57 : FD
    port map (
      C => clk0,
      D => rise_data(57),
      Q => rd_data_out_rise(57)
    );
  rd_data_out_rise_58 : FD
    port map (
      C => clk0,
      D => rise_data(58),
      Q => rd_data_out_rise(58)
    );
  rd_data_out_rise_59 : FD
    port map (
      C => clk0,
      D => rise_data(59),
      Q => rd_data_out_rise(59)
    );
  rd_data_out_rise_60 : FD
    port map (
      C => clk0,
      D => rise_data(60),
      Q => rd_data_out_rise(60)
    );
  rd_data_out_rise_61 : FD
    port map (
      C => clk0,
      D => rise_data(61),
      Q => rd_data_out_rise(61)
    );
  rd_data_out_rise_62 : FD
    port map (
      C => clk0,
      D => rise_data(62),
      Q => rd_data_out_rise(62)
    );
  rd_data_out_rise_63 : FD
    port map (
      C => clk0,
      D => rise_data(63),
      Q => rd_data_out_rise(63)
    );
  rd_data_out_fall_0 : FD
    port map (
      C => clk0,
      D => fall_data(0),
      Q => rd_data_out_fall(0)
    );
  rd_data_out_fall_1 : FD
    port map (
      C => clk0,
      D => fall_data(1),
      Q => rd_data_out_fall(1)
    );
  rd_data_out_fall_2 : FD
    port map (
      C => clk0,
      D => fall_data(2),
      Q => rd_data_out_fall(2)
    );
  rd_data_out_fall_3 : FD
    port map (
      C => clk0,
      D => fall_data(3),
      Q => rd_data_out_fall(3)
    );
  rd_data_out_fall_4 : FD
    port map (
      C => clk0,
      D => fall_data(4),
      Q => rd_data_out_fall(4)
    );
  rd_data_out_fall_5 : FD
    port map (
      C => clk0,
      D => fall_data(5),
      Q => rd_data_out_fall(5)
    );
  rd_data_out_fall_6 : FD
    port map (
      C => clk0,
      D => fall_data(6),
      Q => rd_data_out_fall(6)
    );
  rd_data_out_fall_7 : FD
    port map (
      C => clk0,
      D => fall_data(7),
      Q => rd_data_out_fall(7)
    );
  rd_data_out_fall_8 : FD
    port map (
      C => clk0,
      D => fall_data(8),
      Q => rd_data_out_fall(8)
    );
  rd_data_out_fall_9 : FD
    port map (
      C => clk0,
      D => fall_data(9),
      Q => rd_data_out_fall(9)
    );
  rd_data_out_fall_10 : FD
    port map (
      C => clk0,
      D => fall_data(10),
      Q => rd_data_out_fall(10)
    );
  rd_data_out_fall_11 : FD
    port map (
      C => clk0,
      D => fall_data(11),
      Q => rd_data_out_fall(11)
    );
  rd_data_out_fall_12 : FD
    port map (
      C => clk0,
      D => fall_data(12),
      Q => rd_data_out_fall(12)
    );
  rd_data_out_fall_13 : FD
    port map (
      C => clk0,
      D => fall_data(13),
      Q => rd_data_out_fall(13)
    );
  rd_data_out_fall_14 : FD
    port map (
      C => clk0,
      D => fall_data(14),
      Q => rd_data_out_fall(14)
    );
  rd_data_out_fall_15 : FD
    port map (
      C => clk0,
      D => fall_data(15),
      Q => rd_data_out_fall(15)
    );
  rd_data_out_fall_16 : FD
    port map (
      C => clk0,
      D => fall_data(16),
      Q => rd_data_out_fall(16)
    );
  rd_data_out_fall_17 : FD
    port map (
      C => clk0,
      D => fall_data(17),
      Q => rd_data_out_fall(17)
    );
  rd_data_out_fall_18 : FD
    port map (
      C => clk0,
      D => fall_data(18),
      Q => rd_data_out_fall(18)
    );
  rd_data_out_fall_19 : FD
    port map (
      C => clk0,
      D => fall_data(19),
      Q => rd_data_out_fall(19)
    );
  rd_data_out_fall_20 : FD
    port map (
      C => clk0,
      D => fall_data(20),
      Q => rd_data_out_fall(20)
    );
  rd_data_out_fall_21 : FD
    port map (
      C => clk0,
      D => fall_data(21),
      Q => rd_data_out_fall(21)
    );
  rd_data_out_fall_22 : FD
    port map (
      C => clk0,
      D => fall_data(22),
      Q => rd_data_out_fall(22)
    );
  rd_data_out_fall_23 : FD
    port map (
      C => clk0,
      D => fall_data(23),
      Q => rd_data_out_fall(23)
    );
  rd_data_out_fall_24 : FD
    port map (
      C => clk0,
      D => fall_data(24),
      Q => rd_data_out_fall(24)
    );
  rd_data_out_fall_25 : FD
    port map (
      C => clk0,
      D => fall_data(25),
      Q => rd_data_out_fall(25)
    );
  rd_data_out_fall_26 : FD
    port map (
      C => clk0,
      D => fall_data(26),
      Q => rd_data_out_fall(26)
    );
  rd_data_out_fall_27 : FD
    port map (
      C => clk0,
      D => fall_data(27),
      Q => rd_data_out_fall(27)
    );
  rd_data_out_fall_28 : FD
    port map (
      C => clk0,
      D => fall_data(28),
      Q => rd_data_out_fall(28)
    );
  rd_data_out_fall_29 : FD
    port map (
      C => clk0,
      D => fall_data(29),
      Q => rd_data_out_fall(29)
    );
  rd_data_out_fall_30 : FD
    port map (
      C => clk0,
      D => fall_data(30),
      Q => rd_data_out_fall(30)
    );
  rd_data_out_fall_31 : FD
    port map (
      C => clk0,
      D => fall_data(31),
      Q => rd_data_out_fall(31)
    );
  rd_data_out_fall_32 : FD
    port map (
      C => clk0,
      D => fall_data(32),
      Q => rd_data_out_fall(32)
    );
  rd_data_out_fall_33 : FD
    port map (
      C => clk0,
      D => fall_data(33),
      Q => rd_data_out_fall(33)
    );
  rd_data_out_fall_34 : FD
    port map (
      C => clk0,
      D => fall_data(34),
      Q => rd_data_out_fall(34)
    );
  rd_data_out_fall_35 : FD
    port map (
      C => clk0,
      D => fall_data(35),
      Q => rd_data_out_fall(35)
    );
  rd_data_out_fall_36 : FD
    port map (
      C => clk0,
      D => fall_data(36),
      Q => rd_data_out_fall(36)
    );
  rd_data_out_fall_37 : FD
    port map (
      C => clk0,
      D => fall_data(37),
      Q => rd_data_out_fall(37)
    );
  rd_data_out_fall_38 : FD
    port map (
      C => clk0,
      D => fall_data(38),
      Q => rd_data_out_fall(38)
    );
  rd_data_out_fall_39 : FD
    port map (
      C => clk0,
      D => fall_data(39),
      Q => rd_data_out_fall(39)
    );
  rd_data_out_fall_40 : FD
    port map (
      C => clk0,
      D => fall_data(40),
      Q => rd_data_out_fall(40)
    );
  rd_data_out_fall_41 : FD
    port map (
      C => clk0,
      D => fall_data(41),
      Q => rd_data_out_fall(41)
    );
  rd_data_out_fall_42 : FD
    port map (
      C => clk0,
      D => fall_data(42),
      Q => rd_data_out_fall(42)
    );
  rd_data_out_fall_43 : FD
    port map (
      C => clk0,
      D => fall_data(43),
      Q => rd_data_out_fall(43)
    );
  rd_data_out_fall_44 : FD
    port map (
      C => clk0,
      D => fall_data(44),
      Q => rd_data_out_fall(44)
    );
  rd_data_out_fall_45 : FD
    port map (
      C => clk0,
      D => fall_data(45),
      Q => rd_data_out_fall(45)
    );
  rd_data_out_fall_46 : FD
    port map (
      C => clk0,
      D => fall_data(46),
      Q => rd_data_out_fall(46)
    );
  rd_data_out_fall_47 : FD
    port map (
      C => clk0,
      D => fall_data(47),
      Q => rd_data_out_fall(47)
    );
  rd_data_out_fall_48 : FD
    port map (
      C => clk0,
      D => fall_data(48),
      Q => rd_data_out_fall(48)
    );
  rd_data_out_fall_49 : FD
    port map (
      C => clk0,
      D => fall_data(49),
      Q => rd_data_out_fall(49)
    );
  rd_data_out_fall_50 : FD
    port map (
      C => clk0,
      D => fall_data(50),
      Q => rd_data_out_fall(50)
    );
  rd_data_out_fall_51 : FD
    port map (
      C => clk0,
      D => fall_data(51),
      Q => rd_data_out_fall(51)
    );
  rd_data_out_fall_52 : FD
    port map (
      C => clk0,
      D => fall_data(52),
      Q => rd_data_out_fall(52)
    );
  rd_data_out_fall_53 : FD
    port map (
      C => clk0,
      D => fall_data(53),
      Q => rd_data_out_fall(53)
    );
  rd_data_out_fall_54 : FD
    port map (
      C => clk0,
      D => fall_data(54),
      Q => rd_data_out_fall(54)
    );
  rd_data_out_fall_55 : FD
    port map (
      C => clk0,
      D => fall_data(55),
      Q => rd_data_out_fall(55)
    );
  rd_data_out_fall_56 : FD
    port map (
      C => clk0,
      D => fall_data(56),
      Q => rd_data_out_fall(56)
    );
  rd_data_out_fall_57 : FD
    port map (
      C => clk0,
      D => fall_data(57),
      Q => rd_data_out_fall(57)
    );
  rd_data_out_fall_58 : FD
    port map (
      C => clk0,
      D => fall_data(58),
      Q => rd_data_out_fall(58)
    );
  rd_data_out_fall_59 : FD
    port map (
      C => clk0,
      D => fall_data(59),
      Q => rd_data_out_fall(59)
    );
  rd_data_out_fall_60 : FD
    port map (
      C => clk0,
      D => fall_data(60),
      Q => rd_data_out_fall(60)
    );
  rd_data_out_fall_61 : FD
    port map (
      C => clk0,
      D => fall_data(61),
      Q => rd_data_out_fall(61)
    );
  rd_data_out_fall_62 : FD
    port map (
      C => clk0,
      D => fall_data(62),
      Q => rd_data_out_fall(62)
    );
  rd_data_out_fall_63 : FD
    port map (
      C => clk0,
      D => fall_data(63),
      Q => rd_data_out_fall(63)
    );
  gen_rden_sel_mux_0_u_ff_rden_sel_mux : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => ctrl_rden_sel(0),
      R => NlwRenamedSig_OI_rd_ecc_error(0),
      S => NlwRenamedSig_OI_rd_ecc_error(0),
      Q => rden_sel_mux(0)
    );
  gen_rden_sel_mux_1_u_ff_rden_sel_mux : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => ctrl_rden_sel(1),
      R => NlwRenamedSig_OI_rd_ecc_error(0),
      S => NlwRenamedSig_OI_rd_ecc_error(0),
      Q => rden_sel_mux(1)
    );
  gen_rden_sel_mux_2_u_ff_rden_sel_mux : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => ctrl_rden_sel(2),
      R => NlwRenamedSig_OI_rd_ecc_error(0),
      S => NlwRenamedSig_OI_rd_ecc_error(0),
      Q => rden_sel_mux(2)
    );
  gen_rden_sel_mux_3_u_ff_rden_sel_mux : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => ctrl_rden_sel(3),
      R => NlwRenamedSig_OI_rd_ecc_error(0),
      S => NlwRenamedSig_OI_rd_ecc_error(0),
      Q => rden_sel_mux(3)
    );
  gen_rden_sel_mux_4_u_ff_rden_sel_mux : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => ctrl_rden_sel(4),
      R => NlwRenamedSig_OI_rd_ecc_error(0),
      S => NlwRenamedSig_OI_rd_ecc_error(0),
      Q => rden_sel_mux(4)
    );
  gen_rden_sel_mux_5_u_ff_rden_sel_mux : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => ctrl_rden_sel(5),
      R => NlwRenamedSig_OI_rd_ecc_error(0),
      S => NlwRenamedSig_OI_rd_ecc_error(0),
      Q => rden_sel_mux(5)
    );
  gen_rden_sel_mux_6_u_ff_rden_sel_mux : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => ctrl_rden_sel(6),
      R => NlwRenamedSig_OI_rd_ecc_error(0),
      S => NlwRenamedSig_OI_rd_ecc_error(0),
      Q => rden_sel_mux(6)
    );
  gen_rden_sel_mux_7_u_ff_rden_sel_mux : FDRSE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk0,
      CE => N1,
      D => ctrl_rden_sel(7),
      R => NlwRenamedSig_OI_rd_ecc_error(0),
      S => NlwRenamedSig_OI_rd_ecc_error(0),
      Q => rden_sel_mux(7)
    );
  rden1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_r(0),
      I1 => ctrl_rden_r(0),
      I2 => ctrl_rden(0),
      O => rden
    );
  rise_data_9_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_rise_r(9),
      I2 => rd_data_in_rise(9),
      O => rise_data(9)
    );
  rise_data_8_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_rise_r(8),
      I2 => rd_data_in_rise(8),
      O => rise_data(8)
    );
  rise_data_7_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_rise_r(7),
      I2 => rd_data_in_rise(7),
      O => rise_data(7)
    );
  rise_data_6_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_rise_r(6),
      I2 => rd_data_in_rise(6),
      O => rise_data(6)
    );
  rise_data_63_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_rise_r(63),
      I2 => rd_data_in_rise(63),
      O => rise_data(63)
    );
  rise_data_62_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_rise_r(62),
      I2 => rd_data_in_rise(62),
      O => rise_data(62)
    );
  rise_data_61_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_rise_r(61),
      I2 => rd_data_in_rise(61),
      O => rise_data(61)
    );
  rise_data_60_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_rise_r(60),
      I2 => rd_data_in_rise(60),
      O => rise_data(60)
    );
  rise_data_5_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_rise_r(5),
      I2 => rd_data_in_rise(5),
      O => rise_data(5)
    );
  rise_data_59_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_rise_r(59),
      I2 => rd_data_in_rise(59),
      O => rise_data(59)
    );
  rise_data_58_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_rise_r(58),
      I2 => rd_data_in_rise(58),
      O => rise_data(58)
    );
  rise_data_57_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_rise_r(57),
      I2 => rd_data_in_rise(57),
      O => rise_data(57)
    );
  rise_data_56_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_rise_r(56),
      I2 => rd_data_in_rise(56),
      O => rise_data(56)
    );
  rise_data_55_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_rise_r(55),
      I2 => rd_data_in_rise(55),
      O => rise_data(55)
    );
  rise_data_54_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_rise_r(54),
      I2 => rd_data_in_rise(54),
      O => rise_data(54)
    );
  rise_data_53_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_rise_r(53),
      I2 => rd_data_in_rise(53),
      O => rise_data(53)
    );
  rise_data_52_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_rise_r(52),
      I2 => rd_data_in_rise(52),
      O => rise_data(52)
    );
  rise_data_51_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_rise_r(51),
      I2 => rd_data_in_rise(51),
      O => rise_data(51)
    );
  rise_data_50_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_rise_r(50),
      I2 => rd_data_in_rise(50),
      O => rise_data(50)
    );
  rise_data_4_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_rise_r(4),
      I2 => rd_data_in_rise(4),
      O => rise_data(4)
    );
  rise_data_49_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_rise_r(49),
      I2 => rd_data_in_rise(49),
      O => rise_data(49)
    );
  rise_data_48_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_rise_r(48),
      I2 => rd_data_in_rise(48),
      O => rise_data(48)
    );
  rise_data_47_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_rise_r(47),
      I2 => rd_data_in_rise(47),
      O => rise_data(47)
    );
  rise_data_46_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_rise_r(46),
      I2 => rd_data_in_rise(46),
      O => rise_data(46)
    );
  rise_data_45_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_rise_r(45),
      I2 => rd_data_in_rise(45),
      O => rise_data(45)
    );
  rise_data_44_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_rise_r(44),
      I2 => rd_data_in_rise(44),
      O => rise_data(44)
    );
  rise_data_43_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_rise_r(43),
      I2 => rd_data_in_rise(43),
      O => rise_data(43)
    );
  rise_data_42_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_rise_r(42),
      I2 => rd_data_in_rise(42),
      O => rise_data(42)
    );
  rise_data_41_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_rise_r(41),
      I2 => rd_data_in_rise(41),
      O => rise_data(41)
    );
  rise_data_40_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_rise_r(40),
      I2 => rd_data_in_rise(40),
      O => rise_data(40)
    );
  rise_data_3_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_rise_r(3),
      I2 => rd_data_in_rise(3),
      O => rise_data(3)
    );
  rise_data_39_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_rise_r(39),
      I2 => rd_data_in_rise(39),
      O => rise_data(39)
    );
  rise_data_38_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_rise_r(38),
      I2 => rd_data_in_rise(38),
      O => rise_data(38)
    );
  rise_data_37_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_rise_r(37),
      I2 => rd_data_in_rise(37),
      O => rise_data(37)
    );
  rise_data_36_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_rise_r(36),
      I2 => rd_data_in_rise(36),
      O => rise_data(36)
    );
  rise_data_35_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_rise_r(35),
      I2 => rd_data_in_rise(35),
      O => rise_data(35)
    );
  rise_data_34_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_rise_r(34),
      I2 => rd_data_in_rise(34),
      O => rise_data(34)
    );
  rise_data_33_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_rise_r(33),
      I2 => rd_data_in_rise(33),
      O => rise_data(33)
    );
  rise_data_32_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_rise_r(32),
      I2 => rd_data_in_rise(32),
      O => rise_data(32)
    );
  rise_data_31_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_rise_r(31),
      I2 => rd_data_in_rise(31),
      O => rise_data(31)
    );
  rise_data_30_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_rise_r(30),
      I2 => rd_data_in_rise(30),
      O => rise_data(30)
    );
  rise_data_2_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_rise_r(2),
      I2 => rd_data_in_rise(2),
      O => rise_data(2)
    );
  rise_data_29_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_rise_r(29),
      I2 => rd_data_in_rise(29),
      O => rise_data(29)
    );
  rise_data_28_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_rise_r(28),
      I2 => rd_data_in_rise(28),
      O => rise_data(28)
    );
  rise_data_27_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_rise_r(27),
      I2 => rd_data_in_rise(27),
      O => rise_data(27)
    );
  rise_data_26_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_rise_r(26),
      I2 => rd_data_in_rise(26),
      O => rise_data(26)
    );
  rise_data_25_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_rise_r(25),
      I2 => rd_data_in_rise(25),
      O => rise_data(25)
    );
  rise_data_24_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_rise_r(24),
      I2 => rd_data_in_rise(24),
      O => rise_data(24)
    );
  rise_data_23_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_rise_r(23),
      I2 => rd_data_in_rise(23),
      O => rise_data(23)
    );
  rise_data_22_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_rise_r(22),
      I2 => rd_data_in_rise(22),
      O => rise_data(22)
    );
  rise_data_21_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_rise_r(21),
      I2 => rd_data_in_rise(21),
      O => rise_data(21)
    );
  rise_data_20_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_rise_r(20),
      I2 => rd_data_in_rise(20),
      O => rise_data(20)
    );
  rise_data_1_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_rise_r(1),
      I2 => rd_data_in_rise(1),
      O => rise_data(1)
    );
  rise_data_19_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_rise_r(19),
      I2 => rd_data_in_rise(19),
      O => rise_data(19)
    );
  rise_data_18_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_rise_r(18),
      I2 => rd_data_in_rise(18),
      O => rise_data(18)
    );
  rise_data_17_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_rise_r(17),
      I2 => rd_data_in_rise(17),
      O => rise_data(17)
    );
  rise_data_16_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_rise_r(16),
      I2 => rd_data_in_rise(16),
      O => rise_data(16)
    );
  rise_data_15_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_rise_r(15),
      I2 => rd_data_in_rise(15),
      O => rise_data(15)
    );
  rise_data_14_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_rise_r(14),
      I2 => rd_data_in_rise(14),
      O => rise_data(14)
    );
  rise_data_13_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_rise_r(13),
      I2 => rd_data_in_rise(13),
      O => rise_data(13)
    );
  rise_data_12_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_rise_r(12),
      I2 => rd_data_in_rise(12),
      O => rise_data(12)
    );
  rise_data_11_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_rise_r(11),
      I2 => rd_data_in_rise(11),
      O => rise_data(11)
    );
  rise_data_10_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_rise_r(10),
      I2 => rd_data_in_rise(10),
      O => rise_data(10)
    );
  rise_data_0_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_rise_r(0),
      I2 => rd_data_in_rise(0),
      O => rise_data(0)
    );
  fall_data_9_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_fall_r(9),
      I2 => rd_data_in_fall(9),
      O => fall_data(9)
    );
  fall_data_8_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_fall_r(8),
      I2 => rd_data_in_fall(8),
      O => fall_data(8)
    );
  fall_data_7_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_fall_r(7),
      I2 => rd_data_in_fall(7),
      O => fall_data(7)
    );
  fall_data_6_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_fall_r(6),
      I2 => rd_data_in_fall(6),
      O => fall_data(6)
    );
  fall_data_63_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_fall_r(63),
      I2 => rd_data_in_fall(63),
      O => fall_data(63)
    );
  fall_data_62_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_fall_r(62),
      I2 => rd_data_in_fall(62),
      O => fall_data(62)
    );
  fall_data_61_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_fall_r(61),
      I2 => rd_data_in_fall(61),
      O => fall_data(61)
    );
  fall_data_60_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_fall_r(60),
      I2 => rd_data_in_fall(60),
      O => fall_data(60)
    );
  fall_data_5_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_fall_r(5),
      I2 => rd_data_in_fall(5),
      O => fall_data(5)
    );
  fall_data_59_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_fall_r(59),
      I2 => rd_data_in_fall(59),
      O => fall_data(59)
    );
  fall_data_58_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_fall_r(58),
      I2 => rd_data_in_fall(58),
      O => fall_data(58)
    );
  fall_data_57_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_fall_r(57),
      I2 => rd_data_in_fall(57),
      O => fall_data(57)
    );
  fall_data_56_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(7),
      I1 => rd_data_in_fall_r(56),
      I2 => rd_data_in_fall(56),
      O => fall_data(56)
    );
  fall_data_55_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_fall_r(55),
      I2 => rd_data_in_fall(55),
      O => fall_data(55)
    );
  fall_data_54_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_fall_r(54),
      I2 => rd_data_in_fall(54),
      O => fall_data(54)
    );
  fall_data_53_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_fall_r(53),
      I2 => rd_data_in_fall(53),
      O => fall_data(53)
    );
  fall_data_52_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_fall_r(52),
      I2 => rd_data_in_fall(52),
      O => fall_data(52)
    );
  fall_data_51_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_fall_r(51),
      I2 => rd_data_in_fall(51),
      O => fall_data(51)
    );
  fall_data_50_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_fall_r(50),
      I2 => rd_data_in_fall(50),
      O => fall_data(50)
    );
  fall_data_4_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_fall_r(4),
      I2 => rd_data_in_fall(4),
      O => fall_data(4)
    );
  fall_data_49_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_fall_r(49),
      I2 => rd_data_in_fall(49),
      O => fall_data(49)
    );
  fall_data_48_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(6),
      I1 => rd_data_in_fall_r(48),
      I2 => rd_data_in_fall(48),
      O => fall_data(48)
    );
  fall_data_47_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_fall_r(47),
      I2 => rd_data_in_fall(47),
      O => fall_data(47)
    );
  fall_data_46_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_fall_r(46),
      I2 => rd_data_in_fall(46),
      O => fall_data(46)
    );
  fall_data_45_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_fall_r(45),
      I2 => rd_data_in_fall(45),
      O => fall_data(45)
    );
  fall_data_44_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_fall_r(44),
      I2 => rd_data_in_fall(44),
      O => fall_data(44)
    );
  fall_data_43_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_fall_r(43),
      I2 => rd_data_in_fall(43),
      O => fall_data(43)
    );
  fall_data_42_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_fall_r(42),
      I2 => rd_data_in_fall(42),
      O => fall_data(42)
    );
  fall_data_41_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_fall_r(41),
      I2 => rd_data_in_fall(41),
      O => fall_data(41)
    );
  fall_data_40_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(5),
      I1 => rd_data_in_fall_r(40),
      I2 => rd_data_in_fall(40),
      O => fall_data(40)
    );
  fall_data_3_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_fall_r(3),
      I2 => rd_data_in_fall(3),
      O => fall_data(3)
    );
  fall_data_39_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_fall_r(39),
      I2 => rd_data_in_fall(39),
      O => fall_data(39)
    );
  fall_data_38_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_fall_r(38),
      I2 => rd_data_in_fall(38),
      O => fall_data(38)
    );
  fall_data_37_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_fall_r(37),
      I2 => rd_data_in_fall(37),
      O => fall_data(37)
    );
  fall_data_36_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_fall_r(36),
      I2 => rd_data_in_fall(36),
      O => fall_data(36)
    );
  fall_data_35_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_fall_r(35),
      I2 => rd_data_in_fall(35),
      O => fall_data(35)
    );
  fall_data_34_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_fall_r(34),
      I2 => rd_data_in_fall(34),
      O => fall_data(34)
    );
  fall_data_33_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_fall_r(33),
      I2 => rd_data_in_fall(33),
      O => fall_data(33)
    );
  fall_data_32_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(4),
      I1 => rd_data_in_fall_r(32),
      I2 => rd_data_in_fall(32),
      O => fall_data(32)
    );
  fall_data_31_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_fall_r(31),
      I2 => rd_data_in_fall(31),
      O => fall_data(31)
    );
  fall_data_30_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_fall_r(30),
      I2 => rd_data_in_fall(30),
      O => fall_data(30)
    );
  fall_data_2_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_fall_r(2),
      I2 => rd_data_in_fall(2),
      O => fall_data(2)
    );
  fall_data_29_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_fall_r(29),
      I2 => rd_data_in_fall(29),
      O => fall_data(29)
    );
  fall_data_28_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_fall_r(28),
      I2 => rd_data_in_fall(28),
      O => fall_data(28)
    );
  fall_data_27_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_fall_r(27),
      I2 => rd_data_in_fall(27),
      O => fall_data(27)
    );
  fall_data_26_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_fall_r(26),
      I2 => rd_data_in_fall(26),
      O => fall_data(26)
    );
  fall_data_25_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_fall_r(25),
      I2 => rd_data_in_fall(25),
      O => fall_data(25)
    );
  fall_data_24_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(3),
      I1 => rd_data_in_fall_r(24),
      I2 => rd_data_in_fall(24),
      O => fall_data(24)
    );
  fall_data_23_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_fall_r(23),
      I2 => rd_data_in_fall(23),
      O => fall_data(23)
    );
  fall_data_22_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_fall_r(22),
      I2 => rd_data_in_fall(22),
      O => fall_data(22)
    );
  fall_data_21_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_fall_r(21),
      I2 => rd_data_in_fall(21),
      O => fall_data(21)
    );
  fall_data_20_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_fall_r(20),
      I2 => rd_data_in_fall(20),
      O => fall_data(20)
    );
  fall_data_1_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_fall_r(1),
      I2 => rd_data_in_fall(1),
      O => fall_data(1)
    );
  fall_data_19_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_fall_r(19),
      I2 => rd_data_in_fall(19),
      O => fall_data(19)
    );
  fall_data_18_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_fall_r(18),
      I2 => rd_data_in_fall(18),
      O => fall_data(18)
    );
  fall_data_17_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_fall_r(17),
      I2 => rd_data_in_fall(17),
      O => fall_data(17)
    );
  fall_data_16_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(2),
      I1 => rd_data_in_fall_r(16),
      I2 => rd_data_in_fall(16),
      O => fall_data(16)
    );
  fall_data_15_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_fall_r(15),
      I2 => rd_data_in_fall(15),
      O => fall_data(15)
    );
  fall_data_14_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_fall_r(14),
      I2 => rd_data_in_fall(14),
      O => fall_data(14)
    );
  fall_data_13_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_fall_r(13),
      I2 => rd_data_in_fall(13),
      O => fall_data(13)
    );
  fall_data_12_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_fall_r(12),
      I2 => rd_data_in_fall(12),
      O => fall_data(12)
    );
  fall_data_11_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_fall_r(11),
      I2 => rd_data_in_fall(11),
      O => fall_data(11)
    );
  fall_data_10_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(1),
      I1 => rd_data_in_fall_r(10),
      I2 => rd_data_in_fall(10),
      O => fall_data(10)
    );
  fall_data_0_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => rden_sel_mux(0),
      I1 => rd_data_in_fall_r(0),
      I2 => rd_data_in_fall(0),
      O => fall_data(0)
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_usr_top is
  port (
    rd_data_valid : out STD_LOGIC; 
    app_wdf_afull : out STD_LOGIC; 
    af_empty : out STD_LOGIC; 
    app_wdf_wren : in STD_LOGIC := 'X'; 
    ctrl_af_rden : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    wdf_rden : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    app_af_wren : in STD_LOGIC := 'X'; 
    clk90 : in STD_LOGIC := 'X'; 
    app_af_afull : out STD_LOGIC; 
    wdf_data : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
    wdf_mask_data : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    af_addr : out STD_LOGIC_VECTOR ( 30 downto 0 ); 
    rd_ecc_error : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    af_cmd : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    rd_data_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
    app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
    phy_calib_rden_sel : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    app_wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    phy_calib_rden : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    app_af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
    app_af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    rd_data_in_rise : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    rd_data_in_fall : in STD_LOGIC_VECTOR ( 63 downto 0 ) 
  );
end ddr2_usr_top;

architecture Structure of ddr2_usr_top is
  component ddr2_usr_rd
    port (
      rd_data_valid : out STD_LOGIC; 
      rst0 : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rd_ecc_error : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      rd_data_out_rise : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      rd_data_out_fall : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      ctrl_rden_sel : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ctrl_rden : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      rd_data_in_rise : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
      rd_data_in_fall : in STD_LOGIC_VECTOR ( 63 downto 0 ) 
    );
  end component;
  component ddr2_usr_addr_fifo
    port (
      af_empty : out STD_LOGIC; 
      ctrl_af_rden : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      app_af_wren : in STD_LOGIC := 'X'; 
      app_af_afull : out STD_LOGIC; 
      af_addr : out STD_LOGIC_VECTOR ( 30 downto 0 ); 
      af_cmd : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      app_af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
      app_af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ) 
    );
  end component;
  component ddr2_usr_wr
    port (
      app_wdf_afull : out STD_LOGIC; 
      app_wdf_wren : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      wdf_rden : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      wdf_data : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      wdf_mask_data : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
      app_wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
    );
  end component;
  signal NLW_u_usr_wr_app_wdf_mask_data_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_wr_app_wdf_mask_data_0_UNCONNECTED : STD_LOGIC; 
begin
  u_usr_rd : ddr2_usr_rd
    port map (
      rd_data_valid => rd_data_valid,
      rst0 => rst0,
      clk0 => clk0,
      rd_ecc_error(1) => rd_ecc_error(1),
      rd_ecc_error(0) => rd_ecc_error(0),
      rd_data_out_rise(63) => rd_data_fifo_out(63),
      rd_data_out_rise(62) => rd_data_fifo_out(62),
      rd_data_out_rise(61) => rd_data_fifo_out(61),
      rd_data_out_rise(60) => rd_data_fifo_out(60),
      rd_data_out_rise(59) => rd_data_fifo_out(59),
      rd_data_out_rise(58) => rd_data_fifo_out(58),
      rd_data_out_rise(57) => rd_data_fifo_out(57),
      rd_data_out_rise(56) => rd_data_fifo_out(56),
      rd_data_out_rise(55) => rd_data_fifo_out(55),
      rd_data_out_rise(54) => rd_data_fifo_out(54),
      rd_data_out_rise(53) => rd_data_fifo_out(53),
      rd_data_out_rise(52) => rd_data_fifo_out(52),
      rd_data_out_rise(51) => rd_data_fifo_out(51),
      rd_data_out_rise(50) => rd_data_fifo_out(50),
      rd_data_out_rise(49) => rd_data_fifo_out(49),
      rd_data_out_rise(48) => rd_data_fifo_out(48),
      rd_data_out_rise(47) => rd_data_fifo_out(47),
      rd_data_out_rise(46) => rd_data_fifo_out(46),
      rd_data_out_rise(45) => rd_data_fifo_out(45),
      rd_data_out_rise(44) => rd_data_fifo_out(44),
      rd_data_out_rise(43) => rd_data_fifo_out(43),
      rd_data_out_rise(42) => rd_data_fifo_out(42),
      rd_data_out_rise(41) => rd_data_fifo_out(41),
      rd_data_out_rise(40) => rd_data_fifo_out(40),
      rd_data_out_rise(39) => rd_data_fifo_out(39),
      rd_data_out_rise(38) => rd_data_fifo_out(38),
      rd_data_out_rise(37) => rd_data_fifo_out(37),
      rd_data_out_rise(36) => rd_data_fifo_out(36),
      rd_data_out_rise(35) => rd_data_fifo_out(35),
      rd_data_out_rise(34) => rd_data_fifo_out(34),
      rd_data_out_rise(33) => rd_data_fifo_out(33),
      rd_data_out_rise(32) => rd_data_fifo_out(32),
      rd_data_out_rise(31) => rd_data_fifo_out(31),
      rd_data_out_rise(30) => rd_data_fifo_out(30),
      rd_data_out_rise(29) => rd_data_fifo_out(29),
      rd_data_out_rise(28) => rd_data_fifo_out(28),
      rd_data_out_rise(27) => rd_data_fifo_out(27),
      rd_data_out_rise(26) => rd_data_fifo_out(26),
      rd_data_out_rise(25) => rd_data_fifo_out(25),
      rd_data_out_rise(24) => rd_data_fifo_out(24),
      rd_data_out_rise(23) => rd_data_fifo_out(23),
      rd_data_out_rise(22) => rd_data_fifo_out(22),
      rd_data_out_rise(21) => rd_data_fifo_out(21),
      rd_data_out_rise(20) => rd_data_fifo_out(20),
      rd_data_out_rise(19) => rd_data_fifo_out(19),
      rd_data_out_rise(18) => rd_data_fifo_out(18),
      rd_data_out_rise(17) => rd_data_fifo_out(17),
      rd_data_out_rise(16) => rd_data_fifo_out(16),
      rd_data_out_rise(15) => rd_data_fifo_out(15),
      rd_data_out_rise(14) => rd_data_fifo_out(14),
      rd_data_out_rise(13) => rd_data_fifo_out(13),
      rd_data_out_rise(12) => rd_data_fifo_out(12),
      rd_data_out_rise(11) => rd_data_fifo_out(11),
      rd_data_out_rise(10) => rd_data_fifo_out(10),
      rd_data_out_rise(9) => rd_data_fifo_out(9),
      rd_data_out_rise(8) => rd_data_fifo_out(8),
      rd_data_out_rise(7) => rd_data_fifo_out(7),
      rd_data_out_rise(6) => rd_data_fifo_out(6),
      rd_data_out_rise(5) => rd_data_fifo_out(5),
      rd_data_out_rise(4) => rd_data_fifo_out(4),
      rd_data_out_rise(3) => rd_data_fifo_out(3),
      rd_data_out_rise(2) => rd_data_fifo_out(2),
      rd_data_out_rise(1) => rd_data_fifo_out(1),
      rd_data_out_rise(0) => rd_data_fifo_out(0),
      rd_data_out_fall(63) => rd_data_fifo_out(127),
      rd_data_out_fall(62) => rd_data_fifo_out(126),
      rd_data_out_fall(61) => rd_data_fifo_out(125),
      rd_data_out_fall(60) => rd_data_fifo_out(124),
      rd_data_out_fall(59) => rd_data_fifo_out(123),
      rd_data_out_fall(58) => rd_data_fifo_out(122),
      rd_data_out_fall(57) => rd_data_fifo_out(121),
      rd_data_out_fall(56) => rd_data_fifo_out(120),
      rd_data_out_fall(55) => rd_data_fifo_out(119),
      rd_data_out_fall(54) => rd_data_fifo_out(118),
      rd_data_out_fall(53) => rd_data_fifo_out(117),
      rd_data_out_fall(52) => rd_data_fifo_out(116),
      rd_data_out_fall(51) => rd_data_fifo_out(115),
      rd_data_out_fall(50) => rd_data_fifo_out(114),
      rd_data_out_fall(49) => rd_data_fifo_out(113),
      rd_data_out_fall(48) => rd_data_fifo_out(112),
      rd_data_out_fall(47) => rd_data_fifo_out(111),
      rd_data_out_fall(46) => rd_data_fifo_out(110),
      rd_data_out_fall(45) => rd_data_fifo_out(109),
      rd_data_out_fall(44) => rd_data_fifo_out(108),
      rd_data_out_fall(43) => rd_data_fifo_out(107),
      rd_data_out_fall(42) => rd_data_fifo_out(106),
      rd_data_out_fall(41) => rd_data_fifo_out(105),
      rd_data_out_fall(40) => rd_data_fifo_out(104),
      rd_data_out_fall(39) => rd_data_fifo_out(103),
      rd_data_out_fall(38) => rd_data_fifo_out(102),
      rd_data_out_fall(37) => rd_data_fifo_out(101),
      rd_data_out_fall(36) => rd_data_fifo_out(100),
      rd_data_out_fall(35) => rd_data_fifo_out(99),
      rd_data_out_fall(34) => rd_data_fifo_out(98),
      rd_data_out_fall(33) => rd_data_fifo_out(97),
      rd_data_out_fall(32) => rd_data_fifo_out(96),
      rd_data_out_fall(31) => rd_data_fifo_out(95),
      rd_data_out_fall(30) => rd_data_fifo_out(94),
      rd_data_out_fall(29) => rd_data_fifo_out(93),
      rd_data_out_fall(28) => rd_data_fifo_out(92),
      rd_data_out_fall(27) => rd_data_fifo_out(91),
      rd_data_out_fall(26) => rd_data_fifo_out(90),
      rd_data_out_fall(25) => rd_data_fifo_out(89),
      rd_data_out_fall(24) => rd_data_fifo_out(88),
      rd_data_out_fall(23) => rd_data_fifo_out(87),
      rd_data_out_fall(22) => rd_data_fifo_out(86),
      rd_data_out_fall(21) => rd_data_fifo_out(85),
      rd_data_out_fall(20) => rd_data_fifo_out(84),
      rd_data_out_fall(19) => rd_data_fifo_out(83),
      rd_data_out_fall(18) => rd_data_fifo_out(82),
      rd_data_out_fall(17) => rd_data_fifo_out(81),
      rd_data_out_fall(16) => rd_data_fifo_out(80),
      rd_data_out_fall(15) => rd_data_fifo_out(79),
      rd_data_out_fall(14) => rd_data_fifo_out(78),
      rd_data_out_fall(13) => rd_data_fifo_out(77),
      rd_data_out_fall(12) => rd_data_fifo_out(76),
      rd_data_out_fall(11) => rd_data_fifo_out(75),
      rd_data_out_fall(10) => rd_data_fifo_out(74),
      rd_data_out_fall(9) => rd_data_fifo_out(73),
      rd_data_out_fall(8) => rd_data_fifo_out(72),
      rd_data_out_fall(7) => rd_data_fifo_out(71),
      rd_data_out_fall(6) => rd_data_fifo_out(70),
      rd_data_out_fall(5) => rd_data_fifo_out(69),
      rd_data_out_fall(4) => rd_data_fifo_out(68),
      rd_data_out_fall(3) => rd_data_fifo_out(67),
      rd_data_out_fall(2) => rd_data_fifo_out(66),
      rd_data_out_fall(1) => rd_data_fifo_out(65),
      rd_data_out_fall(0) => rd_data_fifo_out(64),
      ctrl_rden_sel(7) => phy_calib_rden_sel(7),
      ctrl_rden_sel(6) => phy_calib_rden_sel(6),
      ctrl_rden_sel(5) => phy_calib_rden_sel(5),
      ctrl_rden_sel(4) => phy_calib_rden_sel(4),
      ctrl_rden_sel(3) => phy_calib_rden_sel(3),
      ctrl_rden_sel(2) => phy_calib_rden_sel(2),
      ctrl_rden_sel(1) => phy_calib_rden_sel(1),
      ctrl_rden_sel(0) => phy_calib_rden_sel(0),
      ctrl_rden(7) => phy_calib_rden(7),
      ctrl_rden(6) => phy_calib_rden(6),
      ctrl_rden(5) => phy_calib_rden(5),
      ctrl_rden(4) => phy_calib_rden(4),
      ctrl_rden(3) => phy_calib_rden(3),
      ctrl_rden(2) => phy_calib_rden(2),
      ctrl_rden(1) => phy_calib_rden(1),
      ctrl_rden(0) => phy_calib_rden(0),
      rd_data_in_rise(63) => rd_data_in_rise(63),
      rd_data_in_rise(62) => rd_data_in_rise(62),
      rd_data_in_rise(61) => rd_data_in_rise(61),
      rd_data_in_rise(60) => rd_data_in_rise(60),
      rd_data_in_rise(59) => rd_data_in_rise(59),
      rd_data_in_rise(58) => rd_data_in_rise(58),
      rd_data_in_rise(57) => rd_data_in_rise(57),
      rd_data_in_rise(56) => rd_data_in_rise(56),
      rd_data_in_rise(55) => rd_data_in_rise(55),
      rd_data_in_rise(54) => rd_data_in_rise(54),
      rd_data_in_rise(53) => rd_data_in_rise(53),
      rd_data_in_rise(52) => rd_data_in_rise(52),
      rd_data_in_rise(51) => rd_data_in_rise(51),
      rd_data_in_rise(50) => rd_data_in_rise(50),
      rd_data_in_rise(49) => rd_data_in_rise(49),
      rd_data_in_rise(48) => rd_data_in_rise(48),
      rd_data_in_rise(47) => rd_data_in_rise(47),
      rd_data_in_rise(46) => rd_data_in_rise(46),
      rd_data_in_rise(45) => rd_data_in_rise(45),
      rd_data_in_rise(44) => rd_data_in_rise(44),
      rd_data_in_rise(43) => rd_data_in_rise(43),
      rd_data_in_rise(42) => rd_data_in_rise(42),
      rd_data_in_rise(41) => rd_data_in_rise(41),
      rd_data_in_rise(40) => rd_data_in_rise(40),
      rd_data_in_rise(39) => rd_data_in_rise(39),
      rd_data_in_rise(38) => rd_data_in_rise(38),
      rd_data_in_rise(37) => rd_data_in_rise(37),
      rd_data_in_rise(36) => rd_data_in_rise(36),
      rd_data_in_rise(35) => rd_data_in_rise(35),
      rd_data_in_rise(34) => rd_data_in_rise(34),
      rd_data_in_rise(33) => rd_data_in_rise(33),
      rd_data_in_rise(32) => rd_data_in_rise(32),
      rd_data_in_rise(31) => rd_data_in_rise(31),
      rd_data_in_rise(30) => rd_data_in_rise(30),
      rd_data_in_rise(29) => rd_data_in_rise(29),
      rd_data_in_rise(28) => rd_data_in_rise(28),
      rd_data_in_rise(27) => rd_data_in_rise(27),
      rd_data_in_rise(26) => rd_data_in_rise(26),
      rd_data_in_rise(25) => rd_data_in_rise(25),
      rd_data_in_rise(24) => rd_data_in_rise(24),
      rd_data_in_rise(23) => rd_data_in_rise(23),
      rd_data_in_rise(22) => rd_data_in_rise(22),
      rd_data_in_rise(21) => rd_data_in_rise(21),
      rd_data_in_rise(20) => rd_data_in_rise(20),
      rd_data_in_rise(19) => rd_data_in_rise(19),
      rd_data_in_rise(18) => rd_data_in_rise(18),
      rd_data_in_rise(17) => rd_data_in_rise(17),
      rd_data_in_rise(16) => rd_data_in_rise(16),
      rd_data_in_rise(15) => rd_data_in_rise(15),
      rd_data_in_rise(14) => rd_data_in_rise(14),
      rd_data_in_rise(13) => rd_data_in_rise(13),
      rd_data_in_rise(12) => rd_data_in_rise(12),
      rd_data_in_rise(11) => rd_data_in_rise(11),
      rd_data_in_rise(10) => rd_data_in_rise(10),
      rd_data_in_rise(9) => rd_data_in_rise(9),
      rd_data_in_rise(8) => rd_data_in_rise(8),
      rd_data_in_rise(7) => rd_data_in_rise(7),
      rd_data_in_rise(6) => rd_data_in_rise(6),
      rd_data_in_rise(5) => rd_data_in_rise(5),
      rd_data_in_rise(4) => rd_data_in_rise(4),
      rd_data_in_rise(3) => rd_data_in_rise(3),
      rd_data_in_rise(2) => rd_data_in_rise(2),
      rd_data_in_rise(1) => rd_data_in_rise(1),
      rd_data_in_rise(0) => rd_data_in_rise(0),
      rd_data_in_fall(63) => rd_data_in_fall(63),
      rd_data_in_fall(62) => rd_data_in_fall(62),
      rd_data_in_fall(61) => rd_data_in_fall(61),
      rd_data_in_fall(60) => rd_data_in_fall(60),
      rd_data_in_fall(59) => rd_data_in_fall(59),
      rd_data_in_fall(58) => rd_data_in_fall(58),
      rd_data_in_fall(57) => rd_data_in_fall(57),
      rd_data_in_fall(56) => rd_data_in_fall(56),
      rd_data_in_fall(55) => rd_data_in_fall(55),
      rd_data_in_fall(54) => rd_data_in_fall(54),
      rd_data_in_fall(53) => rd_data_in_fall(53),
      rd_data_in_fall(52) => rd_data_in_fall(52),
      rd_data_in_fall(51) => rd_data_in_fall(51),
      rd_data_in_fall(50) => rd_data_in_fall(50),
      rd_data_in_fall(49) => rd_data_in_fall(49),
      rd_data_in_fall(48) => rd_data_in_fall(48),
      rd_data_in_fall(47) => rd_data_in_fall(47),
      rd_data_in_fall(46) => rd_data_in_fall(46),
      rd_data_in_fall(45) => rd_data_in_fall(45),
      rd_data_in_fall(44) => rd_data_in_fall(44),
      rd_data_in_fall(43) => rd_data_in_fall(43),
      rd_data_in_fall(42) => rd_data_in_fall(42),
      rd_data_in_fall(41) => rd_data_in_fall(41),
      rd_data_in_fall(40) => rd_data_in_fall(40),
      rd_data_in_fall(39) => rd_data_in_fall(39),
      rd_data_in_fall(38) => rd_data_in_fall(38),
      rd_data_in_fall(37) => rd_data_in_fall(37),
      rd_data_in_fall(36) => rd_data_in_fall(36),
      rd_data_in_fall(35) => rd_data_in_fall(35),
      rd_data_in_fall(34) => rd_data_in_fall(34),
      rd_data_in_fall(33) => rd_data_in_fall(33),
      rd_data_in_fall(32) => rd_data_in_fall(32),
      rd_data_in_fall(31) => rd_data_in_fall(31),
      rd_data_in_fall(30) => rd_data_in_fall(30),
      rd_data_in_fall(29) => rd_data_in_fall(29),
      rd_data_in_fall(28) => rd_data_in_fall(28),
      rd_data_in_fall(27) => rd_data_in_fall(27),
      rd_data_in_fall(26) => rd_data_in_fall(26),
      rd_data_in_fall(25) => rd_data_in_fall(25),
      rd_data_in_fall(24) => rd_data_in_fall(24),
      rd_data_in_fall(23) => rd_data_in_fall(23),
      rd_data_in_fall(22) => rd_data_in_fall(22),
      rd_data_in_fall(21) => rd_data_in_fall(21),
      rd_data_in_fall(20) => rd_data_in_fall(20),
      rd_data_in_fall(19) => rd_data_in_fall(19),
      rd_data_in_fall(18) => rd_data_in_fall(18),
      rd_data_in_fall(17) => rd_data_in_fall(17),
      rd_data_in_fall(16) => rd_data_in_fall(16),
      rd_data_in_fall(15) => rd_data_in_fall(15),
      rd_data_in_fall(14) => rd_data_in_fall(14),
      rd_data_in_fall(13) => rd_data_in_fall(13),
      rd_data_in_fall(12) => rd_data_in_fall(12),
      rd_data_in_fall(11) => rd_data_in_fall(11),
      rd_data_in_fall(10) => rd_data_in_fall(10),
      rd_data_in_fall(9) => rd_data_in_fall(9),
      rd_data_in_fall(8) => rd_data_in_fall(8),
      rd_data_in_fall(7) => rd_data_in_fall(7),
      rd_data_in_fall(6) => rd_data_in_fall(6),
      rd_data_in_fall(5) => rd_data_in_fall(5),
      rd_data_in_fall(4) => rd_data_in_fall(4),
      rd_data_in_fall(3) => rd_data_in_fall(3),
      rd_data_in_fall(2) => rd_data_in_fall(2),
      rd_data_in_fall(1) => rd_data_in_fall(1),
      rd_data_in_fall(0) => rd_data_in_fall(0)
    );
  u_usr_addr_fifo : ddr2_usr_addr_fifo
    port map (
      af_empty => af_empty,
      ctrl_af_rden => ctrl_af_rden,
      rst0 => rst0,
      clk0 => clk0,
      app_af_wren => app_af_wren,
      app_af_afull => app_af_afull,
      af_addr(30) => af_addr(30),
      af_addr(29) => af_addr(29),
      af_addr(28) => af_addr(28),
      af_addr(27) => af_addr(27),
      af_addr(26) => af_addr(26),
      af_addr(25) => af_addr(25),
      af_addr(24) => af_addr(24),
      af_addr(23) => af_addr(23),
      af_addr(22) => af_addr(22),
      af_addr(21) => af_addr(21),
      af_addr(20) => af_addr(20),
      af_addr(19) => af_addr(19),
      af_addr(18) => af_addr(18),
      af_addr(17) => af_addr(17),
      af_addr(16) => af_addr(16),
      af_addr(15) => af_addr(15),
      af_addr(14) => af_addr(14),
      af_addr(13) => af_addr(13),
      af_addr(12) => af_addr(12),
      af_addr(11) => af_addr(11),
      af_addr(10) => af_addr(10),
      af_addr(9) => af_addr(9),
      af_addr(8) => af_addr(8),
      af_addr(7) => af_addr(7),
      af_addr(6) => af_addr(6),
      af_addr(5) => af_addr(5),
      af_addr(4) => af_addr(4),
      af_addr(3) => af_addr(3),
      af_addr(2) => af_addr(2),
      af_addr(1) => af_addr(1),
      af_addr(0) => af_addr(0),
      af_cmd(2) => af_cmd(2),
      af_cmd(1) => af_cmd(1),
      af_cmd(0) => af_cmd(0),
      app_af_addr(30) => app_af_addr(30),
      app_af_addr(29) => app_af_addr(29),
      app_af_addr(28) => app_af_addr(28),
      app_af_addr(27) => app_af_addr(27),
      app_af_addr(26) => app_af_addr(26),
      app_af_addr(25) => app_af_addr(25),
      app_af_addr(24) => app_af_addr(24),
      app_af_addr(23) => app_af_addr(23),
      app_af_addr(22) => app_af_addr(22),
      app_af_addr(21) => app_af_addr(21),
      app_af_addr(20) => app_af_addr(20),
      app_af_addr(19) => app_af_addr(19),
      app_af_addr(18) => app_af_addr(18),
      app_af_addr(17) => app_af_addr(17),
      app_af_addr(16) => app_af_addr(16),
      app_af_addr(15) => app_af_addr(15),
      app_af_addr(14) => app_af_addr(14),
      app_af_addr(13) => app_af_addr(13),
      app_af_addr(12) => app_af_addr(12),
      app_af_addr(11) => app_af_addr(11),
      app_af_addr(10) => app_af_addr(10),
      app_af_addr(9) => app_af_addr(9),
      app_af_addr(8) => app_af_addr(8),
      app_af_addr(7) => app_af_addr(7),
      app_af_addr(6) => app_af_addr(6),
      app_af_addr(5) => app_af_addr(5),
      app_af_addr(4) => app_af_addr(4),
      app_af_addr(3) => app_af_addr(3),
      app_af_addr(2) => app_af_addr(2),
      app_af_addr(1) => app_af_addr(1),
      app_af_addr(0) => app_af_addr(0),
      app_af_cmd(2) => app_af_cmd(2),
      app_af_cmd(1) => app_af_cmd(1),
      app_af_cmd(0) => app_af_cmd(0)
    );
  u_usr_wr : ddr2_usr_wr
    port map (
      app_wdf_afull => app_wdf_afull,
      app_wdf_wren => app_wdf_wren,
      rst0 => rst0,
      wdf_rden => wdf_rden,
      clk0 => clk0,
      clk90 => clk90,
      wdf_data(127) => wdf_data(127),
      wdf_data(126) => wdf_data(126),
      wdf_data(125) => wdf_data(125),
      wdf_data(124) => wdf_data(124),
      wdf_data(123) => wdf_data(123),
      wdf_data(122) => wdf_data(122),
      wdf_data(121) => wdf_data(121),
      wdf_data(120) => wdf_data(120),
      wdf_data(119) => wdf_data(119),
      wdf_data(118) => wdf_data(118),
      wdf_data(117) => wdf_data(117),
      wdf_data(116) => wdf_data(116),
      wdf_data(115) => wdf_data(115),
      wdf_data(114) => wdf_data(114),
      wdf_data(113) => wdf_data(113),
      wdf_data(112) => wdf_data(112),
      wdf_data(111) => wdf_data(111),
      wdf_data(110) => wdf_data(110),
      wdf_data(109) => wdf_data(109),
      wdf_data(108) => wdf_data(108),
      wdf_data(107) => wdf_data(107),
      wdf_data(106) => wdf_data(106),
      wdf_data(105) => wdf_data(105),
      wdf_data(104) => wdf_data(104),
      wdf_data(103) => wdf_data(103),
      wdf_data(102) => wdf_data(102),
      wdf_data(101) => wdf_data(101),
      wdf_data(100) => wdf_data(100),
      wdf_data(99) => wdf_data(99),
      wdf_data(98) => wdf_data(98),
      wdf_data(97) => wdf_data(97),
      wdf_data(96) => wdf_data(96),
      wdf_data(95) => wdf_data(95),
      wdf_data(94) => wdf_data(94),
      wdf_data(93) => wdf_data(93),
      wdf_data(92) => wdf_data(92),
      wdf_data(91) => wdf_data(91),
      wdf_data(90) => wdf_data(90),
      wdf_data(89) => wdf_data(89),
      wdf_data(88) => wdf_data(88),
      wdf_data(87) => wdf_data(87),
      wdf_data(86) => wdf_data(86),
      wdf_data(85) => wdf_data(85),
      wdf_data(84) => wdf_data(84),
      wdf_data(83) => wdf_data(83),
      wdf_data(82) => wdf_data(82),
      wdf_data(81) => wdf_data(81),
      wdf_data(80) => wdf_data(80),
      wdf_data(79) => wdf_data(79),
      wdf_data(78) => wdf_data(78),
      wdf_data(77) => wdf_data(77),
      wdf_data(76) => wdf_data(76),
      wdf_data(75) => wdf_data(75),
      wdf_data(74) => wdf_data(74),
      wdf_data(73) => wdf_data(73),
      wdf_data(72) => wdf_data(72),
      wdf_data(71) => wdf_data(71),
      wdf_data(70) => wdf_data(70),
      wdf_data(69) => wdf_data(69),
      wdf_data(68) => wdf_data(68),
      wdf_data(67) => wdf_data(67),
      wdf_data(66) => wdf_data(66),
      wdf_data(65) => wdf_data(65),
      wdf_data(64) => wdf_data(64),
      wdf_data(63) => wdf_data(63),
      wdf_data(62) => wdf_data(62),
      wdf_data(61) => wdf_data(61),
      wdf_data(60) => wdf_data(60),
      wdf_data(59) => wdf_data(59),
      wdf_data(58) => wdf_data(58),
      wdf_data(57) => wdf_data(57),
      wdf_data(56) => wdf_data(56),
      wdf_data(55) => wdf_data(55),
      wdf_data(54) => wdf_data(54),
      wdf_data(53) => wdf_data(53),
      wdf_data(52) => wdf_data(52),
      wdf_data(51) => wdf_data(51),
      wdf_data(50) => wdf_data(50),
      wdf_data(49) => wdf_data(49),
      wdf_data(48) => wdf_data(48),
      wdf_data(47) => wdf_data(47),
      wdf_data(46) => wdf_data(46),
      wdf_data(45) => wdf_data(45),
      wdf_data(44) => wdf_data(44),
      wdf_data(43) => wdf_data(43),
      wdf_data(42) => wdf_data(42),
      wdf_data(41) => wdf_data(41),
      wdf_data(40) => wdf_data(40),
      wdf_data(39) => wdf_data(39),
      wdf_data(38) => wdf_data(38),
      wdf_data(37) => wdf_data(37),
      wdf_data(36) => wdf_data(36),
      wdf_data(35) => wdf_data(35),
      wdf_data(34) => wdf_data(34),
      wdf_data(33) => wdf_data(33),
      wdf_data(32) => wdf_data(32),
      wdf_data(31) => wdf_data(31),
      wdf_data(30) => wdf_data(30),
      wdf_data(29) => wdf_data(29),
      wdf_data(28) => wdf_data(28),
      wdf_data(27) => wdf_data(27),
      wdf_data(26) => wdf_data(26),
      wdf_data(25) => wdf_data(25),
      wdf_data(24) => wdf_data(24),
      wdf_data(23) => wdf_data(23),
      wdf_data(22) => wdf_data(22),
      wdf_data(21) => wdf_data(21),
      wdf_data(20) => wdf_data(20),
      wdf_data(19) => wdf_data(19),
      wdf_data(18) => wdf_data(18),
      wdf_data(17) => wdf_data(17),
      wdf_data(16) => wdf_data(16),
      wdf_data(15) => wdf_data(15),
      wdf_data(14) => wdf_data(14),
      wdf_data(13) => wdf_data(13),
      wdf_data(12) => wdf_data(12),
      wdf_data(11) => wdf_data(11),
      wdf_data(10) => wdf_data(10),
      wdf_data(9) => wdf_data(9),
      wdf_data(8) => wdf_data(8),
      wdf_data(7) => wdf_data(7),
      wdf_data(6) => wdf_data(6),
      wdf_data(5) => wdf_data(5),
      wdf_data(4) => wdf_data(4),
      wdf_data(3) => wdf_data(3),
      wdf_data(2) => wdf_data(2),
      wdf_data(1) => wdf_data(1),
      wdf_data(0) => wdf_data(0),
      wdf_mask_data(15) => wdf_mask_data(15),
      wdf_mask_data(14) => wdf_mask_data(14),
      wdf_mask_data(13) => wdf_mask_data(13),
      wdf_mask_data(12) => wdf_mask_data(12),
      wdf_mask_data(11) => wdf_mask_data(11),
      wdf_mask_data(10) => wdf_mask_data(10),
      wdf_mask_data(9) => wdf_mask_data(9),
      wdf_mask_data(8) => wdf_mask_data(8),
      wdf_mask_data(7) => wdf_mask_data(7),
      wdf_mask_data(6) => wdf_mask_data(6),
      wdf_mask_data(5) => wdf_mask_data(5),
      wdf_mask_data(4) => wdf_mask_data(4),
      wdf_mask_data(3) => wdf_mask_data(3),
      wdf_mask_data(2) => wdf_mask_data(2),
      wdf_mask_data(1) => wdf_mask_data(1),
      wdf_mask_data(0) => wdf_mask_data(0),
      app_wdf_data(127) => app_wdf_data(127),
      app_wdf_data(126) => app_wdf_data(126),
      app_wdf_data(125) => app_wdf_data(125),
      app_wdf_data(124) => app_wdf_data(124),
      app_wdf_data(123) => app_wdf_data(123),
      app_wdf_data(122) => app_wdf_data(122),
      app_wdf_data(121) => app_wdf_data(121),
      app_wdf_data(120) => app_wdf_data(120),
      app_wdf_data(119) => app_wdf_data(119),
      app_wdf_data(118) => app_wdf_data(118),
      app_wdf_data(117) => app_wdf_data(117),
      app_wdf_data(116) => app_wdf_data(116),
      app_wdf_data(115) => app_wdf_data(115),
      app_wdf_data(114) => app_wdf_data(114),
      app_wdf_data(113) => app_wdf_data(113),
      app_wdf_data(112) => app_wdf_data(112),
      app_wdf_data(111) => app_wdf_data(111),
      app_wdf_data(110) => app_wdf_data(110),
      app_wdf_data(109) => app_wdf_data(109),
      app_wdf_data(108) => app_wdf_data(108),
      app_wdf_data(107) => app_wdf_data(107),
      app_wdf_data(106) => app_wdf_data(106),
      app_wdf_data(105) => app_wdf_data(105),
      app_wdf_data(104) => app_wdf_data(104),
      app_wdf_data(103) => app_wdf_data(103),
      app_wdf_data(102) => app_wdf_data(102),
      app_wdf_data(101) => app_wdf_data(101),
      app_wdf_data(100) => app_wdf_data(100),
      app_wdf_data(99) => app_wdf_data(99),
      app_wdf_data(98) => app_wdf_data(98),
      app_wdf_data(97) => app_wdf_data(97),
      app_wdf_data(96) => app_wdf_data(96),
      app_wdf_data(95) => app_wdf_data(95),
      app_wdf_data(94) => app_wdf_data(94),
      app_wdf_data(93) => app_wdf_data(93),
      app_wdf_data(92) => app_wdf_data(92),
      app_wdf_data(91) => app_wdf_data(91),
      app_wdf_data(90) => app_wdf_data(90),
      app_wdf_data(89) => app_wdf_data(89),
      app_wdf_data(88) => app_wdf_data(88),
      app_wdf_data(87) => app_wdf_data(87),
      app_wdf_data(86) => app_wdf_data(86),
      app_wdf_data(85) => app_wdf_data(85),
      app_wdf_data(84) => app_wdf_data(84),
      app_wdf_data(83) => app_wdf_data(83),
      app_wdf_data(82) => app_wdf_data(82),
      app_wdf_data(81) => app_wdf_data(81),
      app_wdf_data(80) => app_wdf_data(80),
      app_wdf_data(79) => app_wdf_data(79),
      app_wdf_data(78) => app_wdf_data(78),
      app_wdf_data(77) => app_wdf_data(77),
      app_wdf_data(76) => app_wdf_data(76),
      app_wdf_data(75) => app_wdf_data(75),
      app_wdf_data(74) => app_wdf_data(74),
      app_wdf_data(73) => app_wdf_data(73),
      app_wdf_data(72) => app_wdf_data(72),
      app_wdf_data(71) => app_wdf_data(71),
      app_wdf_data(70) => app_wdf_data(70),
      app_wdf_data(69) => app_wdf_data(69),
      app_wdf_data(68) => app_wdf_data(68),
      app_wdf_data(67) => app_wdf_data(67),
      app_wdf_data(66) => app_wdf_data(66),
      app_wdf_data(65) => app_wdf_data(65),
      app_wdf_data(64) => app_wdf_data(64),
      app_wdf_data(63) => app_wdf_data(63),
      app_wdf_data(62) => app_wdf_data(62),
      app_wdf_data(61) => app_wdf_data(61),
      app_wdf_data(60) => app_wdf_data(60),
      app_wdf_data(59) => app_wdf_data(59),
      app_wdf_data(58) => app_wdf_data(58),
      app_wdf_data(57) => app_wdf_data(57),
      app_wdf_data(56) => app_wdf_data(56),
      app_wdf_data(55) => app_wdf_data(55),
      app_wdf_data(54) => app_wdf_data(54),
      app_wdf_data(53) => app_wdf_data(53),
      app_wdf_data(52) => app_wdf_data(52),
      app_wdf_data(51) => app_wdf_data(51),
      app_wdf_data(50) => app_wdf_data(50),
      app_wdf_data(49) => app_wdf_data(49),
      app_wdf_data(48) => app_wdf_data(48),
      app_wdf_data(47) => app_wdf_data(47),
      app_wdf_data(46) => app_wdf_data(46),
      app_wdf_data(45) => app_wdf_data(45),
      app_wdf_data(44) => app_wdf_data(44),
      app_wdf_data(43) => app_wdf_data(43),
      app_wdf_data(42) => app_wdf_data(42),
      app_wdf_data(41) => app_wdf_data(41),
      app_wdf_data(40) => app_wdf_data(40),
      app_wdf_data(39) => app_wdf_data(39),
      app_wdf_data(38) => app_wdf_data(38),
      app_wdf_data(37) => app_wdf_data(37),
      app_wdf_data(36) => app_wdf_data(36),
      app_wdf_data(35) => app_wdf_data(35),
      app_wdf_data(34) => app_wdf_data(34),
      app_wdf_data(33) => app_wdf_data(33),
      app_wdf_data(32) => app_wdf_data(32),
      app_wdf_data(31) => app_wdf_data(31),
      app_wdf_data(30) => app_wdf_data(30),
      app_wdf_data(29) => app_wdf_data(29),
      app_wdf_data(28) => app_wdf_data(28),
      app_wdf_data(27) => app_wdf_data(27),
      app_wdf_data(26) => app_wdf_data(26),
      app_wdf_data(25) => app_wdf_data(25),
      app_wdf_data(24) => app_wdf_data(24),
      app_wdf_data(23) => app_wdf_data(23),
      app_wdf_data(22) => app_wdf_data(22),
      app_wdf_data(21) => app_wdf_data(21),
      app_wdf_data(20) => app_wdf_data(20),
      app_wdf_data(19) => app_wdf_data(19),
      app_wdf_data(18) => app_wdf_data(18),
      app_wdf_data(17) => app_wdf_data(17),
      app_wdf_data(16) => app_wdf_data(16),
      app_wdf_data(15) => app_wdf_data(15),
      app_wdf_data(14) => app_wdf_data(14),
      app_wdf_data(13) => app_wdf_data(13),
      app_wdf_data(12) => app_wdf_data(12),
      app_wdf_data(11) => app_wdf_data(11),
      app_wdf_data(10) => app_wdf_data(10),
      app_wdf_data(9) => app_wdf_data(9),
      app_wdf_data(8) => app_wdf_data(8),
      app_wdf_data(7) => app_wdf_data(7),
      app_wdf_data(6) => app_wdf_data(6),
      app_wdf_data(5) => app_wdf_data(5),
      app_wdf_data(4) => app_wdf_data(4),
      app_wdf_data(3) => app_wdf_data(3),
      app_wdf_data(2) => app_wdf_data(2),
      app_wdf_data(1) => app_wdf_data(1),
      app_wdf_data(0) => app_wdf_data(0),
      app_wdf_mask_data(15) => NLW_u_usr_wr_app_wdf_mask_data_15_UNCONNECTED,
      app_wdf_mask_data(14) => NLW_u_usr_wr_app_wdf_mask_data_14_UNCONNECTED,
      app_wdf_mask_data(13) => NLW_u_usr_wr_app_wdf_mask_data_13_UNCONNECTED,
      app_wdf_mask_data(12) => NLW_u_usr_wr_app_wdf_mask_data_12_UNCONNECTED,
      app_wdf_mask_data(11) => NLW_u_usr_wr_app_wdf_mask_data_11_UNCONNECTED,
      app_wdf_mask_data(10) => NLW_u_usr_wr_app_wdf_mask_data_10_UNCONNECTED,
      app_wdf_mask_data(9) => NLW_u_usr_wr_app_wdf_mask_data_9_UNCONNECTED,
      app_wdf_mask_data(8) => NLW_u_usr_wr_app_wdf_mask_data_8_UNCONNECTED,
      app_wdf_mask_data(7) => NLW_u_usr_wr_app_wdf_mask_data_7_UNCONNECTED,
      app_wdf_mask_data(6) => NLW_u_usr_wr_app_wdf_mask_data_6_UNCONNECTED,
      app_wdf_mask_data(5) => NLW_u_usr_wr_app_wdf_mask_data_5_UNCONNECTED,
      app_wdf_mask_data(4) => NLW_u_usr_wr_app_wdf_mask_data_4_UNCONNECTED,
      app_wdf_mask_data(3) => NLW_u_usr_wr_app_wdf_mask_data_3_UNCONNECTED,
      app_wdf_mask_data(2) => NLW_u_usr_wr_app_wdf_mask_data_2_UNCONNECTED,
      app_wdf_mask_data(1) => NLW_u_usr_wr_app_wdf_mask_data_1_UNCONNECTED,
      app_wdf_mask_data(0) => NLW_u_usr_wr_app_wdf_mask_data_0_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_ctrl is
  port (
    ctrl_ref_flag : out STD_LOGIC; 
    clk : in STD_LOGIC := 'X'; 
    ctrl_rden : out STD_LOGIC; 
    ctrl_we_n : out STD_LOGIC; 
    ctrl_ras_n : out STD_LOGIC; 
    ctrl_wren : out STD_LOGIC; 
    af_empty : in STD_LOGIC := 'X'; 
    rst : in STD_LOGIC := 'X'; 
    ctrl_af_rden : out STD_LOGIC; 
    ctrl_cas_n : out STD_LOGIC; 
    phy_init_done : in STD_LOGIC := 'X'; 
    ctrl_addr : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
    ctrl_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ctrl_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
    af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ) 
  );
end ddr2_ctrl;

architecture Structure of ddr2_ctrl is
  signal Mcount_rd_to_wr_cnt_r_val : STD_LOGIC; 
  signal Mcount_refi_cnt_r_cy_10_rt_3680 : STD_LOGIC; 
  signal Mcount_refi_cnt_r_cy_1_rt_3682 : STD_LOGIC; 
  signal Mcount_refi_cnt_r_cy_2_rt_3684 : STD_LOGIC; 
  signal Mcount_refi_cnt_r_cy_3_rt_3686 : STD_LOGIC; 
  signal Mcount_refi_cnt_r_cy_4_rt_3688 : STD_LOGIC; 
  signal Mcount_refi_cnt_r_cy_5_rt_3690 : STD_LOGIC; 
  signal Mcount_refi_cnt_r_cy_6_rt_3692 : STD_LOGIC; 
  signal Mcount_refi_cnt_r_cy_7_rt_3694 : STD_LOGIC; 
  signal Mcount_refi_cnt_r_cy_8_rt_3696 : STD_LOGIC; 
  signal Mcount_refi_cnt_r_cy_9_rt_3698 : STD_LOGIC; 
  signal Mcount_refi_cnt_r_xor_11_rt_3700 : STD_LOGIC; 
  signal Mcount_rfc_cnt_r_cy_0_rt_3702 : STD_LOGIC; 
  signal Mcount_wr_to_rd_cnt_r_val : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N381 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal Result_0_1 : STD_LOGIC; 
  signal Result_0_2 : STD_LOGIC; 
  signal Result_0_3 : STD_LOGIC; 
  signal Result_0_4 : STD_LOGIC; 
  signal Result_0_5 : STD_LOGIC; 
  signal Result_0_6 : STD_LOGIC; 
  signal Result_0_7 : STD_LOGIC; 
  signal Result_0_8 : STD_LOGIC; 
  signal Result_0_9 : STD_LOGIC; 
  signal Result_1_1 : STD_LOGIC; 
  signal Result_1_2 : STD_LOGIC; 
  signal Result_1_3 : STD_LOGIC; 
  signal Result_1_4 : STD_LOGIC; 
  signal Result_1_5 : STD_LOGIC; 
  signal Result_1_6 : STD_LOGIC; 
  signal Result_1_7 : STD_LOGIC; 
  signal Result_1_8 : STD_LOGIC; 
  signal Result_1_9 : STD_LOGIC; 
  signal Result_2_1 : STD_LOGIC; 
  signal Result_2_2 : STD_LOGIC; 
  signal Result_2_3 : STD_LOGIC; 
  signal Result_2_4 : STD_LOGIC; 
  signal Result_2_5 : STD_LOGIC; 
  signal Result_2_6 : STD_LOGIC; 
  signal Result_2_7 : STD_LOGIC; 
  signal Result_2_8 : STD_LOGIC; 
  signal Result_3_1 : STD_LOGIC; 
  signal Result_3_2 : STD_LOGIC; 
  signal Result_3_3 : STD_LOGIC; 
  signal Result_3_4 : STD_LOGIC; 
  signal Result_3_5 : STD_LOGIC; 
  signal Result_4_1 : STD_LOGIC; 
  signal Result_4_2 : STD_LOGIC; 
  signal Result_4_3 : STD_LOGIC; 
  signal Result_5_1 : STD_LOGIC; 
  signal Result_6_1 : STD_LOGIC; 
  signal Result_7_1 : STD_LOGIC; 
  signal af_addr_r1_or0000 : STD_LOGIC; 
  signal af_valid_r_3933 : STD_LOGIC; 
  signal af_valid_r1_3934 : STD_LOGIC; 
  signal af_valid_r1_rstpot_3935 : STD_LOGIC; 
  signal af_valid_r2_3936 : STD_LOGIC; 
  signal af_valid_r2_inv : STD_LOGIC; 
  signal af_valid_r2_rstpot_3938 : STD_LOGIC; 
  signal af_valid_r_rstpot_3939 : STD_LOGIC; 
  signal auto_cnt_r_or0000 : STD_LOGIC; 
  signal auto_ref_r_3943 : STD_LOGIC; 
  signal auto_ref_r_rstpot1_3944 : STD_LOGIC; 
  signal bank_cmp_addr_r_0_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_10_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_11_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_12_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_13_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_14_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_15_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_16_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_17_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_18_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_19_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_1_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_20_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_21_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_22_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_23_cmp_eq0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_23_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_24_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_25_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_26_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_27_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_28_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_29_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_2_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_30_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_31_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_32_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_33_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_34_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_35_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_36_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_37_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_38_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_39_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_3_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_40_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_41_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_42_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_43_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_44_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_45_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_46_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_47_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_48_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_49_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_4_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_50_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_51_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_52_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_53_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_54_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_54_or0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_55_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_56_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_57_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_58_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_59_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_5_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_60_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_61_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_62_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_63_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_64_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_65_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_66_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_67_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_68_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_69_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_6_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_70_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_71_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_7_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_8_mux0000 : STD_LOGIC; 
  signal bank_cmp_addr_r_9_mux0000 : STD_LOGIC; 
  signal bank_conflict_r_4091 : STD_LOGIC; 
  signal bank_conflict_r_not0001 : STD_LOGIC; 
  signal bank_conflict_r_or0001 : STD_LOGIC; 
  signal bank_valid_r_0_rstpot1_4106 : STD_LOGIC; 
  signal bank_valid_r_1_mux0000 : STD_LOGIC; 
  signal bank_valid_r_2_mux0000 : STD_LOGIC; 
  signal bank_valid_r_3_mux0000 : STD_LOGIC; 
  signal conflict_detect_or0000_4114 : STD_LOGIC; 
  signal conflict_detect_r_4115 : STD_LOGIC; 
  signal conflict_detect_r_rstpot_4116 : STD_LOGIC; 
  signal conflict_resolved_r_4117 : STD_LOGIC; 
  signal conflict_resolved_r_cmp_eq0000 : STD_LOGIC; 
  signal cs_change_r_4119 : STD_LOGIC; 
  signal cs_change_r_rstpot : STD_LOGIC; 
  signal ctrl_af_rden_r_4122 : STD_LOGIC; 
  signal ctrl_af_rden_r_rstpot_4123 : STD_LOGIC; 
  signal NlwRenamedSig_OI_ctrl_rden : STD_LOGIC; 
  signal ctrl_rden_rstpot1_4127 : STD_LOGIC; 
  signal NlwRenamedSig_OI_ctrl_wren : STD_LOGIC; 
  signal ctrl_wren_rstpot1_4129 : STD_LOGIC; 
  signal ddr_addr_r_or0000 : STD_LOGIC; 
  signal ddr_cas_n_r_4166 : STD_LOGIC; 
  signal ddr_cs_n_r_0_mux0007_4168 : STD_LOGIC; 
  signal ddr_cs_n_r_1_mux0007_4170 : STD_LOGIC; 
  signal ddr_ras_n_r_4171 : STD_LOGIC; 
  signal ddr_we_n_r_4172 : STD_LOGIC; 
  signal phy_init_done_r_4174 : STD_LOGIC; 
  signal precharge_ok_cnt_r_mux0001_0_Q_4180 : STD_LOGIC; 
  signal precharge_ok_cnt_r_mux0001_1_Q : STD_LOGIC; 
  signal precharge_ok_cnt_r_mux0001_2_1 : STD_LOGIC; 
  signal precharge_ok_cnt_r_mux0001_3_Q_4183 : STD_LOGIC; 
  signal precharge_ok_cnt_r_mux0001_4_1 : STD_LOGIC; 
  signal precharge_ok_r_4185 : STD_LOGIC; 
  signal precharge_ok_r_cmp_le0000 : STD_LOGIC; 
  signal precharge_ok_r_or0000 : STD_LOGIC; 
  signal precharge_ok_r_rstpot1_4188 : STD_LOGIC; 
  signal rcd_cnt_ok_r_4189 : STD_LOGIC; 
  signal rcd_cnt_ok_r_rstpot_4190 : STD_LOGIC; 
  signal rcd_cnt_r_not0000 : STD_LOGIC; 
  signal rd_af_flag_r_4196 : STD_LOGIC; 
  signal rd_af_flag_r_rstpot1_4197 : STD_LOGIC; 
  signal rd_flag_norst : STD_LOGIC; 
  signal rd_flag_r_4199 : STD_LOGIC; 
  signal rd_to_wr_cnt_r_cst : STD_LOGIC; 
  signal rd_to_wr_cnt_r_not0000 : STD_LOGIC; 
  signal rd_to_wr_ok_r_4207 : STD_LOGIC; 
  signal rd_to_wr_ok_r_rstpot1_4208 : STD_LOGIC; 
  signal rdburst_cnt_r_cmp_ge0000 : STD_LOGIC; 
  signal rdburst_rden_ok_r_4213 : STD_LOGIC; 
  signal rdburst_rden_ok_r_rstpot : STD_LOGIC; 
  signal NlwRenamedSig_OI_ref_flag_r : STD_LOGIC; 
  signal refi_cnt_ok_r_4216 : STD_LOGIC; 
  signal refi_cnt_ok_r_not000133_4217 : STD_LOGIC; 
  signal refi_cnt_ok_r_not00018_4218 : STD_LOGIC; 
  signal refi_cnt_ok_r_rstpot : STD_LOGIC; 
  signal refi_cnt_r_or0000 : STD_LOGIC; 
  signal rfc_cnt_r_not0000_4241 : STD_LOGIC; 
  signal rfc_ok_r_4242 : STD_LOGIC; 
  signal rfc_ok_r_cmp_le0000 : STD_LOGIC; 
  signal rfc_ok_r_rstpot1_4244 : STD_LOGIC; 
  signal rp_cnt_ok_r_4253 : STD_LOGIC; 
  signal rp_cnt_ok_r_rstpot1_4254 : STD_LOGIC; 
  signal rp_cnt_r_not0000 : STD_LOGIC; 
  signal rst_r_4261 : STD_LOGIC; 
  signal rst_r1_4262 : STD_LOGIC; 
  signal rst_r1_1_4263 : STD_LOGIC; 
  signal rst_r1_2_4264 : STD_LOGIC; 
  signal rst_r1_3_4265 : STD_LOGIC; 
  signal sm_rden : STD_LOGIC; 
  signal sm_rden_r_4267 : STD_LOGIC; 
  signal state_r1_1_Q : STD_LOGIC; 
  signal state_r1_3_Q : STD_LOGIC; 
  signal state_r1_5_Q : STD_LOGIC; 
  signal state_r1_7_Q : STD_LOGIC; 
  signal state_r1_9_Q : STD_LOGIC; 
  signal state_r_FSM_FFd1_4273 : STD_LOGIC; 
  signal state_r_FSM_FFd1_In52_4274 : STD_LOGIC; 
  signal state_r_FSM_FFd1_rstpot_4275 : STD_LOGIC; 
  signal state_r_FSM_FFd2_4276 : STD_LOGIC; 
  signal state_r_FSM_FFd2_rstpot_4277 : STD_LOGIC; 
  signal state_r_FSM_FFd3_4278 : STD_LOGIC; 
  signal state_r_FSM_FFd3_In121_4279 : STD_LOGIC; 
  signal state_r_FSM_FFd3_In51_4280 : STD_LOGIC; 
  signal state_r_FSM_FFd3_In70_4281 : STD_LOGIC; 
  signal state_r_FSM_FFd3_rstpot_4282 : STD_LOGIC; 
  signal state_r_FSM_FFd4_4283 : STD_LOGIC; 
  signal state_r_FSM_FFd4_In141_4284 : STD_LOGIC; 
  signal state_r_FSM_FFd4_In146_4285 : STD_LOGIC; 
  signal state_r_FSM_FFd4_In191_4286 : STD_LOGIC; 
  signal state_r_FSM_FFd4_In222_4287 : STD_LOGIC; 
  signal state_r_FSM_FFd4_In244_4288 : STD_LOGIC; 
  signal state_r_FSM_FFd4_In275_4289 : STD_LOGIC; 
  signal state_r_FSM_FFd4_In28_4290 : STD_LOGIC; 
  signal state_r_FSM_FFd4_In42_4291 : STD_LOGIC; 
  signal state_r_FSM_FFd4_In53_4292 : STD_LOGIC; 
  signal state_r_FSM_FFd4_rstpot_4293 : STD_LOGIC; 
  signal state_r_FSM_N0 : STD_LOGIC; 
  signal state_r_FSM_N16 : STD_LOGIC; 
  signal state_r_FSM_N17 : STD_LOGIC; 
  signal state_r_cmp_eq0000 : STD_LOGIC; 
  signal state_r_cmp_eq00001 : STD_LOGIC; 
  signal state_r_cmp_eq0001 : STD_LOGIC; 
  signal state_r_cmp_eq0002 : STD_LOGIC; 
  signal state_r_cmp_eq0003 : STD_LOGIC; 
  signal state_r_cmp_eq0004 : STD_LOGIC; 
  signal trrd_cnt_ok_r_4303 : STD_LOGIC; 
  signal trrd_cnt_ok_r_rstpot_4304 : STD_LOGIC; 
  signal trrd_cnt_r_not0000 : STD_LOGIC; 
  signal two_t_enable_r1_0_rstpot : STD_LOGIC; 
  signal two_t_enable_r_0_or0000 : STD_LOGIC; 
  signal two_t_enable_r_1_or0000 : STD_LOGIC; 
  signal two_t_enable_r_2_or0000 : STD_LOGIC; 
  signal wr_flag_norst : STD_LOGIC; 
  signal wr_flag_r_4318 : STD_LOGIC; 
  signal wr_to_rd_cnt_r_not0000 : STD_LOGIC; 
  signal wr_to_rd_ok_r_4325 : STD_LOGIC; 
  signal wr_to_rd_ok_r_rstpot1_4326 : STD_LOGIC; 
  signal wrburst_cnt_r_cmp_ge0000 : STD_LOGIC; 
  signal wrburst_ok_r : STD_LOGIC; 
  signal wrburst_wren_ok_r_4332 : STD_LOGIC; 
  signal wrburst_wren_ok_r_rstpot : STD_LOGIC; 
  signal Mcompar_conflict_resolved_r_cmp_eq0000_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_conflict_resolved_r_cmp_eq0000_lut : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal Mcompar_row_miss_0_cmp_ne0000_cy : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Mcompar_row_miss_0_cmp_ne0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_row_miss_1_cmp_ne0000_cy : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Mcompar_row_miss_1_cmp_ne0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_row_miss_2_cmp_ne0000_cy : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Mcompar_row_miss_2_cmp_ne0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_row_miss_3_cmp_ne0000_cy : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Mcompar_row_miss_3_cmp_ne0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcount_refi_cnt_r_cy : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Mcount_refi_cnt_r_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_rfc_cnt_r_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Mcount_rfc_cnt_r_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal Result : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal act_addr_r : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal af_addr_r1 : STD_LOGIC_VECTOR ( 27 downto 0 ); 
  signal af_addr_r2 : STD_LOGIC_VECTOR ( 27 downto 0 ); 
  signal af_addr_r3 : STD_LOGIC_VECTOR ( 27 downto 0 ); 
  signal af_cmd_r1 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal af_cmd_r2 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal auto_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal bank_cmp_addr_r : STD_LOGIC_VECTOR ( 71 downto 0 ); 
  signal bank_hit : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal bank_hit_r1 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal bank_hit_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal bank_valid_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal ddr_addr_col : STD_LOGIC_VECTOR ( 13 downto 13 ); 
  signal ddr_addr_r : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal ddr_addr_r_mux0000 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal ddr_ba_r : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal ddr_ba_r_mux0001 : STD_LOGIC_VECTOR ( 70 downto 68 ); 
  signal ddr_cs_n_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal precharge_ok_cnt_r : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal rcd_cnt_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal rd_to_wr_cnt_r : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal rdburst_cnt_r : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal refi_cnt_r : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal rfc_cnt_r : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal row_conflict_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal row_miss : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal rp_cnt_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal trrd_cnt_r : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal two_t_enable_r1 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal two_t_enable_r : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal wr_to_rd_cnt_r : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal wrburst_cnt_r : STD_LOGIC_VECTOR ( 2 downto 0 ); 
begin
  ctrl_ref_flag <= NlwRenamedSig_OI_ref_flag_r;
  ctrl_rden <= NlwRenamedSig_OI_ctrl_rden;
  ctrl_we_n <= ddr_we_n_r_4172;
  ctrl_ras_n <= ddr_ras_n_r_4171;
  ctrl_wren <= NlwRenamedSig_OI_ctrl_wren;
  ctrl_cas_n <= ddr_cas_n_r_4166;
  ctrl_addr(13) <= ddr_addr_r(13);
  ctrl_addr(12) <= ddr_addr_r(12);
  ctrl_addr(11) <= ddr_addr_r(11);
  ctrl_addr(10) <= ddr_addr_r(10);
  ctrl_addr(9) <= ddr_addr_r(9);
  ctrl_addr(8) <= ddr_addr_r(8);
  ctrl_addr(7) <= ddr_addr_r(7);
  ctrl_addr(6) <= ddr_addr_r(6);
  ctrl_addr(5) <= ddr_addr_r(5);
  ctrl_addr(4) <= ddr_addr_r(4);
  ctrl_addr(3) <= ddr_addr_r(3);
  ctrl_addr(2) <= ddr_addr_r(2);
  ctrl_addr(1) <= ddr_addr_r(1);
  ctrl_addr(0) <= ddr_addr_r(0);
  ctrl_ba(2) <= ddr_ba_r(2);
  ctrl_ba(1) <= ddr_ba_r(1);
  ctrl_ba(0) <= ddr_ba_r(0);
  XST_GND : GND
    port map (
      G => ddr_addr_col(13)
    );
  XST_VCC : VCC
    port map (
      P => wrburst_ok_r
    );
  bank_cmp_addr_r_23 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_23_mux0000,
      Q => bank_cmp_addr_r(23)
    );
  two_t_enable_r_0 : FDR
    port map (
      C => clk,
      D => wrburst_ok_r,
      R => two_t_enable_r_0_or0000,
      Q => two_t_enable_r(0)
    );
  bank_cmp_addr_r_18 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_18_mux0000,
      Q => bank_cmp_addr_r(18)
    );
  bank_cmp_addr_r_19 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_19_mux0000,
      Q => bank_cmp_addr_r(19)
    );
  bank_cmp_addr_r_24 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_24_mux0000,
      Q => bank_cmp_addr_r(24)
    );
  two_t_enable_r_1 : FDR
    port map (
      C => clk,
      D => wrburst_ok_r,
      R => two_t_enable_r_1_or0000,
      Q => two_t_enable_r(1)
    );
  bank_conflict_r : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => bank_conflict_r_not0001,
      Q => bank_conflict_r_4091
    );
  bank_cmp_addr_r_30 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_30_mux0000,
      Q => bank_cmp_addr_r(30)
    );
  bank_cmp_addr_r_0 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_0_mux0000,
      Q => bank_cmp_addr_r(0)
    );
  two_t_enable_r_2 : FDR
    port map (
      C => clk,
      D => wrburst_ok_r,
      R => two_t_enable_r_2_or0000,
      Q => two_t_enable_r(2)
    );
  bank_cmp_addr_r_25 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_25_mux0000,
      Q => bank_cmp_addr_r(25)
    );
  bank_cmp_addr_r_1 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_1_mux0000,
      Q => bank_cmp_addr_r(1)
    );
  bank_cmp_addr_r_31 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_31_mux0000,
      Q => bank_cmp_addr_r(31)
    );
  bank_cmp_addr_r_26 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_26_mux0000,
      Q => bank_cmp_addr_r(26)
    );
  bank_cmp_addr_r_27 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_27_mux0000,
      Q => bank_cmp_addr_r(27)
    );
  bank_cmp_addr_r_2 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_2_mux0000,
      Q => bank_cmp_addr_r(2)
    );
  bank_cmp_addr_r_32 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_32_mux0000,
      Q => bank_cmp_addr_r(32)
    );
  bank_cmp_addr_r_3 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_3_mux0000,
      Q => bank_cmp_addr_r(3)
    );
  bank_cmp_addr_r_4 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_4_mux0000,
      Q => bank_cmp_addr_r(4)
    );
  bank_cmp_addr_r_33 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_33_mux0000,
      Q => bank_cmp_addr_r(33)
    );
  bank_cmp_addr_r_28 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_28_mux0000,
      Q => bank_cmp_addr_r(28)
    );
  bank_cmp_addr_r_34 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_34_mux0000,
      Q => bank_cmp_addr_r(34)
    );
  bank_cmp_addr_r_29 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_29_mux0000,
      Q => bank_cmp_addr_r(29)
    );
  bank_cmp_addr_r_40 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_40_mux0000,
      Q => bank_cmp_addr_r(40)
    );
  bank_cmp_addr_r_5 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_5_mux0000,
      Q => bank_cmp_addr_r(5)
    );
  bank_cmp_addr_r_35 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_35_mux0000,
      Q => bank_cmp_addr_r(35)
    );
  bank_cmp_addr_r_6 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_6_mux0000,
      Q => bank_cmp_addr_r(6)
    );
  bank_cmp_addr_r_7 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_7_mux0000,
      Q => bank_cmp_addr_r(7)
    );
  bank_cmp_addr_r_36 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_36_mux0000,
      Q => bank_cmp_addr_r(36)
    );
  bank_cmp_addr_r_41 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_41_mux0000,
      Q => bank_cmp_addr_r(41)
    );
  bank_cmp_addr_r_42 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_42_mux0000,
      Q => bank_cmp_addr_r(42)
    );
  bank_cmp_addr_r_37 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_37_mux0000,
      Q => bank_cmp_addr_r(37)
    );
  bank_cmp_addr_r_43 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_43_mux0000,
      Q => bank_cmp_addr_r(43)
    );
  bank_cmp_addr_r_8 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_8_mux0000,
      Q => bank_cmp_addr_r(8)
    );
  bank_cmp_addr_r_38 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_38_mux0000,
      Q => bank_cmp_addr_r(38)
    );
  bank_cmp_addr_r_9 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_9_mux0000,
      Q => bank_cmp_addr_r(9)
    );
  bank_cmp_addr_r_44 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_44_mux0000,
      Q => bank_cmp_addr_r(44)
    );
  bank_cmp_addr_r_39 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_39_mux0000,
      Q => bank_cmp_addr_r(39)
    );
  bank_cmp_addr_r_50 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_50_mux0000,
      Q => bank_cmp_addr_r(50)
    );
  bank_cmp_addr_r_45 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_45_mux0000,
      Q => bank_cmp_addr_r(45)
    );
  af_addr_r1_0 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(0),
      Q => af_addr_r1(0)
    );
  af_addr_r1_1 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(1),
      Q => af_addr_r1(1)
    );
  af_addr_r1_2 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(2),
      Q => af_addr_r1(2)
    );
  af_addr_r1_3 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(3),
      Q => af_addr_r1(3)
    );
  af_addr_r1_4 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(4),
      Q => af_addr_r1(4)
    );
  af_addr_r1_5 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(5),
      Q => af_addr_r1(5)
    );
  af_addr_r1_6 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(6),
      Q => af_addr_r1(6)
    );
  af_addr_r1_7 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(7),
      Q => af_addr_r1(7)
    );
  af_addr_r1_8 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(8),
      Q => af_addr_r1(8)
    );
  af_addr_r1_9 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(9),
      Q => af_addr_r1(9)
    );
  af_addr_r1_10 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(10),
      Q => af_addr_r1(10)
    );
  af_addr_r1_11 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(11),
      Q => af_addr_r1(11)
    );
  af_addr_r1_12 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(12),
      Q => af_addr_r1(12)
    );
  af_addr_r1_13 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(13),
      Q => af_addr_r1(13)
    );
  af_addr_r1_14 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(14),
      Q => af_addr_r1(14)
    );
  af_addr_r1_15 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(15),
      Q => af_addr_r1(15)
    );
  af_addr_r1_16 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(16),
      Q => af_addr_r1(16)
    );
  af_addr_r1_17 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(17),
      Q => af_addr_r1(17)
    );
  af_addr_r1_18 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(18),
      Q => af_addr_r1(18)
    );
  af_addr_r1_19 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(19),
      Q => af_addr_r1(19)
    );
  af_addr_r1_20 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(20),
      Q => af_addr_r1(20)
    );
  af_addr_r1_21 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(21),
      Q => af_addr_r1(21)
    );
  af_addr_r1_22 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(22),
      Q => af_addr_r1(22)
    );
  af_addr_r1_23 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(23),
      Q => af_addr_r1(23)
    );
  af_addr_r1_24 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(24),
      Q => af_addr_r1(24)
    );
  af_addr_r1_25 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(25),
      Q => af_addr_r1(25)
    );
  af_addr_r1_26 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(26),
      Q => af_addr_r1(26)
    );
  af_addr_r1_27 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_addr(27),
      Q => af_addr_r1(27)
    );
  bank_cmp_addr_r_46 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_46_mux0000,
      Q => bank_cmp_addr_r(46)
    );
  bank_cmp_addr_r_51 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_51_mux0000,
      Q => bank_cmp_addr_r(51)
    );
  bank_cmp_addr_r_52 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_52_mux0000,
      Q => bank_cmp_addr_r(52)
    );
  bank_cmp_addr_r_47 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_47_mux0000,
      Q => bank_cmp_addr_r(47)
    );
  bank_cmp_addr_r_53 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_53_mux0000,
      Q => bank_cmp_addr_r(53)
    );
  bank_cmp_addr_r_48 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_48_mux0000,
      Q => bank_cmp_addr_r(48)
    );
  bank_cmp_addr_r_54 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_54_mux0000,
      Q => bank_cmp_addr_r(54)
    );
  bank_cmp_addr_r_49 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_49_mux0000,
      Q => bank_cmp_addr_r(49)
    );
  bank_cmp_addr_r_55 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_55_mux0000,
      Q => bank_cmp_addr_r(55)
    );
  bank_cmp_addr_r_60 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_60_mux0000,
      Q => bank_cmp_addr_r(60)
    );
  bank_valid_r_1 : FD
    port map (
      C => clk,
      D => bank_valid_r_1_mux0000,
      Q => bank_valid_r(1)
    );
  bank_cmp_addr_r_61 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_61_mux0000,
      Q => bank_cmp_addr_r(61)
    );
  bank_cmp_addr_r_56 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_56_mux0000,
      Q => bank_cmp_addr_r(56)
    );
  bank_cmp_addr_r_62 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_62_mux0000,
      Q => bank_cmp_addr_r(62)
    );
  bank_valid_r_2 : FD
    port map (
      C => clk,
      D => bank_valid_r_2_mux0000,
      Q => bank_valid_r(2)
    );
  bank_cmp_addr_r_57 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_57_mux0000,
      Q => bank_cmp_addr_r(57)
    );
  bank_cmp_addr_r_63 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_63_mux0000,
      Q => bank_cmp_addr_r(63)
    );
  bank_valid_r_3 : FD
    port map (
      C => clk,
      D => bank_valid_r_3_mux0000,
      Q => bank_valid_r(3)
    );
  bank_cmp_addr_r_58 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_58_mux0000,
      Q => bank_cmp_addr_r(58)
    );
  bank_hit_r_0 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => bank_hit(0),
      Q => bank_hit_r(0)
    );
  bank_hit_r_1 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => bank_hit(1),
      Q => bank_hit_r(1)
    );
  bank_hit_r_2 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => bank_hit(2),
      Q => bank_hit_r(2)
    );
  bank_hit_r_3 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => bank_hit(3),
      Q => bank_hit_r(3)
    );
  bank_cmp_addr_r_64 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_64_mux0000,
      Q => bank_cmp_addr_r(64)
    );
  bank_cmp_addr_r_59 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_59_mux0000,
      Q => bank_cmp_addr_r(59)
    );
  bank_cmp_addr_r_70 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_70_mux0000,
      Q => bank_cmp_addr_r(70)
    );
  bank_cmp_addr_r_65 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_65_mux0000,
      Q => bank_cmp_addr_r(65)
    );
  bank_cmp_addr_r_66 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_66_mux0000,
      Q => bank_cmp_addr_r(66)
    );
  bank_cmp_addr_r_71 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_71_mux0000,
      Q => bank_cmp_addr_r(71)
    );
  af_cmd_r1_0 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_cmd(0),
      Q => af_cmd_r1(0)
    );
  af_cmd_r1_1 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_cmd(1),
      Q => af_cmd_r1(1)
    );
  af_cmd_r1_2 : FDE
    port map (
      C => clk,
      CE => af_addr_r1_or0000,
      D => af_cmd(2),
      Q => af_cmd_r1(2)
    );
  bank_cmp_addr_r_67 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_67_mux0000,
      Q => bank_cmp_addr_r(67)
    );
  bank_cmp_addr_r_68 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_68_mux0000,
      Q => bank_cmp_addr_r(68)
    );
  ddr_addr_r_0 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(0),
      Q => ddr_addr_r(0)
    );
  ddr_addr_r_1 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(1),
      Q => ddr_addr_r(1)
    );
  ddr_addr_r_2 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(2),
      Q => ddr_addr_r(2)
    );
  ddr_addr_r_3 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(3),
      Q => ddr_addr_r(3)
    );
  ddr_addr_r_4 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(4),
      Q => ddr_addr_r(4)
    );
  ddr_addr_r_5 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(5),
      Q => ddr_addr_r(5)
    );
  ddr_addr_r_6 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(6),
      Q => ddr_addr_r(6)
    );
  ddr_addr_r_7 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(7),
      Q => ddr_addr_r(7)
    );
  ddr_addr_r_8 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(8),
      Q => ddr_addr_r(8)
    );
  ddr_addr_r_9 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(9),
      Q => ddr_addr_r(9)
    );
  ddr_addr_r_10 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(10),
      Q => ddr_addr_r(10)
    );
  ddr_addr_r_11 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(11),
      Q => ddr_addr_r(11)
    );
  ddr_addr_r_12 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(12),
      Q => ddr_addr_r(12)
    );
  ddr_addr_r_13 : FD
    port map (
      C => clk,
      D => ddr_addr_r_mux0000(13),
      Q => ddr_addr_r(13)
    );
  bank_cmp_addr_r_69 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_69_mux0000,
      Q => bank_cmp_addr_r(69)
    );
  ddr_ba_r_0 : FD
    port map (
      C => clk,
      D => ddr_ba_r_mux0001(68),
      Q => ddr_ba_r(0)
    );
  ddr_ba_r_1 : FD
    port map (
      C => clk,
      D => ddr_ba_r_mux0001(69),
      Q => ddr_ba_r(1)
    );
  ddr_ba_r_2 : FD
    port map (
      C => clk,
      D => ddr_ba_r_mux0001(70),
      Q => ddr_ba_r(2)
    );
  rst_r : FD
    port map (
      C => clk,
      D => rst,
      Q => rst_r_4261
    );
  phy_init_done_r : FD
    port map (
      C => clk,
      D => phy_init_done,
      Q => phy_init_done_r_4174
    );
  bank_cmp_addr_r_10 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_10_mux0000,
      Q => bank_cmp_addr_r(10)
    );
  bank_cmp_addr_r_11 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_11_mux0000,
      Q => bank_cmp_addr_r(11)
    );
  bank_cmp_addr_r_13 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_13_mux0000,
      Q => bank_cmp_addr_r(13)
    );
  bank_cmp_addr_r_12 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_12_mux0000,
      Q => bank_cmp_addr_r(12)
    );
  bank_cmp_addr_r_14 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_14_mux0000,
      Q => bank_cmp_addr_r(14)
    );
  bank_cmp_addr_r_20 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_20_mux0000,
      Q => bank_cmp_addr_r(20)
    );
  bank_cmp_addr_r_15 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_15_mux0000,
      Q => bank_cmp_addr_r(15)
    );
  bank_cmp_addr_r_21 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_21_mux0000,
      Q => bank_cmp_addr_r(21)
    );
  bank_cmp_addr_r_16 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_16_mux0000,
      Q => bank_cmp_addr_r(16)
    );
  bank_cmp_addr_r_17 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_17_mux0000,
      Q => bank_cmp_addr_r(17)
    );
  bank_cmp_addr_r_22 : FD
    port map (
      C => clk,
      D => bank_cmp_addr_r_22_mux0000,
      Q => bank_cmp_addr_r(22)
    );
  bank_hit_r1_0 : FD
    port map (
      C => clk,
      D => bank_hit_r(0),
      Q => bank_hit_r1(0)
    );
  bank_hit_r1_1 : FD
    port map (
      C => clk,
      D => bank_hit_r(1),
      Q => bank_hit_r1(1)
    );
  bank_hit_r1_2 : FD
    port map (
      C => clk,
      D => bank_hit_r(2),
      Q => bank_hit_r1(2)
    );
  ddr_cas_n_r : FDR
    port map (
      C => clk,
      D => two_t_enable_r(1),
      R => two_t_enable_r_1_or0000,
      Q => ddr_cas_n_r_4166
    );
  af_addr_r2_0 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(0),
      Q => af_addr_r2(0)
    );
  af_addr_r2_1 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(1),
      Q => af_addr_r2(1)
    );
  af_addr_r2_2 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(2),
      Q => af_addr_r2(2)
    );
  af_addr_r2_3 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(3),
      Q => af_addr_r2(3)
    );
  af_addr_r2_4 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(4),
      Q => af_addr_r2(4)
    );
  af_addr_r2_5 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(5),
      Q => af_addr_r2(5)
    );
  af_addr_r2_6 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(6),
      Q => af_addr_r2(6)
    );
  af_addr_r2_7 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(7),
      Q => af_addr_r2(7)
    );
  af_addr_r2_8 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(8),
      Q => af_addr_r2(8)
    );
  af_addr_r2_9 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(9),
      Q => af_addr_r2(9)
    );
  af_addr_r2_10 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(10),
      Q => af_addr_r2(10)
    );
  af_addr_r2_11 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(11),
      Q => af_addr_r2(11)
    );
  af_addr_r2_12 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(12),
      Q => af_addr_r2(12)
    );
  af_addr_r2_13 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(13),
      Q => af_addr_r2(13)
    );
  af_addr_r2_14 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(14),
      Q => af_addr_r2(14)
    );
  af_addr_r2_15 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(15),
      Q => af_addr_r2(15)
    );
  af_addr_r2_16 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(16),
      Q => af_addr_r2(16)
    );
  af_addr_r2_17 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(17),
      Q => af_addr_r2(17)
    );
  af_addr_r2_18 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(18),
      Q => af_addr_r2(18)
    );
  af_addr_r2_19 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(19),
      Q => af_addr_r2(19)
    );
  af_addr_r2_20 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(20),
      Q => af_addr_r2(20)
    );
  af_addr_r2_21 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(21),
      Q => af_addr_r2(21)
    );
  af_addr_r2_22 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(22),
      Q => af_addr_r2(22)
    );
  af_addr_r2_23 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(23),
      Q => af_addr_r2(23)
    );
  af_addr_r2_24 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(24),
      Q => af_addr_r2(24)
    );
  af_addr_r2_25 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(25),
      Q => af_addr_r2(25)
    );
  af_addr_r2_26 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(26),
      Q => af_addr_r2(26)
    );
  af_addr_r2_27 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_addr_r1(27),
      Q => af_addr_r2(27)
    );
  ddr_we_n_r : FDR
    port map (
      C => clk,
      D => two_t_enable_r(2),
      R => two_t_enable_r_2_or0000,
      Q => ddr_we_n_r_4172
    );
  ddr_ras_n_r : FDR
    port map (
      C => clk,
      D => two_t_enable_r(0),
      R => two_t_enable_r_0_or0000,
      Q => ddr_ras_n_r_4171
    );
  af_cmd_r2_0 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_cmd_r1(0),
      Q => af_cmd_r2(0)
    );
  af_cmd_r2_1 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_cmd_r1(1),
      Q => af_cmd_r2(1)
    );
  af_cmd_r2_2 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => af_cmd_r1(2),
      Q => af_cmd_r2(2)
    );
  rst_r1 : FD
    port map (
      C => clk,
      D => rst_r_4261,
      Q => rst_r1_4262
    );
  af_addr_r3_0 : FD
    port map (
      C => clk,
      D => af_addr_r2(0),
      Q => af_addr_r3(0)
    );
  af_addr_r3_1 : FD
    port map (
      C => clk,
      D => af_addr_r2(1),
      Q => af_addr_r3(1)
    );
  af_addr_r3_2 : FD
    port map (
      C => clk,
      D => af_addr_r2(2),
      Q => af_addr_r3(2)
    );
  af_addr_r3_3 : FD
    port map (
      C => clk,
      D => af_addr_r2(3),
      Q => af_addr_r3(3)
    );
  af_addr_r3_4 : FD
    port map (
      C => clk,
      D => af_addr_r2(4),
      Q => af_addr_r3(4)
    );
  af_addr_r3_5 : FD
    port map (
      C => clk,
      D => af_addr_r2(5),
      Q => af_addr_r3(5)
    );
  af_addr_r3_6 : FD
    port map (
      C => clk,
      D => af_addr_r2(6),
      Q => af_addr_r3(6)
    );
  af_addr_r3_7 : FD
    port map (
      C => clk,
      D => af_addr_r2(7),
      Q => af_addr_r3(7)
    );
  af_addr_r3_8 : FD
    port map (
      C => clk,
      D => af_addr_r2(8),
      Q => af_addr_r3(8)
    );
  af_addr_r3_9 : FD
    port map (
      C => clk,
      D => af_addr_r2(9),
      Q => af_addr_r3(9)
    );
  af_addr_r3_10 : FD
    port map (
      C => clk,
      D => af_addr_r2(10),
      Q => af_addr_r3(10)
    );
  af_addr_r3_11 : FD
    port map (
      C => clk,
      D => af_addr_r2(11),
      Q => af_addr_r3(11)
    );
  af_addr_r3_12 : FD
    port map (
      C => clk,
      D => af_addr_r2(12),
      Q => af_addr_r3(12)
    );
  af_addr_r3_13 : FD
    port map (
      C => clk,
      D => af_addr_r2(13),
      Q => af_addr_r3(13)
    );
  af_addr_r3_14 : FD
    port map (
      C => clk,
      D => af_addr_r2(14),
      Q => af_addr_r3(14)
    );
  af_addr_r3_15 : FD
    port map (
      C => clk,
      D => af_addr_r2(15),
      Q => af_addr_r3(15)
    );
  af_addr_r3_16 : FD
    port map (
      C => clk,
      D => af_addr_r2(16),
      Q => af_addr_r3(16)
    );
  af_addr_r3_17 : FD
    port map (
      C => clk,
      D => af_addr_r2(17),
      Q => af_addr_r3(17)
    );
  af_addr_r3_18 : FD
    port map (
      C => clk,
      D => af_addr_r2(18),
      Q => af_addr_r3(18)
    );
  af_addr_r3_19 : FD
    port map (
      C => clk,
      D => af_addr_r2(19),
      Q => af_addr_r3(19)
    );
  af_addr_r3_20 : FD
    port map (
      C => clk,
      D => af_addr_r2(20),
      Q => af_addr_r3(20)
    );
  af_addr_r3_21 : FD
    port map (
      C => clk,
      D => af_addr_r2(21),
      Q => af_addr_r3(21)
    );
  af_addr_r3_22 : FD
    port map (
      C => clk,
      D => af_addr_r2(22),
      Q => af_addr_r3(22)
    );
  af_addr_r3_23 : FD
    port map (
      C => clk,
      D => af_addr_r2(23),
      Q => af_addr_r3(23)
    );
  af_addr_r3_24 : FD
    port map (
      C => clk,
      D => af_addr_r2(24),
      Q => af_addr_r3(24)
    );
  af_addr_r3_25 : FD
    port map (
      C => clk,
      D => af_addr_r2(25),
      Q => af_addr_r3(25)
    );
  af_addr_r3_26 : FD
    port map (
      C => clk,
      D => af_addr_r2(26),
      Q => af_addr_r3(26)
    );
  af_addr_r3_27 : FD
    port map (
      C => clk,
      D => af_addr_r2(27),
      Q => af_addr_r3(27)
    );
  state_r1_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => rd_to_wr_cnt_r_cst,
      Q => state_r1_7_Q
    );
  state_r1_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => state_r_cmp_eq00001,
      Q => state_r1_9_Q
    );
  precharge_ok_cnt_r_1 : FDR
    port map (
      C => clk,
      D => precharge_ok_cnt_r_mux0001_3_Q_4183,
      R => rst_r1_3_4265,
      Q => precharge_ok_cnt_r(1)
    );
  precharge_ok_cnt_r_3 : FDR
    port map (
      C => clk,
      D => precharge_ok_cnt_r_mux0001_1_Q,
      R => rst_r1_2_4264,
      Q => precharge_ok_cnt_r(3)
    );
  precharge_ok_cnt_r_4 : FDR
    port map (
      C => clk,
      D => precharge_ok_cnt_r_mux0001_0_Q_4180,
      R => rst_r1_2_4264,
      Q => precharge_ok_cnt_r(4)
    );
  row_conflict_r_0 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => row_miss(0),
      Q => row_conflict_r(0)
    );
  row_conflict_r_1 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => row_miss(1),
      Q => row_conflict_r(1)
    );
  row_conflict_r_2 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => row_miss(2),
      Q => row_conflict_r(2)
    );
  row_conflict_r_3 : FDE
    port map (
      C => clk,
      CE => bank_conflict_r_or0001,
      D => row_miss(3),
      Q => row_conflict_r(3)
    );
  ddr_cs_n_r_0 : FDS
    port map (
      C => clk,
      D => ddr_cs_n_r_0_mux0007_4168,
      S => rst_r1_3_4265,
      Q => ddr_cs_n_r(0)
    );
  ddr_cs_n_r_1 : FDS
    port map (
      C => clk,
      D => ddr_cs_n_r_1_mux0007_4170,
      S => rst_r1_3_4265,
      Q => ddr_cs_n_r(1)
    );
  act_addr_r_0 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(10),
      Q => act_addr_r(0)
    );
  act_addr_r_1 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(11),
      Q => act_addr_r(1)
    );
  act_addr_r_2 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(12),
      Q => act_addr_r(2)
    );
  act_addr_r_3 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(13),
      Q => act_addr_r(3)
    );
  act_addr_r_4 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(14),
      Q => act_addr_r(4)
    );
  act_addr_r_5 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(15),
      Q => act_addr_r(5)
    );
  act_addr_r_6 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(16),
      Q => act_addr_r(6)
    );
  act_addr_r_7 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(17),
      Q => act_addr_r(7)
    );
  act_addr_r_8 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(18),
      Q => act_addr_r(8)
    );
  act_addr_r_9 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(19),
      Q => act_addr_r(9)
    );
  act_addr_r_10 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(20),
      Q => act_addr_r(10)
    );
  act_addr_r_11 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(21),
      Q => act_addr_r(11)
    );
  act_addr_r_12 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(22),
      Q => act_addr_r(12)
    );
  act_addr_r_13 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(23),
      Q => act_addr_r(13)
    );
  act_addr_r_14 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(24),
      Q => act_addr_r(14)
    );
  act_addr_r_15 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(25),
      Q => act_addr_r(15)
    );
  act_addr_r_16 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(26),
      Q => act_addr_r(16)
    );
  act_addr_r_17 : FDE
    port map (
      C => clk,
      CE => state_r_cmp_eq0002,
      D => af_addr_r2(27),
      Q => act_addr_r(17)
    );
  wr_flag_r : FDR
    port map (
      C => clk,
      D => wr_flag_norst,
      R => af_valid_r2_inv,
      Q => wr_flag_r_4318
    );
  rd_flag_r : FDR
    port map (
      C => clk,
      D => rd_flag_norst,
      R => af_valid_r2_inv,
      Q => rd_flag_r_4199
    );
  sm_rden_r : FD
    port map (
      C => clk,
      D => sm_rden,
      Q => sm_rden_r_4267
    );
  refi_cnt_r_0 : FDR
    port map (
      C => clk,
      D => Result(0),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(0)
    );
  refi_cnt_r_1 : FDR
    port map (
      C => clk,
      D => Result(1),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(1)
    );
  refi_cnt_r_2 : FDR
    port map (
      C => clk,
      D => Result(2),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(2)
    );
  refi_cnt_r_3 : FDR
    port map (
      C => clk,
      D => Result(3),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(3)
    );
  refi_cnt_r_4 : FDR
    port map (
      C => clk,
      D => Result(4),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(4)
    );
  refi_cnt_r_5 : FDR
    port map (
      C => clk,
      D => Result(5),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(5)
    );
  refi_cnt_r_6 : FDR
    port map (
      C => clk,
      D => Result(6),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(6)
    );
  refi_cnt_r_7 : FDR
    port map (
      C => clk,
      D => Result(7),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(7)
    );
  refi_cnt_r_8 : FDR
    port map (
      C => clk,
      D => Result(8),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(8)
    );
  refi_cnt_r_9 : FDR
    port map (
      C => clk,
      D => Result(9),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(9)
    );
  refi_cnt_r_10 : FDR
    port map (
      C => clk,
      D => Result(10),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(10)
    );
  refi_cnt_r_11 : FDR
    port map (
      C => clk,
      D => Result(11),
      R => refi_cnt_r_or0000,
      Q => refi_cnt_r(11)
    );
  wr_to_rd_cnt_r_0 : FDRSE
    port map (
      C => clk,
      CE => wr_to_rd_cnt_r_not0000,
      D => Result_0_3,
      R => rst_r1_1_4263,
      S => state_r_cmp_eq00001,
      Q => wr_to_rd_cnt_r(0)
    );
  wr_to_rd_cnt_r_1 : FDRSE
    port map (
      C => clk,
      CE => wr_to_rd_cnt_r_not0000,
      D => Result_1_3,
      R => rst_r1_1_4263,
      S => state_r_cmp_eq00001,
      Q => wr_to_rd_cnt_r(1)
    );
  wr_to_rd_cnt_r_2 : FDRSE
    port map (
      C => clk,
      CE => wr_to_rd_cnt_r_not0000,
      D => Result_2_2,
      R => rst_r1_1_4263,
      S => state_r_cmp_eq00001,
      Q => wr_to_rd_cnt_r(2)
    );
  wr_to_rd_cnt_r_3 : FDRE
    port map (
      C => clk,
      CE => wr_to_rd_cnt_r_not0000,
      D => Result_3_1,
      R => Mcount_wr_to_rd_cnt_r_val,
      Q => wr_to_rd_cnt_r(3)
    );
  rd_to_wr_cnt_r_0 : FDRE
    port map (
      C => clk,
      CE => rd_to_wr_cnt_r_not0000,
      D => Result_0_6,
      R => Mcount_rd_to_wr_cnt_r_val,
      Q => rd_to_wr_cnt_r(0)
    );
  rd_to_wr_cnt_r_1 : FDRSE
    port map (
      C => clk,
      CE => rd_to_wr_cnt_r_not0000,
      D => Result_1_6,
      R => rst_r1_2_4264,
      S => rd_to_wr_cnt_r_cst,
      Q => rd_to_wr_cnt_r(1)
    );
  rd_to_wr_cnt_r_2 : FDRSE
    port map (
      C => clk,
      CE => rd_to_wr_cnt_r_not0000,
      D => Result_2_5,
      R => rst_r1_2_4264,
      S => rd_to_wr_cnt_r_cst,
      Q => rd_to_wr_cnt_r(2)
    );
  rd_to_wr_cnt_r_3 : FDRE
    port map (
      C => clk,
      CE => rd_to_wr_cnt_r_not0000,
      D => Result_3_3,
      R => Mcount_rd_to_wr_cnt_r_val,
      Q => rd_to_wr_cnt_r(3)
    );
  auto_cnt_r_0 : FDRE
    port map (
      C => clk,
      CE => state_r1_3_Q,
      D => Result_0_1,
      R => auto_cnt_r_or0000,
      Q => auto_cnt_r(0)
    );
  auto_cnt_r_1 : FDRE
    port map (
      C => clk,
      CE => state_r1_3_Q,
      D => Result_1_1,
      R => auto_cnt_r_or0000,
      Q => auto_cnt_r(1)
    );
  wr_to_rd_cnt_r_4 : FDRE
    port map (
      C => clk,
      CE => wr_to_rd_cnt_r_not0000,
      D => Result_4_1,
      R => Mcount_wr_to_rd_cnt_r_val,
      Q => wr_to_rd_cnt_r(4)
    );
  rd_to_wr_cnt_r_4 : FDRE
    port map (
      C => clk,
      CE => rd_to_wr_cnt_r_not0000,
      D => Result_4_2,
      R => Mcount_rd_to_wr_cnt_r_val,
      Q => rd_to_wr_cnt_r(4)
    );
  trrd_cnt_r_0 : FDRE
    port map (
      C => clk,
      CE => trrd_cnt_r_not0000,
      D => Result_0_2,
      R => state_r_cmp_eq0002,
      Q => trrd_cnt_r(0)
    );
  trrd_cnt_r_1 : FDSE
    port map (
      C => clk,
      CE => trrd_cnt_r_not0000,
      D => Result_1_2,
      S => state_r_cmp_eq0002,
      Q => trrd_cnt_r(1)
    );
  rcd_cnt_r_0 : FDSE
    port map (
      C => clk,
      CE => rcd_cnt_r_not0000,
      D => Result_0_4,
      S => state_r_cmp_eq0002,
      Q => rcd_cnt_r(0)
    );
  rcd_cnt_r_1 : FDSE
    port map (
      C => clk,
      CE => rcd_cnt_r_not0000,
      D => Result_1_4,
      S => state_r_cmp_eq0002,
      Q => rcd_cnt_r(1)
    );
  rcd_cnt_r_2 : FDRE
    port map (
      C => clk,
      CE => rcd_cnt_r_not0000,
      D => Result_2_3,
      R => state_r_cmp_eq0002,
      Q => rcd_cnt_r(2)
    );
  wrburst_cnt_r_0 : FDRE
    port map (
      C => clk,
      CE => wrburst_cnt_r_cmp_ge0000,
      D => Result_0_5,
      R => state_r_cmp_eq0000,
      Q => wrburst_cnt_r(0)
    );
  wrburst_cnt_r_1 : FDSE
    port map (
      C => clk,
      CE => wrburst_cnt_r_cmp_ge0000,
      D => Result_1_5,
      S => state_r_cmp_eq0000,
      Q => wrburst_cnt_r(1)
    );
  rfc_cnt_r_2 : FDSE
    port map (
      C => clk,
      CE => rfc_cnt_r_not0000_4241,
      D => Result_2_6,
      S => state_r_cmp_eq0001,
      Q => rfc_cnt_r(2)
    );
  rfc_cnt_r_0 : FDRE
    port map (
      C => clk,
      CE => rfc_cnt_r_not0000_4241,
      D => Result_0_7,
      R => state_r_cmp_eq0001,
      Q => rfc_cnt_r(0)
    );
  rfc_cnt_r_1 : FDRE
    port map (
      C => clk,
      CE => rfc_cnt_r_not0000_4241,
      D => Result_1_7,
      R => state_r_cmp_eq0001,
      Q => rfc_cnt_r(1)
    );
  rfc_cnt_r_3 : FDRE
    port map (
      C => clk,
      CE => rfc_cnt_r_not0000_4241,
      D => Result_3_4,
      R => state_r_cmp_eq0001,
      Q => rfc_cnt_r(3)
    );
  rfc_cnt_r_4 : FDSE
    port map (
      C => clk,
      CE => rfc_cnt_r_not0000_4241,
      D => Result_4_3,
      S => state_r_cmp_eq0001,
      Q => rfc_cnt_r(4)
    );
  rfc_cnt_r_5 : FDRE
    port map (
      C => clk,
      CE => rfc_cnt_r_not0000_4241,
      D => Result_5_1,
      R => state_r_cmp_eq0001,
      Q => rfc_cnt_r(5)
    );
  rfc_cnt_r_6 : FDRE
    port map (
      C => clk,
      CE => rfc_cnt_r_not0000_4241,
      D => Result_6_1,
      R => state_r_cmp_eq0001,
      Q => rfc_cnt_r(6)
    );
  rdburst_cnt_r_0 : FDRE
    port map (
      C => clk,
      CE => rdburst_cnt_r_cmp_ge0000,
      D => Result_0_8,
      R => state_r_cmp_eq0004,
      Q => rdburst_cnt_r(0)
    );
  rdburst_cnt_r_1 : FDSE
    port map (
      C => clk,
      CE => rdburst_cnt_r_cmp_ge0000,
      D => Result_1_8,
      S => state_r_cmp_eq0004,
      Q => rdburst_cnt_r(1)
    );
  rp_cnt_r_0 : FDRE
    port map (
      C => clk,
      CE => rp_cnt_r_not0000,
      D => Result_0_9,
      R => state_r_cmp_eq0003,
      Q => rp_cnt_r(0)
    );
  rp_cnt_r_1 : FDRE
    port map (
      C => clk,
      CE => rp_cnt_r_not0000,
      D => Result_1_9,
      R => state_r_cmp_eq0003,
      Q => rp_cnt_r(1)
    );
  rp_cnt_r_2 : FDSE
    port map (
      C => clk,
      CE => rp_cnt_r_not0000,
      D => Result_2_8,
      S => state_r_cmp_eq0003,
      Q => rp_cnt_r(2)
    );
  trrd_cnt_r_2 : FDRE
    port map (
      C => clk,
      CE => trrd_cnt_r_not0000,
      D => Result_2_1,
      R => state_r_cmp_eq0002,
      Q => trrd_cnt_r(2)
    );
  rcd_cnt_r_3 : FDRE
    port map (
      C => clk,
      CE => rcd_cnt_r_not0000,
      D => Result_3_2,
      R => state_r_cmp_eq0002,
      Q => rcd_cnt_r(3)
    );
  wrburst_cnt_r_2 : FDRE
    port map (
      C => clk,
      CE => wrburst_cnt_r_cmp_ge0000,
      D => Result_2_4,
      R => state_r_cmp_eq0000,
      Q => wrburst_cnt_r(2)
    );
  rfc_cnt_r_7 : FDRE
    port map (
      C => clk,
      CE => rfc_cnt_r_not0000_4241,
      D => Result_7_1,
      R => state_r_cmp_eq0001,
      Q => rfc_cnt_r(7)
    );
  rdburst_cnt_r_2 : FDRE
    port map (
      C => clk,
      CE => rdburst_cnt_r_cmp_ge0000,
      D => Result_2_7,
      R => state_r_cmp_eq0004,
      Q => rdburst_cnt_r(2)
    );
  rp_cnt_r_3 : FDRE
    port map (
      C => clk,
      CE => rp_cnt_r_not0000,
      D => Result_3_5,
      R => state_r_cmp_eq0003,
      Q => rp_cnt_r(3)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_lut_0_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => act_addr_r(0),
      I1 => af_addr_r2(10),
      I2 => act_addr_r(1),
      I3 => af_addr_r2(11),
      I4 => act_addr_r(2),
      I5 => af_addr_r2(12),
      O => Mcompar_conflict_resolved_r_cmp_eq0000_lut(0)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_cy_0_Q : MUXCY
    port map (
      CI => wrburst_ok_r,
      DI => ddr_addr_col(13),
      S => Mcompar_conflict_resolved_r_cmp_eq0000_lut(0),
      O => Mcompar_conflict_resolved_r_cmp_eq0000_cy(0)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_lut_1_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => act_addr_r(3),
      I1 => af_addr_r2(13),
      I2 => act_addr_r(4),
      I3 => af_addr_r2(14),
      I4 => act_addr_r(5),
      I5 => af_addr_r2(15),
      O => Mcompar_conflict_resolved_r_cmp_eq0000_lut(1)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_conflict_resolved_r_cmp_eq0000_cy(0),
      DI => ddr_addr_col(13),
      S => Mcompar_conflict_resolved_r_cmp_eq0000_lut(1),
      O => Mcompar_conflict_resolved_r_cmp_eq0000_cy(1)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_lut_2_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => act_addr_r(6),
      I1 => af_addr_r2(16),
      I2 => act_addr_r(7),
      I3 => af_addr_r2(17),
      I4 => act_addr_r(8),
      I5 => af_addr_r2(18),
      O => Mcompar_conflict_resolved_r_cmp_eq0000_lut(2)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_conflict_resolved_r_cmp_eq0000_cy(1),
      DI => ddr_addr_col(13),
      S => Mcompar_conflict_resolved_r_cmp_eq0000_lut(2),
      O => Mcompar_conflict_resolved_r_cmp_eq0000_cy(2)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_lut_3_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => act_addr_r(9),
      I1 => af_addr_r2(19),
      I2 => act_addr_r(10),
      I3 => af_addr_r2(20),
      I4 => act_addr_r(11),
      I5 => af_addr_r2(21),
      O => Mcompar_conflict_resolved_r_cmp_eq0000_lut(3)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_conflict_resolved_r_cmp_eq0000_cy(2),
      DI => ddr_addr_col(13),
      S => Mcompar_conflict_resolved_r_cmp_eq0000_lut(3),
      O => Mcompar_conflict_resolved_r_cmp_eq0000_cy(3)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_lut_4_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => act_addr_r(12),
      I1 => af_addr_r2(22),
      I2 => act_addr_r(13),
      I3 => af_addr_r2(23),
      I4 => act_addr_r(14),
      I5 => af_addr_r2(24),
      O => Mcompar_conflict_resolved_r_cmp_eq0000_lut(4)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_conflict_resolved_r_cmp_eq0000_cy(3),
      DI => ddr_addr_col(13),
      S => Mcompar_conflict_resolved_r_cmp_eq0000_lut(4),
      O => Mcompar_conflict_resolved_r_cmp_eq0000_cy(4)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_lut_5_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => act_addr_r(15),
      I1 => af_addr_r2(25),
      I2 => act_addr_r(16),
      I3 => af_addr_r2(26),
      I4 => act_addr_r(17),
      I5 => af_addr_r2(27),
      O => Mcompar_conflict_resolved_r_cmp_eq0000_lut(5)
    );
  Mcompar_conflict_resolved_r_cmp_eq0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_conflict_resolved_r_cmp_eq0000_cy(4),
      DI => ddr_addr_col(13),
      S => Mcompar_conflict_resolved_r_cmp_eq0000_lut(5),
      O => conflict_resolved_r_cmp_eq0000
    );
  Mcompar_row_miss_1_cmp_ne0000_lut_0_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(18),
      I1 => af_addr_r1(10),
      I2 => bank_cmp_addr_r(19),
      I3 => af_addr_r1(11),
      I4 => bank_cmp_addr_r(20),
      I5 => af_addr_r1(12),
      O => Mcompar_row_miss_1_cmp_ne0000_lut(0)
    );
  Mcompar_row_miss_1_cmp_ne0000_cy_0_Q : MUXCY
    port map (
      CI => ddr_addr_col(13),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_1_cmp_ne0000_lut(0),
      O => Mcompar_row_miss_1_cmp_ne0000_cy(0)
    );
  Mcompar_row_miss_1_cmp_ne0000_lut_1_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(21),
      I1 => af_addr_r1(13),
      I2 => bank_cmp_addr_r(22),
      I3 => af_addr_r1(14),
      I4 => bank_cmp_addr_r(23),
      I5 => af_addr_r1(15),
      O => Mcompar_row_miss_1_cmp_ne0000_lut(1)
    );
  Mcompar_row_miss_1_cmp_ne0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_1_cmp_ne0000_cy(0),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_1_cmp_ne0000_lut(1),
      O => Mcompar_row_miss_1_cmp_ne0000_cy(1)
    );
  Mcompar_row_miss_1_cmp_ne0000_lut_2_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(24),
      I1 => af_addr_r1(16),
      I2 => bank_cmp_addr_r(25),
      I3 => af_addr_r1(17),
      I4 => bank_cmp_addr_r(26),
      I5 => af_addr_r1(18),
      O => Mcompar_row_miss_1_cmp_ne0000_lut(2)
    );
  Mcompar_row_miss_1_cmp_ne0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_1_cmp_ne0000_cy(1),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_1_cmp_ne0000_lut(2),
      O => Mcompar_row_miss_1_cmp_ne0000_cy(2)
    );
  Mcompar_row_miss_1_cmp_ne0000_lut_3_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(27),
      I1 => af_addr_r1(19),
      I2 => bank_cmp_addr_r(28),
      I3 => af_addr_r1(20),
      I4 => bank_cmp_addr_r(29),
      I5 => af_addr_r1(21),
      O => Mcompar_row_miss_1_cmp_ne0000_lut(3)
    );
  Mcompar_row_miss_1_cmp_ne0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_1_cmp_ne0000_cy(2),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_1_cmp_ne0000_lut(3),
      O => Mcompar_row_miss_1_cmp_ne0000_cy(3)
    );
  Mcompar_row_miss_1_cmp_ne0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => bank_cmp_addr_r(30),
      I1 => af_addr_r1(22),
      I2 => bank_cmp_addr_r(31),
      I3 => af_addr_r1(23),
      O => Mcompar_row_miss_1_cmp_ne0000_lut(4)
    );
  Mcompar_row_miss_1_cmp_ne0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_1_cmp_ne0000_cy(3),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_1_cmp_ne0000_lut(4),
      O => row_miss(1)
    );
  Mcompar_row_miss_3_cmp_ne0000_lut_0_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(54),
      I1 => af_addr_r1(10),
      I2 => bank_cmp_addr_r(55),
      I3 => af_addr_r1(11),
      I4 => bank_cmp_addr_r(56),
      I5 => af_addr_r1(12),
      O => Mcompar_row_miss_3_cmp_ne0000_lut(0)
    );
  Mcompar_row_miss_3_cmp_ne0000_cy_0_Q : MUXCY
    port map (
      CI => ddr_addr_col(13),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_3_cmp_ne0000_lut(0),
      O => Mcompar_row_miss_3_cmp_ne0000_cy(0)
    );
  Mcompar_row_miss_3_cmp_ne0000_lut_1_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(57),
      I1 => af_addr_r1(13),
      I2 => bank_cmp_addr_r(58),
      I3 => af_addr_r1(14),
      I4 => bank_cmp_addr_r(59),
      I5 => af_addr_r1(15),
      O => Mcompar_row_miss_3_cmp_ne0000_lut(1)
    );
  Mcompar_row_miss_3_cmp_ne0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_3_cmp_ne0000_cy(0),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_3_cmp_ne0000_lut(1),
      O => Mcompar_row_miss_3_cmp_ne0000_cy(1)
    );
  Mcompar_row_miss_3_cmp_ne0000_lut_2_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(60),
      I1 => af_addr_r1(16),
      I2 => bank_cmp_addr_r(61),
      I3 => af_addr_r1(17),
      I4 => bank_cmp_addr_r(62),
      I5 => af_addr_r1(18),
      O => Mcompar_row_miss_3_cmp_ne0000_lut(2)
    );
  Mcompar_row_miss_3_cmp_ne0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_3_cmp_ne0000_cy(1),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_3_cmp_ne0000_lut(2),
      O => Mcompar_row_miss_3_cmp_ne0000_cy(2)
    );
  Mcompar_row_miss_3_cmp_ne0000_lut_3_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(63),
      I1 => af_addr_r1(19),
      I2 => bank_cmp_addr_r(64),
      I3 => af_addr_r1(20),
      I4 => bank_cmp_addr_r(65),
      I5 => af_addr_r1(21),
      O => Mcompar_row_miss_3_cmp_ne0000_lut(3)
    );
  Mcompar_row_miss_3_cmp_ne0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_3_cmp_ne0000_cy(2),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_3_cmp_ne0000_lut(3),
      O => Mcompar_row_miss_3_cmp_ne0000_cy(3)
    );
  Mcompar_row_miss_3_cmp_ne0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => bank_cmp_addr_r(66),
      I1 => af_addr_r1(22),
      I2 => bank_cmp_addr_r(67),
      I3 => af_addr_r1(23),
      O => Mcompar_row_miss_3_cmp_ne0000_lut(4)
    );
  Mcompar_row_miss_3_cmp_ne0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_3_cmp_ne0000_cy(3),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_3_cmp_ne0000_lut(4),
      O => row_miss(3)
    );
  Mcompar_row_miss_2_cmp_ne0000_lut_0_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(36),
      I1 => af_addr_r1(10),
      I2 => bank_cmp_addr_r(37),
      I3 => af_addr_r1(11),
      I4 => bank_cmp_addr_r(38),
      I5 => af_addr_r1(12),
      O => Mcompar_row_miss_2_cmp_ne0000_lut(0)
    );
  Mcompar_row_miss_2_cmp_ne0000_cy_0_Q : MUXCY
    port map (
      CI => ddr_addr_col(13),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_2_cmp_ne0000_lut(0),
      O => Mcompar_row_miss_2_cmp_ne0000_cy(0)
    );
  Mcompar_row_miss_2_cmp_ne0000_lut_1_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(39),
      I1 => af_addr_r1(13),
      I2 => bank_cmp_addr_r(40),
      I3 => af_addr_r1(14),
      I4 => bank_cmp_addr_r(41),
      I5 => af_addr_r1(15),
      O => Mcompar_row_miss_2_cmp_ne0000_lut(1)
    );
  Mcompar_row_miss_2_cmp_ne0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_2_cmp_ne0000_cy(0),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_2_cmp_ne0000_lut(1),
      O => Mcompar_row_miss_2_cmp_ne0000_cy(1)
    );
  Mcompar_row_miss_2_cmp_ne0000_lut_2_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(42),
      I1 => af_addr_r1(16),
      I2 => bank_cmp_addr_r(43),
      I3 => af_addr_r1(17),
      I4 => bank_cmp_addr_r(44),
      I5 => af_addr_r1(18),
      O => Mcompar_row_miss_2_cmp_ne0000_lut(2)
    );
  Mcompar_row_miss_2_cmp_ne0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_2_cmp_ne0000_cy(1),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_2_cmp_ne0000_lut(2),
      O => Mcompar_row_miss_2_cmp_ne0000_cy(2)
    );
  Mcompar_row_miss_2_cmp_ne0000_lut_3_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(45),
      I1 => af_addr_r1(19),
      I2 => bank_cmp_addr_r(46),
      I3 => af_addr_r1(20),
      I4 => bank_cmp_addr_r(47),
      I5 => af_addr_r1(21),
      O => Mcompar_row_miss_2_cmp_ne0000_lut(3)
    );
  Mcompar_row_miss_2_cmp_ne0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_2_cmp_ne0000_cy(2),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_2_cmp_ne0000_lut(3),
      O => Mcompar_row_miss_2_cmp_ne0000_cy(3)
    );
  Mcompar_row_miss_2_cmp_ne0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => bank_cmp_addr_r(48),
      I1 => af_addr_r1(22),
      I2 => bank_cmp_addr_r(49),
      I3 => af_addr_r1(23),
      O => Mcompar_row_miss_2_cmp_ne0000_lut(4)
    );
  Mcompar_row_miss_2_cmp_ne0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_2_cmp_ne0000_cy(3),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_2_cmp_ne0000_lut(4),
      O => row_miss(2)
    );
  Mcompar_row_miss_0_cmp_ne0000_lut_0_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(0),
      I1 => af_addr_r1(10),
      I2 => bank_cmp_addr_r(1),
      I3 => af_addr_r1(11),
      I4 => bank_cmp_addr_r(2),
      I5 => af_addr_r1(12),
      O => Mcompar_row_miss_0_cmp_ne0000_lut(0)
    );
  Mcompar_row_miss_0_cmp_ne0000_cy_0_Q : MUXCY
    port map (
      CI => ddr_addr_col(13),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_0_cmp_ne0000_lut(0),
      O => Mcompar_row_miss_0_cmp_ne0000_cy(0)
    );
  Mcompar_row_miss_0_cmp_ne0000_lut_1_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(3),
      I1 => af_addr_r1(13),
      I2 => bank_cmp_addr_r(4),
      I3 => af_addr_r1(14),
      I4 => bank_cmp_addr_r(5),
      I5 => af_addr_r1(15),
      O => Mcompar_row_miss_0_cmp_ne0000_lut(1)
    );
  Mcompar_row_miss_0_cmp_ne0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_0_cmp_ne0000_cy(0),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_0_cmp_ne0000_lut(1),
      O => Mcompar_row_miss_0_cmp_ne0000_cy(1)
    );
  Mcompar_row_miss_0_cmp_ne0000_lut_2_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(6),
      I1 => af_addr_r1(16),
      I2 => bank_cmp_addr_r(7),
      I3 => af_addr_r1(17),
      I4 => bank_cmp_addr_r(8),
      I5 => af_addr_r1(18),
      O => Mcompar_row_miss_0_cmp_ne0000_lut(2)
    );
  Mcompar_row_miss_0_cmp_ne0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_0_cmp_ne0000_cy(1),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_0_cmp_ne0000_lut(2),
      O => Mcompar_row_miss_0_cmp_ne0000_cy(2)
    );
  Mcompar_row_miss_0_cmp_ne0000_lut_3_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bank_cmp_addr_r(9),
      I1 => af_addr_r1(19),
      I2 => bank_cmp_addr_r(10),
      I3 => af_addr_r1(20),
      I4 => bank_cmp_addr_r(11),
      I5 => af_addr_r1(21),
      O => Mcompar_row_miss_0_cmp_ne0000_lut(3)
    );
  Mcompar_row_miss_0_cmp_ne0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_0_cmp_ne0000_cy(2),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_0_cmp_ne0000_lut(3),
      O => Mcompar_row_miss_0_cmp_ne0000_cy(3)
    );
  Mcompar_row_miss_0_cmp_ne0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => bank_cmp_addr_r(12),
      I1 => af_addr_r1(22),
      I2 => bank_cmp_addr_r(13),
      I3 => af_addr_r1(23),
      O => Mcompar_row_miss_0_cmp_ne0000_lut(4)
    );
  Mcompar_row_miss_0_cmp_ne0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_row_miss_0_cmp_ne0000_cy(3),
      DI => wrburst_ok_r,
      S => Mcompar_row_miss_0_cmp_ne0000_lut(4),
      O => row_miss(0)
    );
  Mcount_refi_cnt_r_cy_0_Q : MUXCY
    port map (
      CI => ddr_addr_col(13),
      DI => wrburst_ok_r,
      S => Mcount_refi_cnt_r_lut(0),
      O => Mcount_refi_cnt_r_cy(0)
    );
  Mcount_refi_cnt_r_xor_0_Q : XORCY
    port map (
      CI => ddr_addr_col(13),
      LI => Mcount_refi_cnt_r_lut(0),
      O => Result(0)
    );
  Mcount_refi_cnt_r_cy_1_Q : MUXCY
    port map (
      CI => Mcount_refi_cnt_r_cy(0),
      DI => ddr_addr_col(13),
      S => Mcount_refi_cnt_r_cy_1_rt_3682,
      O => Mcount_refi_cnt_r_cy(1)
    );
  Mcount_refi_cnt_r_xor_1_Q : XORCY
    port map (
      CI => Mcount_refi_cnt_r_cy(0),
      LI => Mcount_refi_cnt_r_cy_1_rt_3682,
      O => Result(1)
    );
  Mcount_refi_cnt_r_cy_2_Q : MUXCY
    port map (
      CI => Mcount_refi_cnt_r_cy(1),
      DI => ddr_addr_col(13),
      S => Mcount_refi_cnt_r_cy_2_rt_3684,
      O => Mcount_refi_cnt_r_cy(2)
    );
  Mcount_refi_cnt_r_xor_2_Q : XORCY
    port map (
      CI => Mcount_refi_cnt_r_cy(1),
      LI => Mcount_refi_cnt_r_cy_2_rt_3684,
      O => Result(2)
    );
  Mcount_refi_cnt_r_cy_3_Q : MUXCY
    port map (
      CI => Mcount_refi_cnt_r_cy(2),
      DI => ddr_addr_col(13),
      S => Mcount_refi_cnt_r_cy_3_rt_3686,
      O => Mcount_refi_cnt_r_cy(3)
    );
  Mcount_refi_cnt_r_xor_3_Q : XORCY
    port map (
      CI => Mcount_refi_cnt_r_cy(2),
      LI => Mcount_refi_cnt_r_cy_3_rt_3686,
      O => Result(3)
    );
  Mcount_refi_cnt_r_cy_4_Q : MUXCY
    port map (
      CI => Mcount_refi_cnt_r_cy(3),
      DI => ddr_addr_col(13),
      S => Mcount_refi_cnt_r_cy_4_rt_3688,
      O => Mcount_refi_cnt_r_cy(4)
    );
  Mcount_refi_cnt_r_xor_4_Q : XORCY
    port map (
      CI => Mcount_refi_cnt_r_cy(3),
      LI => Mcount_refi_cnt_r_cy_4_rt_3688,
      O => Result(4)
    );
  Mcount_refi_cnt_r_cy_5_Q : MUXCY
    port map (
      CI => Mcount_refi_cnt_r_cy(4),
      DI => ddr_addr_col(13),
      S => Mcount_refi_cnt_r_cy_5_rt_3690,
      O => Mcount_refi_cnt_r_cy(5)
    );
  Mcount_refi_cnt_r_xor_5_Q : XORCY
    port map (
      CI => Mcount_refi_cnt_r_cy(4),
      LI => Mcount_refi_cnt_r_cy_5_rt_3690,
      O => Result(5)
    );
  Mcount_refi_cnt_r_cy_6_Q : MUXCY
    port map (
      CI => Mcount_refi_cnt_r_cy(5),
      DI => ddr_addr_col(13),
      S => Mcount_refi_cnt_r_cy_6_rt_3692,
      O => Mcount_refi_cnt_r_cy(6)
    );
  Mcount_refi_cnt_r_xor_6_Q : XORCY
    port map (
      CI => Mcount_refi_cnt_r_cy(5),
      LI => Mcount_refi_cnt_r_cy_6_rt_3692,
      O => Result(6)
    );
  Mcount_refi_cnt_r_cy_7_Q : MUXCY
    port map (
      CI => Mcount_refi_cnt_r_cy(6),
      DI => ddr_addr_col(13),
      S => Mcount_refi_cnt_r_cy_7_rt_3694,
      O => Mcount_refi_cnt_r_cy(7)
    );
  Mcount_refi_cnt_r_xor_7_Q : XORCY
    port map (
      CI => Mcount_refi_cnt_r_cy(6),
      LI => Mcount_refi_cnt_r_cy_7_rt_3694,
      O => Result(7)
    );
  Mcount_refi_cnt_r_cy_8_Q : MUXCY
    port map (
      CI => Mcount_refi_cnt_r_cy(7),
      DI => ddr_addr_col(13),
      S => Mcount_refi_cnt_r_cy_8_rt_3696,
      O => Mcount_refi_cnt_r_cy(8)
    );
  Mcount_refi_cnt_r_xor_8_Q : XORCY
    port map (
      CI => Mcount_refi_cnt_r_cy(7),
      LI => Mcount_refi_cnt_r_cy_8_rt_3696,
      O => Result(8)
    );
  Mcount_refi_cnt_r_cy_9_Q : MUXCY
    port map (
      CI => Mcount_refi_cnt_r_cy(8),
      DI => ddr_addr_col(13),
      S => Mcount_refi_cnt_r_cy_9_rt_3698,
      O => Mcount_refi_cnt_r_cy(9)
    );
  Mcount_refi_cnt_r_xor_9_Q : XORCY
    port map (
      CI => Mcount_refi_cnt_r_cy(8),
      LI => Mcount_refi_cnt_r_cy_9_rt_3698,
      O => Result(9)
    );
  Mcount_refi_cnt_r_cy_10_Q : MUXCY
    port map (
      CI => Mcount_refi_cnt_r_cy(9),
      DI => ddr_addr_col(13),
      S => Mcount_refi_cnt_r_cy_10_rt_3680,
      O => Mcount_refi_cnt_r_cy(10)
    );
  Mcount_refi_cnt_r_xor_10_Q : XORCY
    port map (
      CI => Mcount_refi_cnt_r_cy(9),
      LI => Mcount_refi_cnt_r_cy_10_rt_3680,
      O => Result(10)
    );
  Mcount_refi_cnt_r_xor_11_Q : XORCY
    port map (
      CI => Mcount_refi_cnt_r_cy(10),
      LI => Mcount_refi_cnt_r_xor_11_rt_3700,
      O => Result(11)
    );
  Mcount_rfc_cnt_r_cy_0_Q : MUXCY
    port map (
      CI => wrburst_ok_r,
      DI => ddr_addr_col(13),
      S => Mcount_rfc_cnt_r_cy_0_rt_3702,
      O => Mcount_rfc_cnt_r_cy(0)
    );
  Mcount_rfc_cnt_r_xor_0_Q : XORCY
    port map (
      CI => wrburst_ok_r,
      LI => Mcount_rfc_cnt_r_cy_0_rt_3702,
      O => Result_0_7
    );
  Mcount_rfc_cnt_r_cy_1_Q : MUXCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(0),
      DI => wrburst_ok_r,
      S => Mcount_rfc_cnt_r_lut(1),
      O => Mcount_rfc_cnt_r_cy(1)
    );
  Mcount_rfc_cnt_r_xor_1_Q : XORCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(0),
      LI => Mcount_rfc_cnt_r_lut(1),
      O => Result_1_7
    );
  Mcount_rfc_cnt_r_cy_2_Q : MUXCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(1),
      DI => wrburst_ok_r,
      S => Mcount_rfc_cnt_r_lut(2),
      O => Mcount_rfc_cnt_r_cy(2)
    );
  Mcount_rfc_cnt_r_xor_2_Q : XORCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(1),
      LI => Mcount_rfc_cnt_r_lut(2),
      O => Result_2_6
    );
  Mcount_rfc_cnt_r_cy_3_Q : MUXCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(2),
      DI => wrburst_ok_r,
      S => Mcount_rfc_cnt_r_lut(3),
      O => Mcount_rfc_cnt_r_cy(3)
    );
  Mcount_rfc_cnt_r_xor_3_Q : XORCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(2),
      LI => Mcount_rfc_cnt_r_lut(3),
      O => Result_3_4
    );
  Mcount_rfc_cnt_r_cy_4_Q : MUXCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(3),
      DI => wrburst_ok_r,
      S => Mcount_rfc_cnt_r_lut(4),
      O => Mcount_rfc_cnt_r_cy(4)
    );
  Mcount_rfc_cnt_r_xor_4_Q : XORCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(3),
      LI => Mcount_rfc_cnt_r_lut(4),
      O => Result_4_3
    );
  Mcount_rfc_cnt_r_cy_5_Q : MUXCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(4),
      DI => wrburst_ok_r,
      S => Mcount_rfc_cnt_r_lut(5),
      O => Mcount_rfc_cnt_r_cy(5)
    );
  Mcount_rfc_cnt_r_xor_5_Q : XORCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(4),
      LI => Mcount_rfc_cnt_r_lut(5),
      O => Result_5_1
    );
  Mcount_rfc_cnt_r_cy_6_Q : MUXCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(5),
      DI => wrburst_ok_r,
      S => Mcount_rfc_cnt_r_lut(6),
      O => Mcount_rfc_cnt_r_cy(6)
    );
  Mcount_rfc_cnt_r_xor_6_Q : XORCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(5),
      LI => Mcount_rfc_cnt_r_lut(6),
      O => Result_6_1
    );
  Mcount_rfc_cnt_r_xor_7_Q : XORCY
    port map (
      CI => Mcount_rfc_cnt_r_cy(6),
      LI => Mcount_rfc_cnt_r_lut(7),
      O => Result_7_1
    );
  Mcount_wrburst_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => wrburst_cnt_r(1),
      I1 => wrburst_cnt_r(0),
      O => Result_1_5
    );
  Mcount_wr_to_rd_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => wr_to_rd_cnt_r(1),
      I1 => wr_to_rd_cnt_r(0),
      O => Result_1_3
    );
  Mcount_trrd_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => trrd_cnt_r(1),
      I1 => trrd_cnt_r(0),
      O => Result_1_2
    );
  Mcount_rp_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rp_cnt_r(1),
      I1 => rp_cnt_r(0),
      O => Result_1_9
    );
  Mcount_rdburst_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rdburst_cnt_r(1),
      I1 => rdburst_cnt_r(0),
      O => Result_1_8
    );
  Mcount_rd_to_wr_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_to_wr_cnt_r(1),
      I1 => rd_to_wr_cnt_r(0),
      O => Result_1_6
    );
  Mcount_rcd_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rcd_cnt_r(1),
      I1 => rcd_cnt_r(0),
      O => Result_1_4
    );
  Mcount_auto_cnt_r_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => auto_cnt_r(1),
      I1 => auto_cnt_r(0),
      O => Result_1_1
    );
  Mcount_wrburst_cnt_r_xor_2_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => wrburst_cnt_r(2),
      I1 => wrburst_cnt_r(1),
      I2 => wrburst_cnt_r(0),
      O => Result_2_4
    );
  Mcount_wr_to_rd_cnt_r_xor_2_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => wr_to_rd_cnt_r(2),
      I1 => wr_to_rd_cnt_r(0),
      I2 => wr_to_rd_cnt_r(1),
      O => Result_2_2
    );
  Mcount_trrd_cnt_r_xor_2_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => trrd_cnt_r(2),
      I1 => trrd_cnt_r(1),
      I2 => trrd_cnt_r(0),
      O => Result_2_1
    );
  Mcount_rp_cnt_r_xor_2_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => rp_cnt_r(2),
      I1 => rp_cnt_r(0),
      I2 => rp_cnt_r(1),
      O => Result_2_8
    );
  Mcount_rdburst_cnt_r_xor_2_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => rdburst_cnt_r(2),
      I1 => rdburst_cnt_r(1),
      I2 => rdburst_cnt_r(0),
      O => Result_2_7
    );
  Mcount_rd_to_wr_cnt_r_xor_2_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => rd_to_wr_cnt_r(2),
      I1 => rd_to_wr_cnt_r(0),
      I2 => rd_to_wr_cnt_r(1),
      O => Result_2_5
    );
  Mcount_rcd_cnt_r_xor_2_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => rcd_cnt_r(2),
      I1 => rcd_cnt_r(0),
      I2 => rcd_cnt_r(1),
      O => Result_2_3
    );
  Mcount_wr_to_rd_cnt_r_xor_3_11 : LUT4
    generic map(
      INIT => X"CCC9"
    )
    port map (
      I0 => wr_to_rd_cnt_r(0),
      I1 => wr_to_rd_cnt_r(3),
      I2 => wr_to_rd_cnt_r(1),
      I3 => wr_to_rd_cnt_r(2),
      O => Result_3_1
    );
  Mcount_rp_cnt_r_xor_3_11 : LUT4
    generic map(
      INIT => X"CCC9"
    )
    port map (
      I0 => rp_cnt_r(0),
      I1 => rp_cnt_r(3),
      I2 => rp_cnt_r(1),
      I3 => rp_cnt_r(2),
      O => Result_3_5
    );
  Mcount_rd_to_wr_cnt_r_xor_3_11 : LUT4
    generic map(
      INIT => X"CCC9"
    )
    port map (
      I0 => rd_to_wr_cnt_r(0),
      I1 => rd_to_wr_cnt_r(3),
      I2 => rd_to_wr_cnt_r(1),
      I3 => rd_to_wr_cnt_r(2),
      O => Result_3_3
    );
  Mcount_rcd_cnt_r_xor_3_11 : LUT4
    generic map(
      INIT => X"CCC9"
    )
    port map (
      I0 => rcd_cnt_r(0),
      I1 => rcd_cnt_r(3),
      I2 => rcd_cnt_r(1),
      I3 => rcd_cnt_r(2),
      O => Result_3_2
    );
  Mcount_wr_to_rd_cnt_r_xor_4_11 : LUT5
    generic map(
      INIT => X"CCCCCCC9"
    )
    port map (
      I0 => wr_to_rd_cnt_r(0),
      I1 => wr_to_rd_cnt_r(4),
      I2 => wr_to_rd_cnt_r(1),
      I3 => wr_to_rd_cnt_r(2),
      I4 => wr_to_rd_cnt_r(3),
      O => Result_4_1
    );
  Mcount_rd_to_wr_cnt_r_xor_4_11 : LUT5
    generic map(
      INIT => X"CCCCCCC9"
    )
    port map (
      I0 => rd_to_wr_cnt_r(0),
      I1 => rd_to_wr_cnt_r(4),
      I2 => rd_to_wr_cnt_r(1),
      I3 => rd_to_wr_cnt_r(2),
      I4 => rd_to_wr_cnt_r(3),
      O => Result_4_2
    );
  wrburst_cnt_r_cmp_ge00001 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => wrburst_cnt_r(1),
      I1 => wrburst_cnt_r(2),
      I2 => wrburst_cnt_r(0),
      O => wrburst_cnt_r_cmp_ge0000
    );
  trrd_cnt_r_not00001 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => trrd_cnt_r(1),
      I1 => trrd_cnt_r(2),
      I2 => trrd_cnt_r(0),
      O => trrd_cnt_r_not0000
    );
  rdburst_cnt_r_cmp_ge00001 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => rdburst_cnt_r(1),
      I1 => rdburst_cnt_r(2),
      I2 => rdburst_cnt_r(0),
      O => rdburst_cnt_r_cmp_ge0000
    );
  af_addr_r1_or00001 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => af_valid_r2_3936,
      I1 => af_valid_r1_3934,
      I2 => sm_rden_r_4267,
      O => af_addr_r1_or0000
    );
  rp_cnt_r_not00001 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => rp_cnt_r(0),
      I1 => rp_cnt_r(1),
      I2 => rp_cnt_r(2),
      I3 => rp_cnt_r(3),
      O => rp_cnt_r_not0000
    );
  rcd_cnt_r_not00001 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => rcd_cnt_r(0),
      I1 => rcd_cnt_r(1),
      I2 => rcd_cnt_r(2),
      I3 => rcd_cnt_r(3),
      O => rcd_cnt_r_not0000
    );
  wr_to_rd_cnt_r_not00001 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => wr_to_rd_cnt_r(4),
      I1 => wr_to_rd_cnt_r(0),
      I2 => wr_to_rd_cnt_r(1),
      I3 => wr_to_rd_cnt_r(2),
      I4 => wr_to_rd_cnt_r(3),
      O => wr_to_rd_cnt_r_not0000
    );
  rd_to_wr_cnt_r_not00001 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => rd_to_wr_cnt_r(4),
      I1 => rd_to_wr_cnt_r(0),
      I2 => rd_to_wr_cnt_r(1),
      I3 => rd_to_wr_cnt_r(2),
      I4 => rd_to_wr_cnt_r(3),
      O => rd_to_wr_cnt_r_not0000
    );
  rfc_ok_r_cmp_le00001 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => rfc_cnt_r(7),
      I1 => rfc_cnt_r(6),
      I2 => rfc_cnt_r(5),
      I3 => rfc_cnt_r(4),
      I4 => rfc_cnt_r(3),
      I5 => rfc_cnt_r(2),
      O => rfc_ok_r_cmp_le0000
    );
  ctrl_cs_n_1_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ddr_cs_n_r(1),
      I1 => two_t_enable_r1(0),
      O => ctrl_cs_n(1)
    );
  ctrl_cs_n_0_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ddr_cs_n_r(0),
      I1 => two_t_enable_r1(0),
      O => ctrl_cs_n(0)
    );
  ddr_ba_r_mux0001_70_1 : LUT5
    generic map(
      INIT => X"BB88BF80"
    )
    port map (
      I0 => bank_cmp_addr_r(70),
      I1 => bank_conflict_r_4091,
      I2 => state_r1_1_Q,
      I3 => af_addr_r3(26),
      I4 => state_r_cmp_eq0003,
      O => ddr_ba_r_mux0001(70)
    );
  ddr_ba_r_mux0001_69_1 : LUT5
    generic map(
      INIT => X"BB88BF80"
    )
    port map (
      I0 => bank_cmp_addr_r(69),
      I1 => bank_conflict_r_4091,
      I2 => state_r1_1_Q,
      I3 => af_addr_r3(25),
      I4 => state_r_cmp_eq0003,
      O => ddr_ba_r_mux0001(69)
    );
  ddr_ba_r_mux0001_68_1 : LUT5
    generic map(
      INIT => X"BB88BF80"
    )
    port map (
      I0 => bank_cmp_addr_r(68),
      I1 => bank_conflict_r_4091,
      I2 => state_r1_1_Q,
      I3 => af_addr_r3(24),
      I4 => state_r_cmp_eq0003,
      O => ddr_ba_r_mux0001(68)
    );
  refi_cnt_r_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_r1_4262,
      I1 => refi_cnt_ok_r_4216,
      O => refi_cnt_r_or0000
    );
  auto_cnt_r_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst_r1_4262,
      I1 => state_r1_1_Q,
      O => auto_cnt_r_or0000
    );
  rfc_cnt_r_not0000_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => rfc_cnt_r(2),
      I1 => rfc_cnt_r(0),
      I2 => rfc_cnt_r(3),
      O => N10
    );
  rfc_cnt_r_not0000 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rfc_cnt_r(7),
      I1 => rfc_cnt_r(6),
      I2 => rfc_cnt_r(5),
      I3 => rfc_cnt_r(4),
      I4 => rfc_cnt_r(1),
      I5 => N10,
      O => rfc_cnt_r_not0000_4241
    );
  bank_cmp_addr_r_54_or000011 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => bank_hit_r1(0),
      I1 => bank_hit_r1(1),
      O => N21
    );
  bank_cmp_addr_r_23_cmp_eq00001 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => bank_hit_r1(0),
      I1 => bank_hit_r1(1),
      I2 => bank_hit_r1(2),
      O => bank_cmp_addr_r_23_cmp_eq0000
    );
  bank_cmp_addr_r_54_or00001 : LUT3
    generic map(
      INIT => X"16"
    )
    port map (
      I0 => bank_hit_r1(0),
      I1 => bank_hit_r1(1),
      I2 => bank_hit_r1(2),
      O => bank_cmp_addr_r_54_or0000
    );
  state_r_FSM_Out11 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => state_r_FSM_FFd4_4283,
      I1 => state_r_FSM_FFd2_4276,
      I2 => state_r_FSM_FFd3_4278,
      O => state_r_cmp_eq0001
    );
  state_r_FSM_Out31 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => state_r_FSM_FFd4_4283,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_FFd1_4273,
      I3 => state_r_FSM_FFd2_4276,
      O => state_r_cmp_eq0003
    );
  bank_conflict_r_not00011 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => bank_hit(3),
      I1 => bank_hit(2),
      I2 => bank_hit(1),
      I3 => bank_hit(0),
      O => bank_conflict_r_not0001
    );
  precharge_ok_cnt_r_mux0001_0_1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => precharge_ok_cnt_r(1),
      I1 => precharge_ok_cnt_r(0),
      O => N12
    );
  bank_hit_3_and0000_SW0 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => bank_cmp_addr_r(69),
      I1 => af_addr_r1(25),
      I2 => bank_cmp_addr_r(68),
      I3 => af_addr_r1(24),
      O => N14
    );
  bank_hit_3_and0000 : LUT6
    generic map(
      INIT => X"0000000082000082"
    )
    port map (
      I0 => bank_valid_r(3),
      I1 => bank_cmp_addr_r(71),
      I2 => af_addr_r1(27),
      I3 => bank_cmp_addr_r(70),
      I4 => af_addr_r1(26),
      I5 => N14,
      O => bank_hit(3)
    );
  bank_hit_2_and0000_SW0 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => bank_cmp_addr_r(51),
      I1 => af_addr_r1(25),
      I2 => bank_cmp_addr_r(50),
      I3 => af_addr_r1(24),
      O => N16
    );
  bank_hit_2_and0000 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => bank_cmp_addr_r(53),
      I1 => bank_cmp_addr_r(52),
      I2 => af_addr_r1(27),
      I3 => af_addr_r1(26),
      I4 => bank_valid_r(2),
      I5 => N16,
      O => bank_hit(2)
    );
  bank_hit_1_and0000_SW0 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => bank_cmp_addr_r(33),
      I1 => af_addr_r1(25),
      I2 => bank_cmp_addr_r(32),
      I3 => af_addr_r1(24),
      O => N18
    );
  bank_hit_1_and0000 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => bank_cmp_addr_r(35),
      I1 => bank_cmp_addr_r(34),
      I2 => af_addr_r1(27),
      I3 => af_addr_r1(26),
      I4 => bank_valid_r(1),
      I5 => N18,
      O => bank_hit(1)
    );
  bank_hit_0_and0000_SW0 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => bank_cmp_addr_r(15),
      I1 => af_addr_r1(25),
      I2 => bank_cmp_addr_r(14),
      I3 => af_addr_r1(24),
      O => N20
    );
  bank_hit_0_and0000 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => bank_cmp_addr_r(17),
      I1 => bank_cmp_addr_r(16),
      I2 => af_addr_r1(27),
      I3 => af_addr_r1(26),
      I4 => bank_valid_r(0),
      I5 => N20,
      O => bank_hit(0)
    );
  refi_cnt_ok_r_not00018 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => refi_cnt_r(11),
      I1 => refi_cnt_r(5),
      I2 => refi_cnt_r(0),
      I3 => refi_cnt_r(1),
      I4 => refi_cnt_r(9),
      O => refi_cnt_ok_r_not00018_4218
    );
  refi_cnt_ok_r_not000133 : LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
    port map (
      I0 => refi_cnt_r(3),
      I1 => refi_cnt_r(10),
      I2 => refi_cnt_r(7),
      I3 => refi_cnt_r(4),
      I4 => refi_cnt_r(2),
      O => refi_cnt_ok_r_not000133_4217
    );
  precharge_ok_cnt_r_mux0001_1_1 : LUT6
    generic map(
      INIT => X"AAAAAAAE88888884"
    )
    port map (
      I0 => precharge_ok_cnt_r(3),
      I1 => N01,
      I2 => precharge_ok_cnt_r(0),
      I3 => precharge_ok_cnt_r(1),
      I4 => precharge_ok_cnt_r(2),
      I5 => N4,
      O => precharge_ok_cnt_r_mux0001_1_Q
    );
  ddr_addr_r_mux0000_10_Q : LUT6
    generic map(
      INIT => X"CCCCCCDC00000010"
    )
    port map (
      I0 => sm_rden,
      I1 => ddr_addr_r_or0000,
      I2 => auto_ref_r_3943,
      I3 => state_r1_9_Q,
      I4 => N221,
      I5 => af_addr_r3(20),
      O => ddr_addr_r_mux0000(10)
    );
  state_r_FSM_FFd4_In41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => state_r_FSM_FFd1_4273,
      I1 => state_r_FSM_FFd3_4278,
      O => sm_rden
    );
  precharge_ok_cnt_r_and000011 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => precharge_ok_cnt_r(3),
      I1 => precharge_ok_cnt_r(4),
      I2 => precharge_ok_cnt_r(2),
      O => precharge_ok_r_cmp_le0000
    );
  state_r_FSM_Out21 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => state_r_FSM_FFd4_4283,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_FFd1_4273,
      I3 => state_r_FSM_FFd2_4276,
      O => state_r_cmp_eq0002
    );
  precharge_ok_cnt_r_mux0001_3_11 : LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
    port map (
      I0 => state_r_cmp_eq0004,
      I1 => precharge_ok_r_or0000,
      I2 => precharge_ok_r_cmp_le0000,
      I3 => precharge_ok_cnt_r(1),
      I4 => precharge_ok_cnt_r(0),
      O => N4
    );
  precharge_ok_cnt_r_mux0001_0_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => precharge_ok_cnt_r(1),
      I1 => precharge_ok_cnt_r(0),
      O => N24
    );
  precharge_ok_cnt_r_mux0001_0_Q : LUT6
    generic map(
      INIT => X"AAAAAAAE88888884"
    )
    port map (
      I0 => precharge_ok_cnt_r(4),
      I1 => N01,
      I2 => precharge_ok_cnt_r(3),
      I3 => precharge_ok_cnt_r(2),
      I4 => N24,
      I5 => N4,
      O => precharge_ok_cnt_r_mux0001_0_Q_4180
    );
  state_r_FSM_FFd4_In11 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => conflict_detect_r_4115,
      I1 => conflict_resolved_r_4117,
      O => state_r_FSM_N0
    );
  wr_flag_cmp_eq00001 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => af_cmd_r2(0),
      I1 => af_cmd_r2(1),
      I2 => af_cmd_r2(2),
      O => wr_flag_norst
    );
  rd_flag_cmp_eq00001 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => af_cmd_r2(0),
      I1 => af_cmd_r2(1),
      I2 => af_cmd_r2(2),
      O => rd_flag_norst
    );
  state_r_FSM_FFd3_In51 : LUT6
    generic map(
      INIT => X"AAAAABAA02020302"
    )
    port map (
      I0 => precharge_ok_r_4185,
      I1 => state_r_FSM_FFd1_4273,
      I2 => state_r_FSM_N0,
      I3 => trrd_cnt_ok_r_4303,
      I4 => state_r_FSM_N16,
      I5 => auto_ref_r_3943,
      O => state_r_FSM_FFd3_In51_4280
    );
  state_r_FSM_FFd3_In121 : LUT5
    generic map(
      INIT => X"02220A2A"
    )
    port map (
      I0 => state_r_FSM_FFd3_4278,
      I1 => state_r_FSM_FFd2_4276,
      I2 => state_r_FSM_FFd4_4283,
      I3 => rp_cnt_ok_r_4253,
      I4 => state_r_FSM_FFd1_4273,
      O => state_r_FSM_FFd3_In121_4279
    );
  state_r_FSM_FFd1_In212 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => auto_ref_r_3943,
      I1 => bank_valid_r(3),
      I2 => bank_conflict_r_4091,
      O => state_r_FSM_N16
    );
  state_r_FSM_FFd4_In28 : LUT6
    generic map(
      INIT => X"00FF00FF003B0008"
    )
    port map (
      I0 => rp_cnt_ok_r_4253,
      I1 => state_r_FSM_FFd3_4278,
      I2 => auto_ref_r_3943,
      I3 => state_r_FSM_FFd2_4276,
      I4 => phy_init_done_r_4174,
      I5 => state_r_FSM_FFd4_4283,
      O => state_r_FSM_FFd4_In28_4290
    );
  state_r_FSM_FFd4_In141 : LUT5
    generic map(
      INIT => X"040C0C0C"
    )
    port map (
      I0 => rfc_ok_r_4242,
      I1 => state_r_FSM_FFd4_4283,
      I2 => state_r_FSM_FFd3_4278,
      I3 => auto_ref_r_3943,
      I4 => auto_cnt_r(1),
      O => state_r_FSM_FFd4_In141_4284
    );
  state_r_FSM_FFd4_In222 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => bank_valid_r(3),
      I1 => af_valid_r2_3936,
      I2 => auto_ref_r_3943,
      I3 => bank_conflict_r_4091,
      O => state_r_FSM_FFd4_In222_4287
    );
  state_r_FSM_FFd4_In244 : LUT6
    generic map(
      INIT => X"AAAA0800AAAA8880"
    )
    port map (
      I0 => state_r_FSM_FFd3_4278,
      I1 => state_r_FSM_FFd4_4283,
      I2 => state_r_FSM_N17,
      I3 => state_r_FSM_FFd4_In191_4286,
      I4 => state_r_FSM_FFd4_In222_4287,
      I5 => precharge_ok_r_4185,
      O => state_r_FSM_FFd4_In244_4288
    );
  state_r_FSM_FFd4_In316 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => af_valid_r2_3936,
      I1 => bank_conflict_r_4091,
      I2 => auto_ref_r_3943,
      I3 => conflict_detect_or0000_4114,
      O => state_r_FSM_N17
    );
  conflict_detect_or0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => row_conflict_r(2),
      I1 => bank_hit_r(2),
      I2 => row_conflict_r(3),
      I3 => bank_hit_r(3),
      O => N31
    );
  conflict_detect_or0000 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => N31,
      I1 => row_conflict_r(1),
      I2 => bank_hit_r(1),
      I3 => row_conflict_r(0),
      I4 => bank_hit_r(0),
      O => conflict_detect_or0000_4114
    );
  state_r1_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => state_r_cmp_eq0003,
      R => rst_r1_2_4264,
      Q => state_r1_1_Q
    );
  state_r1_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => state_r_cmp_eq0001,
      R => rst_r1_2_4264,
      Q => state_r1_3_Q
    );
  state_r1_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => state_r_cmp_eq0002,
      R => rst_r1_2_4264,
      Q => state_r1_5_Q
    );
  precharge_ok_cnt_r_0 : FDRS
    port map (
      C => clk,
      D => precharge_ok_cnt_r_mux0001_4_1,
      R => rst_r1_3_4265,
      S => N15,
      Q => precharge_ok_cnt_r(0)
    );
  precharge_ok_cnt_r_2 : FDRS
    port map (
      C => clk,
      D => precharge_ok_cnt_r_mux0001_2_1,
      R => rst_r1_2_4264,
      S => N15,
      Q => precharge_ok_cnt_r(2)
    );
  precharge_ok_cnt_r_mux0001_2_11 : LUT5
    generic map(
      INIT => X"AAAE8884"
    )
    port map (
      I0 => precharge_ok_cnt_r(2),
      I1 => N8,
      I2 => precharge_ok_cnt_r(0),
      I3 => precharge_ok_cnt_r(1),
      I4 => N4,
      O => precharge_ok_cnt_r_mux0001_2_1
    );
  Mcount_refi_cnt_r_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => refi_cnt_r(1),
      O => Mcount_refi_cnt_r_cy_1_rt_3682
    );
  Mcount_refi_cnt_r_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => refi_cnt_r(2),
      O => Mcount_refi_cnt_r_cy_2_rt_3684
    );
  Mcount_refi_cnt_r_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => refi_cnt_r(3),
      O => Mcount_refi_cnt_r_cy_3_rt_3686
    );
  Mcount_refi_cnt_r_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => refi_cnt_r(4),
      O => Mcount_refi_cnt_r_cy_4_rt_3688
    );
  Mcount_refi_cnt_r_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => refi_cnt_r(5),
      O => Mcount_refi_cnt_r_cy_5_rt_3690
    );
  Mcount_refi_cnt_r_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => refi_cnt_r(6),
      O => Mcount_refi_cnt_r_cy_6_rt_3692
    );
  Mcount_refi_cnt_r_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => refi_cnt_r(7),
      O => Mcount_refi_cnt_r_cy_7_rt_3694
    );
  Mcount_refi_cnt_r_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => refi_cnt_r(8),
      O => Mcount_refi_cnt_r_cy_8_rt_3696
    );
  Mcount_refi_cnt_r_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => refi_cnt_r(9),
      O => Mcount_refi_cnt_r_cy_9_rt_3698
    );
  Mcount_refi_cnt_r_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => refi_cnt_r(10),
      O => Mcount_refi_cnt_r_cy_10_rt_3680
    );
  Mcount_rfc_cnt_r_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rfc_cnt_r(0),
      O => Mcount_rfc_cnt_r_cy_0_rt_3702
    );
  Mcount_refi_cnt_r_xor_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => refi_cnt_r(11),
      O => Mcount_refi_cnt_r_xor_11_rt_3700
    );
  af_valid_r : FDR
    port map (
      C => clk,
      D => af_valid_r_rstpot_3939,
      R => rst_r1_4262,
      Q => af_valid_r_3933
    );
  trrd_cnt_ok_r : FDR
    port map (
      C => clk,
      D => trrd_cnt_ok_r_rstpot_4304,
      R => state_r_cmp_eq0002,
      Q => trrd_cnt_ok_r_4303
    );
  rcd_cnt_ok_r : FDR
    port map (
      C => clk,
      D => rcd_cnt_ok_r_rstpot_4190,
      R => state_r_cmp_eq0002,
      Q => rcd_cnt_ok_r_4189
    );
  af_valid_r1 : FDR
    port map (
      C => clk,
      D => af_valid_r1_rstpot_3935,
      R => rst_r1_4262,
      Q => af_valid_r1_3934
    );
  af_valid_r2 : FDR
    port map (
      C => clk,
      D => af_valid_r2_rstpot_3938,
      R => rst_r1_3_4265,
      Q => af_valid_r2_3936
    );
  state_r_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => state_r_FSM_FFd1_rstpot_4275,
      R => rst_r1_1_4263,
      Q => state_r_FSM_FFd1_4273
    );
  state_r_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => state_r_FSM_FFd2_rstpot_4277,
      R => rst_r1_1_4263,
      Q => state_r_FSM_FFd2_4276
    );
  state_r_FSM_FFd3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => state_r_FSM_FFd3_rstpot_4282,
      R => rst_r1_1_4263,
      Q => state_r_FSM_FFd3_4278
    );
  state_r_FSM_FFd4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => state_r_FSM_FFd4_rstpot_4293,
      R => rst_r1_1_4263,
      Q => state_r_FSM_FFd4_4283
    );
  auto_ref_r : FDR
    port map (
      C => clk,
      D => auto_ref_r_rstpot1_3944,
      R => rst_r1_3_4265,
      Q => auto_ref_r_3943
    );
  ctrl_wren_3376 : FDR
    port map (
      C => clk,
      D => ctrl_wren_rstpot1_4129,
      R => rst_r1_3_4265,
      Q => NlwRenamedSig_OI_ctrl_wren
    );
  ctrl_rden_3377 : FDR
    port map (
      C => clk,
      D => ctrl_rden_rstpot1_4127,
      R => rst_r1_3_4265,
      Q => NlwRenamedSig_OI_ctrl_rden
    );
  rdburst_rden_ok_r : FD
    port map (
      C => clk,
      D => rdburst_rden_ok_r_rstpot,
      Q => rdburst_rden_ok_r_4213
    );
  two_t_enable_r1_0 : FD
    port map (
      C => clk,
      D => two_t_enable_r1_0_rstpot,
      Q => two_t_enable_r1(0)
    );
  wrburst_wren_ok_r : FD
    port map (
      C => clk,
      D => wrburst_wren_ok_r_rstpot,
      Q => wrburst_wren_ok_r_4332
    );
  refi_cnt_ok_r : FD
    port map (
      C => clk,
      D => refi_cnt_ok_r_rstpot,
      Q => refi_cnt_ok_r_4216
    );
  cs_change_r : FD
    port map (
      C => clk,
      D => cs_change_r_rstpot,
      Q => cs_change_r_4119
    );
  ctrl_af_rden_r : FD
    port map (
      C => clk,
      D => ctrl_af_rden_r_rstpot_4123,
      Q => ctrl_af_rden_r_4122
    );
  ref_flag_r : FD
    port map (
      C => clk,
      D => refi_cnt_ok_r_4216,
      Q => NlwRenamedSig_OI_ref_flag_r
    );
  conflict_resolved_r : FD
    port map (
      C => clk,
      D => conflict_resolved_r_cmp_eq0000,
      Q => conflict_resolved_r_4117
    );
  conflict_detect_r : FD
    port map (
      C => clk,
      D => conflict_detect_r_rstpot_4116,
      Q => conflict_detect_r_4115
    );
  rd_af_flag_r : FD
    port map (
      C => clk,
      D => rd_af_flag_r_rstpot1_4197,
      Q => rd_af_flag_r_4196
    );
  rp_cnt_ok_r : FD
    port map (
      C => clk,
      D => rp_cnt_ok_r_rstpot1_4254,
      Q => rp_cnt_ok_r_4253
    );
  rfc_ok_r : FD
    port map (
      C => clk,
      D => rfc_ok_r_rstpot1_4244,
      Q => rfc_ok_r_4242
    );
  wr_to_rd_ok_r : FD
    port map (
      C => clk,
      D => wr_to_rd_ok_r_rstpot1_4326,
      Q => wr_to_rd_ok_r_4325
    );
  precharge_ok_r : FD
    port map (
      C => clk,
      D => precharge_ok_r_rstpot1_4188,
      Q => precharge_ok_r_4185
    );
  rd_to_wr_ok_r : FD
    port map (
      C => clk,
      D => rd_to_wr_ok_r_rstpot1_4208,
      Q => rd_to_wr_ok_r_4207
    );
  bank_valid_r_0 : FD
    port map (
      C => clk,
      D => bank_valid_r_0_rstpot1_4106,
      Q => bank_valid_r(0)
    );
  state_r_FSM_FFd4_In275 : LUT6
    generic map(
      INIT => X"0000004055555555"
    )
    port map (
      I0 => state_r_FSM_FFd4_4283,
      I1 => rd_flag_norst,
      I2 => af_valid_r2_3936,
      I3 => state_r_FSM_N17,
      I4 => cs_change_r_4119,
      I5 => state_r_FSM_FFd3_4278,
      O => state_r_FSM_FFd4_In275_4289
    );
  state_r_FSM_FFd1_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF2A2AAA2A"
    )
    port map (
      I0 => state_r_FSM_FFd1_4273,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_N17,
      I3 => state_r_FSM_N16,
      I4 => precharge_ok_r_4185,
      I5 => state_r_FSM_FFd1_In52_4274,
      O => state_r_FSM_FFd1_rstpot_4275
    );
  state_r_FSM_FFd4_rstpot : LUT5
    generic map(
      INIT => X"FFFFEEE2"
    )
    port map (
      I0 => state_r_FSM_FFd4_In146_4285,
      I1 => state_r_FSM_FFd1_4273,
      I2 => state_r_FSM_FFd4_In244_4288,
      I3 => state_r_FSM_FFd4_In275_4289,
      I4 => state_r_FSM_FFd4_In28_4290,
      O => state_r_FSM_FFd4_rstpot_4293
    );
  state_r_FSM_Out41 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => state_r_FSM_FFd4_4283,
      I1 => state_r_FSM_FFd1_4273,
      I2 => state_r_FSM_FFd3_4278,
      O => state_r_cmp_eq0004
    );
  state_r_FSM_FFd3_rstpot : LUT6
    generic map(
      INIT => X"FFFFEEEAEEEAEEEA"
    )
    port map (
      I0 => state_r_FSM_FFd3_In121_4279,
      I1 => state_r_FSM_FFd1_4273,
      I2 => state_r_FSM_N17,
      I3 => N36,
      I4 => state_r_FSM_FFd2_4276,
      I5 => state_r_FSM_FFd3_In70_4281,
      O => state_r_FSM_FFd3_rstpot_4282
    );
  precharge_ok_r_or00001 : LUT4
    generic map(
      INIT => X"6444"
    )
    port map (
      I0 => state_r_FSM_FFd3_4278,
      I1 => state_r_FSM_FFd1_4273,
      I2 => state_r_FSM_FFd4_4283,
      I3 => state_r_FSM_FFd2_4276,
      O => precharge_ok_r_or0000
    );
  state_r_FSM_FFd3_In70 : LUT6
    generic map(
      INIT => X"40404040EA404040"
    )
    port map (
      I0 => state_r_FSM_FFd4_4283,
      I1 => state_r_FSM_FFd3_In51_4280,
      I2 => rcd_cnt_ok_r_4189,
      I3 => auto_cnt_r(1),
      I4 => rfc_ok_r_4242,
      I5 => N381,
      O => state_r_FSM_FFd3_In70_4281
    );
  ddr_cs_n_r_1_mux0007_SW3 : LUT4
    generic map(
      INIT => X"FBEA"
    )
    port map (
      I0 => auto_ref_r_3943,
      I1 => bank_conflict_r_4091,
      I2 => bank_cmp_addr_r(71),
      I3 => af_addr_r3(27),
      O => N40
    );
  ddr_cs_n_r_1_mux0007 : LUT6
    generic map(
      INIT => X"888DD8DDAAAFFAFF"
    )
    port map (
      I0 => state_r1_3_Q,
      I1 => auto_cnt_r(1),
      I2 => state_r1_1_Q,
      I3 => af_addr_r3(27),
      I4 => N40,
      I5 => auto_cnt_r(0),
      O => ddr_cs_n_r_1_mux0007_4170
    );
  ddr_cs_n_r_0_mux0007_SW3 : LUT4
    generic map(
      INIT => X"F1FB"
    )
    port map (
      I0 => bank_conflict_r_4091,
      I1 => af_addr_r3(27),
      I2 => auto_ref_r_3943,
      I3 => bank_cmp_addr_r(71),
      O => N42
    );
  ddr_cs_n_r_0_mux0007 : LUT6
    generic map(
      INIT => X"AFAAFFFA8D88DDD8"
    )
    port map (
      I0 => state_r1_3_Q,
      I1 => auto_cnt_r(0),
      I2 => state_r1_1_Q,
      I3 => af_addr_r3(27),
      I4 => N42,
      I5 => auto_cnt_r(1),
      O => ddr_cs_n_r_0_mux0007_4168
    );
  conflict_detect_r_rstpot : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => af_valid_r2_3936,
      I1 => conflict_detect_or0000_4114,
      I2 => bank_conflict_r_4091,
      O => conflict_detect_r_rstpot_4116
    );
  refi_cnt_ok_r_rstpot1 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => refi_cnt_r(6),
      I1 => refi_cnt_r(8),
      I2 => refi_cnt_ok_r_not00018_4218,
      I3 => refi_cnt_ok_r_not000133_4217,
      O => refi_cnt_ok_r_rstpot
    );
  trrd_cnt_ok_r_rstpot : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => trrd_cnt_r(2),
      I1 => trrd_cnt_ok_r_4303,
      O => trrd_cnt_ok_r_rstpot_4304
    );
  rcd_cnt_ok_r_rstpot : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => rcd_cnt_r(3),
      I1 => rcd_cnt_r(2),
      I2 => rcd_cnt_ok_r_4189,
      O => rcd_cnt_ok_r_rstpot_4190
    );
  bank_valid_r_0_rstpot1 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_valid_r(0),
      I2 => state_r1_3_Q,
      O => bank_valid_r_0_rstpot1_4106
    );
  rdburst_rden_ok_r_rstpot1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => rdburst_cnt_r(1),
      I1 => rdburst_cnt_r(0),
      I2 => rdburst_cnt_r(2),
      O => rdburst_rden_ok_r_rstpot
    );
  two_t_enable_r1_0_rstpot1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => two_t_enable_r(1),
      I1 => two_t_enable_r(0),
      I2 => two_t_enable_r(2),
      O => two_t_enable_r1_0_rstpot
    );
  wrburst_wren_ok_r_rstpot1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => wrburst_cnt_r(1),
      I1 => wrburst_cnt_r(0),
      I2 => wrburst_cnt_r(2),
      O => wrburst_wren_ok_r_rstpot
    );
  af_valid_r_rstpot : LUT5
    generic map(
      INIT => X"FFFF4000"
    )
    port map (
      I0 => sm_rden_r_4267,
      I1 => af_valid_r2_3936,
      I2 => af_valid_r1_3934,
      I3 => af_valid_r_3933,
      I4 => ctrl_af_rden_r_4122,
      O => af_valid_r_rstpot_3939
    );
  ctrl_rden_rstpot1 : LUT5
    generic map(
      INIT => X"0808FF08"
    )
    port map (
      I0 => state_r_FSM_FFd1_4273,
      I1 => state_r_FSM_FFd4_4283,
      I2 => state_r_FSM_FFd3_4278,
      I3 => NlwRenamedSig_OI_ctrl_rden,
      I4 => rdburst_rden_ok_r_4213,
      O => ctrl_rden_rstpot1_4127
    );
  i_ctrl_af_rden1 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => rd_af_flag_r_4196,
      I1 => state_r_FSM_FFd1_4273,
      I2 => state_r_FSM_FFd3_4278,
      O => ctrl_af_rden
    );
  state_r_FSM_FFd4_In191 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => af_valid_r2_3936,
      I1 => af_cmd_r2(0),
      I2 => af_cmd_r2(1),
      I3 => af_cmd_r2(2),
      O => state_r_FSM_FFd4_In191_4286
    );
  two_t_enable_r_0_or00001 : LUT4
    generic map(
      INIT => X"1098"
    )
    port map (
      I0 => state_r_FSM_FFd2_4276,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_FFd4_4283,
      I3 => state_r_FSM_FFd1_4273,
      O => two_t_enable_r_0_or0000
    );
  rd_to_wr_cnt_r_cst1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => state_r_FSM_FFd3_4278,
      I1 => state_r_FSM_FFd4_4283,
      I2 => rst_r1_4262,
      I3 => state_r_FSM_FFd1_4273,
      O => rd_to_wr_cnt_r_cst
    );
  Mcount_rd_to_wr_cnt_r_val1 : LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => rst_r1_4262,
      I1 => state_r_FSM_FFd1_4273,
      I2 => state_r_FSM_FFd3_4278,
      I3 => state_r_FSM_FFd4_4283,
      O => Mcount_rd_to_wr_cnt_r_val
    );
  bank_cmp_addr_r_9_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(19),
      I2 => bank_cmp_addr_r(9),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_9_mux0000
    );
  bank_cmp_addr_r_8_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(18),
      I2 => bank_cmp_addr_r(8),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_8_mux0000
    );
  bank_cmp_addr_r_7_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(17),
      I2 => bank_cmp_addr_r(7),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_7_mux0000
    );
  bank_cmp_addr_r_6_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(16),
      I2 => bank_cmp_addr_r(6),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_6_mux0000
    );
  bank_cmp_addr_r_5_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(15),
      I2 => bank_cmp_addr_r(5),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_5_mux0000
    );
  bank_cmp_addr_r_4_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(14),
      I2 => bank_cmp_addr_r(4),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_4_mux0000
    );
  bank_cmp_addr_r_3_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(13),
      I2 => bank_cmp_addr_r(3),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_3_mux0000
    );
  bank_cmp_addr_r_2_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(12),
      I2 => bank_cmp_addr_r(2),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_2_mux0000
    );
  bank_cmp_addr_r_1_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(11),
      I2 => bank_cmp_addr_r(1),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_1_mux0000
    );
  bank_cmp_addr_r_17_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(27),
      I2 => bank_cmp_addr_r(17),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_17_mux0000
    );
  bank_cmp_addr_r_16_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(26),
      I2 => bank_cmp_addr_r(16),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_16_mux0000
    );
  bank_cmp_addr_r_15_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(25),
      I2 => bank_cmp_addr_r(15),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_15_mux0000
    );
  bank_cmp_addr_r_14_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(24),
      I2 => bank_cmp_addr_r(14),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_14_mux0000
    );
  bank_cmp_addr_r_13_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(23),
      I2 => bank_cmp_addr_r(13),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_13_mux0000
    );
  bank_cmp_addr_r_12_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(22),
      I2 => bank_cmp_addr_r(12),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_12_mux0000
    );
  bank_cmp_addr_r_11_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(21),
      I2 => bank_cmp_addr_r(11),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_11_mux0000
    );
  bank_cmp_addr_r_10_mux00001 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(20),
      I2 => bank_cmp_addr_r(10),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_10_mux0000
    );
  bank_cmp_addr_r_0_mux00002 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(10),
      I2 => bank_cmp_addr_r(0),
      I3 => state_r1_3_Q,
      O => bank_cmp_addr_r_0_mux0000
    );
  af_valid_r1_rstpot : LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => af_valid_r_3933,
      I1 => af_valid_r1_3934,
      I2 => sm_rden_r_4267,
      I3 => af_valid_r2_3936,
      O => af_valid_r1_rstpot_3935
    );
  state_r_FSM_FFd4_In53 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => bank_conflict_r_4091,
      I1 => bank_valid_r(3),
      I2 => conflict_detect_r_4115,
      I3 => conflict_resolved_r_4117,
      I4 => trrd_cnt_ok_r_4303,
      O => state_r_FSM_FFd4_In53_4292
    );
  precharge_ok_cnt_r_mux0001_4_12 : LUT6
    generic map(
      INIT => X"DD5DDD5D8808DD0D"
    )
    port map (
      I0 => precharge_ok_cnt_r(0),
      I1 => state_r_cmp_eq0004,
      I2 => precharge_ok_r_cmp_le0000,
      I3 => precharge_ok_cnt_r(1),
      I4 => sm_rden,
      I5 => state_r_cmp_eq0002,
      O => precharge_ok_cnt_r_mux0001_4_1
    );
  two_t_enable_r_1_or00001 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => state_r_FSM_FFd4_4283,
      I1 => state_r_FSM_FFd2_4276,
      I2 => state_r_FSM_FFd3_4278,
      I3 => state_r_FSM_FFd1_4273,
      O => two_t_enable_r_1_or0000
    );
  state_r_FSM_FFd4_In42 : LUT6
    generic map(
      INIT => X"20002200A000AA00"
    )
    port map (
      I0 => rd_flag_r_4199,
      I1 => rd_to_wr_ok_r_4207,
      I2 => conflict_resolved_r_4117,
      I3 => wr_to_rd_ok_r_4325,
      I4 => conflict_detect_r_4115,
      I5 => wr_flag_r_4318,
      O => state_r_FSM_FFd4_In42_4291
    );
  ddr_addr_r_mux0000_10_SW0 : LUT6
    generic map(
      INIT => X"FFFF5555FFFF5155"
    )
    port map (
      I0 => state_r1_1_Q,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_FFd1_4273,
      I3 => state_r_FSM_FFd2_4276,
      I4 => state_r1_7_Q,
      I5 => state_r_FSM_FFd4_4283,
      O => N221
    );
  ddr_addr_r_mux0000_9_1 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => state_r_cmp_eq0002,
      I1 => af_addr_r3(19),
      I2 => N38,
      I3 => af_addr_r3(9),
      I4 => state_r1_5_Q,
      O => ddr_addr_r_mux0000(9)
    );
  ddr_addr_r_mux0000_8_1 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => state_r_cmp_eq0002,
      I1 => af_addr_r3(18),
      I2 => N38,
      I3 => af_addr_r3(8),
      I4 => state_r1_5_Q,
      O => ddr_addr_r_mux0000(8)
    );
  ddr_addr_r_mux0000_7_1 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => state_r_cmp_eq0002,
      I1 => af_addr_r3(17),
      I2 => N38,
      I3 => af_addr_r3(7),
      I4 => state_r1_5_Q,
      O => ddr_addr_r_mux0000(7)
    );
  ddr_addr_r_mux0000_6_1 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => state_r_cmp_eq0002,
      I1 => af_addr_r3(16),
      I2 => N38,
      I3 => af_addr_r3(6),
      I4 => state_r1_5_Q,
      O => ddr_addr_r_mux0000(6)
    );
  ddr_addr_r_mux0000_5_1 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => state_r_cmp_eq0002,
      I1 => af_addr_r3(15),
      I2 => N38,
      I3 => af_addr_r3(5),
      I4 => state_r1_5_Q,
      O => ddr_addr_r_mux0000(5)
    );
  ddr_addr_r_mux0000_4_1 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => state_r_cmp_eq0002,
      I1 => af_addr_r3(14),
      I2 => N38,
      I3 => af_addr_r3(4),
      I4 => state_r1_5_Q,
      O => ddr_addr_r_mux0000(4)
    );
  ddr_addr_r_mux0000_3_1 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => state_r_cmp_eq0002,
      I1 => af_addr_r3(13),
      I2 => N38,
      I3 => af_addr_r3(3),
      I4 => state_r1_5_Q,
      O => ddr_addr_r_mux0000(3)
    );
  ddr_addr_r_mux0000_2_1 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => state_r_cmp_eq0002,
      I1 => af_addr_r3(12),
      I2 => N38,
      I3 => af_addr_r3(2),
      I4 => state_r1_5_Q,
      O => ddr_addr_r_mux0000(2)
    );
  ddr_addr_r_mux0000_1_1 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => state_r_cmp_eq0002,
      I1 => af_addr_r3(11),
      I2 => N38,
      I3 => af_addr_r3(1),
      I4 => state_r1_5_Q,
      O => ddr_addr_r_mux0000(1)
    );
  ddr_addr_r_mux0000_0_1 : LUT5
    generic map(
      INIT => X"FCCCF888"
    )
    port map (
      I0 => state_r_cmp_eq0002,
      I1 => af_addr_r3(10),
      I2 => N38,
      I3 => af_addr_r3(0),
      I4 => state_r1_5_Q,
      O => ddr_addr_r_mux0000(0)
    );
  precharge_ok_cnt_r_mux0001_0_1 : LUT6
    generic map(
      INIT => X"FA33FA33FA33FA32"
    )
    port map (
      I0 => precharge_ok_cnt_r(3),
      I1 => sm_rden,
      I2 => precharge_ok_cnt_r(4),
      I3 => state_r_cmp_eq0002,
      I4 => precharge_ok_cnt_r(2),
      I5 => N12,
      O => N01
    );
  rd_af_flag_r_rstpot1 : LUT5
    generic map(
      INIT => X"00010103"
    )
    port map (
      I0 => rd_af_flag_r_4196,
      I1 => ctrl_af_rden_r_4122,
      I2 => rst_r1_1_4263,
      I3 => af_valid_r1_3934,
      I4 => af_valid_r_3933,
      O => rd_af_flag_r_rstpot1_4197
    );
  rp_cnt_ok_r_rstpot1 : LUT4
    generic map(
      INIT => X"5501"
    )
    port map (
      I0 => state_r_cmp_eq0003,
      I1 => rp_cnt_r(3),
      I2 => rp_cnt_r(2),
      I3 => rp_cnt_ok_r_4253,
      O => rp_cnt_ok_r_rstpot1_4254
    );
  rd_to_wr_ok_r_rstpot1 : LUT5
    generic map(
      INIT => X"55550001"
    )
    port map (
      I0 => state_r_cmp_eq0004,
      I1 => rd_to_wr_cnt_r(4),
      I2 => rd_to_wr_cnt_r(3),
      I3 => rd_to_wr_cnt_r(2),
      I4 => rd_to_wr_ok_r_4207,
      O => rd_to_wr_ok_r_rstpot1_4208
    );
  wr_to_rd_ok_r_rstpot1 : LUT6
    generic map(
      INIT => X"AAAAAAAF22222223"
    )
    port map (
      I0 => wr_to_rd_ok_r_4325,
      I1 => sm_rden,
      I2 => wr_to_rd_cnt_r(3),
      I3 => wr_to_rd_cnt_r(2),
      I4 => wr_to_rd_cnt_r(4),
      I5 => state_r_FSM_FFd4_4283,
      O => wr_to_rd_ok_r_rstpot1_4326
    );
  state_r_FSM_FFd1_In52_SW1 : LUT6
    generic map(
      INIT => X"153F153FFFFF153F"
    )
    port map (
      I0 => rd_flag_r_4199,
      I1 => rd_to_wr_ok_r_4207,
      I2 => wr_flag_r_4318,
      I3 => wr_to_rd_ok_r_4325,
      I4 => conflict_detect_r_4115,
      I5 => conflict_resolved_r_4117,
      O => N46
    );
  state_r_FSM_FFd1_In52 : LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => state_r_FSM_FFd2_4276,
      I1 => auto_ref_r_3943,
      I2 => state_r_FSM_FFd3_4278,
      I3 => rcd_cnt_ok_r_4189,
      I4 => state_r_FSM_FFd4_4283,
      I5 => N46,
      O => state_r_FSM_FFd1_In52_4274
    );
  state_r_FSM_Out01 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => state_r_FSM_FFd1_4273,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_FFd4_4283,
      O => state_r_cmp_eq0000
    );
  bank_conflict_r_or00011 : LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => af_valid_r2_3936,
      I1 => state_r_FSM_FFd1_4273,
      I2 => state_r_FSM_FFd3_4278,
      O => bank_conflict_r_or0001
    );
  Mcount_wr_to_rd_cnt_r_val1 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => state_r_FSM_FFd1_4273,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_FFd4_4283,
      I3 => rst_r1_4262,
      O => Mcount_wr_to_rd_cnt_r_val
    );
  state_r_cmp_eq000011 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => state_r_FSM_FFd1_4273,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_FFd4_4283,
      I3 => rst_r1_4262,
      O => state_r_cmp_eq00001
    );
  af_valid_r2_rstpot : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => af_valid_r2_3936,
      I1 => state_r_FSM_FFd1_4273,
      I2 => af_valid_r1_3934,
      I3 => state_r_FSM_FFd3_4278,
      O => af_valid_r2_rstpot_3938
    );
  ddr_addr_r_or00001 : LUT5
    generic map(
      INIT => X"FFFF4000"
    )
    port map (
      I0 => state_r_FSM_FFd1_4273,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_FFd4_4283,
      I3 => state_r_FSM_FFd2_4276,
      I4 => state_r1_5_Q,
      O => ddr_addr_r_or0000
    );
  auto_ref_r_rstpot1 : LUT5
    generic map(
      INIT => X"FFAAFF8A"
    )
    port map (
      I0 => auto_ref_r_3943,
      I1 => state_r_FSM_FFd2_4276,
      I2 => state_r_FSM_FFd4_4283,
      I3 => NlwRenamedSig_OI_ref_flag_r,
      I4 => state_r_FSM_FFd3_4278,
      O => auto_ref_r_rstpot1_3944
    );
  cs_change_r_rstpot1 : LUT5
    generic map(
      INIT => X"00606666"
    )
    port map (
      I0 => af_addr_r1(27),
      I1 => af_addr_r2(27),
      I2 => state_r_FSM_FFd1_4273,
      I3 => state_r_FSM_FFd3_4278,
      I4 => af_valid_r2_3936,
      O => cs_change_r_rstpot
    );
  ctrl_wren_rstpot1 : LUT5
    generic map(
      INIT => X"10FF1010"
    )
    port map (
      I0 => state_r_FSM_FFd3_4278,
      I1 => state_r_FSM_FFd4_4283,
      I2 => state_r_FSM_FFd1_4273,
      I3 => wrburst_wren_ok_r_4332,
      I4 => NlwRenamedSig_OI_ctrl_wren,
      O => ctrl_wren_rstpot1_4129
    );
  ctrl_af_rden_r_rstpot : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => state_r_FSM_FFd1_4273,
      I1 => state_r_FSM_FFd3_4278,
      I2 => af_empty,
      I3 => rd_af_flag_r_4196,
      O => ctrl_af_rden_r_rstpot_4123
    );
  state_r_FSM_FFd3_In70_SW0 : LUT5
    generic map(
      INIT => X"FFFF5455"
    )
    port map (
      I0 => auto_ref_r_3943,
      I1 => af_cmd_r2(1),
      I2 => af_cmd_r2(2),
      I3 => af_valid_r2_3936,
      I4 => state_r_FSM_FFd3_4278,
      O => N381
    );
  precharge_ok_cnt_r_mux0001_3_31 : LUT6
    generic map(
      INIT => X"1010101010181010"
    )
    port map (
      I0 => state_r_FSM_FFd4_4283,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_FFd1_4273,
      I3 => precharge_ok_cnt_r(4),
      I4 => state_r_FSM_FFd2_4276,
      I5 => precharge_ok_cnt_r(3),
      O => N15
    );
  ddr_addr_r_mux0000_13_1 : LUT6
    generic map(
      INIT => X"88888888C8888888"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(23),
      I2 => state_r_FSM_FFd2_4276,
      I3 => state_r_FSM_FFd3_4278,
      I4 => state_r_FSM_FFd4_4283,
      I5 => state_r_FSM_FFd1_4273,
      O => ddr_addr_r_mux0000(13)
    );
  ddr_addr_r_mux0000_12_1 : LUT6
    generic map(
      INIT => X"88888888C8888888"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(22),
      I2 => state_r_FSM_FFd2_4276,
      I3 => state_r_FSM_FFd3_4278,
      I4 => state_r_FSM_FFd4_4283,
      I5 => state_r_FSM_FFd1_4273,
      O => ddr_addr_r_mux0000(12)
    );
  ddr_addr_r_mux0000_11_1 : LUT6
    generic map(
      INIT => X"88888888C8888888"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => af_addr_r3(21),
      I2 => state_r_FSM_FFd2_4276,
      I3 => state_r_FSM_FFd3_4278,
      I4 => state_r_FSM_FFd4_4283,
      I5 => state_r_FSM_FFd1_4273,
      O => ddr_addr_r_mux0000(11)
    );
  rfc_ok_r_rstpot1 : LUT5
    generic map(
      INIT => X"FCFFA8AA"
    )
    port map (
      I0 => rfc_ok_r_4242,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_FFd2_4276,
      I3 => state_r_FSM_FFd4_4283,
      I4 => rfc_ok_r_cmp_le0000,
      O => rfc_ok_r_rstpot1_4244
    );
  precharge_ok_r_rstpot1 : LUT6
    generic map(
      INIT => X"CCCC3FFF88882AAA"
    )
    port map (
      I0 => precharge_ok_r_4185,
      I1 => state_r_FSM_FFd3_4278,
      I2 => state_r_FSM_FFd2_4276,
      I3 => state_r_FSM_FFd4_4283,
      I4 => state_r_FSM_FFd1_4273,
      I5 => precharge_ok_r_cmp_le0000,
      O => precharge_ok_r_rstpot1_4188
    );
  precharge_ok_cnt_r_mux0001_4_11 : LUT6
    generic map(
      INIT => X"FFFFFFFFAF8CAFAF"
    )
    port map (
      I0 => state_r_FSM_FFd3_4278,
      I1 => precharge_ok_cnt_r(0),
      I2 => state_r_FSM_FFd1_4273,
      I3 => precharge_ok_cnt_r(1),
      I4 => precharge_ok_r_cmp_le0000,
      I5 => state_r_cmp_eq0002,
      O => N8
    );
  bank_valid_r_2_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_valid_r(2),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_valid_r(1),
      O => bank_valid_r_2_mux0000
    );
  bank_cmp_addr_r_53_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(53),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(35),
      O => bank_cmp_addr_r_53_mux0000
    );
  bank_cmp_addr_r_52_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(52),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(34),
      O => bank_cmp_addr_r_52_mux0000
    );
  bank_cmp_addr_r_51_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(51),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(33),
      O => bank_cmp_addr_r_51_mux0000
    );
  bank_cmp_addr_r_50_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(50),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(32),
      O => bank_cmp_addr_r_50_mux0000
    );
  bank_cmp_addr_r_49_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(49),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(31),
      O => bank_cmp_addr_r_49_mux0000
    );
  bank_cmp_addr_r_48_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(48),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(30),
      O => bank_cmp_addr_r_48_mux0000
    );
  bank_cmp_addr_r_47_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(47),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(29),
      O => bank_cmp_addr_r_47_mux0000
    );
  bank_cmp_addr_r_46_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(46),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(28),
      O => bank_cmp_addr_r_46_mux0000
    );
  bank_cmp_addr_r_45_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(45),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(27),
      O => bank_cmp_addr_r_45_mux0000
    );
  bank_cmp_addr_r_44_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(44),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(26),
      O => bank_cmp_addr_r_44_mux0000
    );
  bank_cmp_addr_r_43_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(43),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(25),
      O => bank_cmp_addr_r_43_mux0000
    );
  bank_cmp_addr_r_42_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(42),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(24),
      O => bank_cmp_addr_r_42_mux0000
    );
  bank_cmp_addr_r_41_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(41),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(23),
      O => bank_cmp_addr_r_41_mux0000
    );
  bank_cmp_addr_r_40_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(40),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(22),
      O => bank_cmp_addr_r_40_mux0000
    );
  bank_cmp_addr_r_39_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(39),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(21),
      O => bank_cmp_addr_r_39_mux0000
    );
  bank_cmp_addr_r_38_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(38),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(20),
      O => bank_cmp_addr_r_38_mux0000
    );
  bank_cmp_addr_r_37_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(37),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(19),
      O => bank_cmp_addr_r_37_mux0000
    );
  bank_cmp_addr_r_36_mux00001 : LUT6
    generic map(
      INIT => X"AEAE8CAE04048C04"
    )
    port map (
      I0 => state_r1_5_Q,
      I1 => bank_cmp_addr_r(36),
      I2 => state_r1_3_Q,
      I3 => N21,
      I4 => bank_hit_r1(2),
      I5 => bank_cmp_addr_r(18),
      O => bank_cmp_addr_r_36_mux0000
    );
  state_r_FSM_FFd3_In197_SW0_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => af_cmd_r2(1),
      I1 => af_valid_r2_3936,
      I2 => state_r_FSM_FFd3_4278,
      I3 => af_cmd_r2(2),
      O => N48
    );
  state_r_FSM_FFd3_In197_SW0 : LUT6
    generic map(
      INIT => X"AEAAAFABEEEAEFEB"
    )
    port map (
      I0 => N48,
      I1 => af_cmd_r2(0),
      I2 => state_r_FSM_FFd4_4283,
      I3 => cs_change_r_4119,
      I4 => rd_to_wr_ok_r_4207,
      I5 => wr_to_rd_ok_r_4325,
      O => N36
    );
  bank_valid_r_3_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_valid_r(2),
      I3 => bank_valid_r(3),
      I4 => state_r1_3_Q,
      O => bank_valid_r_3_mux0000
    );
  bank_valid_r_1_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_valid_r(0),
      I3 => bank_valid_r(1),
      I4 => state_r1_3_Q,
      O => bank_valid_r_1_mux0000
    );
  bank_cmp_addr_r_71_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(53),
      I3 => bank_cmp_addr_r(71),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_71_mux0000
    );
  bank_cmp_addr_r_70_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(52),
      I3 => bank_cmp_addr_r(70),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_70_mux0000
    );
  bank_cmp_addr_r_69_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(51),
      I3 => bank_cmp_addr_r(69),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_69_mux0000
    );
  bank_cmp_addr_r_68_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(50),
      I3 => bank_cmp_addr_r(68),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_68_mux0000
    );
  bank_cmp_addr_r_67_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(49),
      I3 => bank_cmp_addr_r(67),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_67_mux0000
    );
  bank_cmp_addr_r_66_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(48),
      I3 => bank_cmp_addr_r(66),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_66_mux0000
    );
  bank_cmp_addr_r_65_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(47),
      I3 => bank_cmp_addr_r(65),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_65_mux0000
    );
  bank_cmp_addr_r_64_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(46),
      I3 => bank_cmp_addr_r(64),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_64_mux0000
    );
  bank_cmp_addr_r_63_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(45),
      I3 => bank_cmp_addr_r(63),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_63_mux0000
    );
  bank_cmp_addr_r_62_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(44),
      I3 => bank_cmp_addr_r(62),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_62_mux0000
    );
  bank_cmp_addr_r_61_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(43),
      I3 => bank_cmp_addr_r(61),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_61_mux0000
    );
  bank_cmp_addr_r_60_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(42),
      I3 => bank_cmp_addr_r(60),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_60_mux0000
    );
  bank_cmp_addr_r_59_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(41),
      I3 => bank_cmp_addr_r(59),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_59_mux0000
    );
  bank_cmp_addr_r_58_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(40),
      I3 => bank_cmp_addr_r(58),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_58_mux0000
    );
  bank_cmp_addr_r_57_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(39),
      I3 => bank_cmp_addr_r(57),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_57_mux0000
    );
  bank_cmp_addr_r_56_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(38),
      I3 => bank_cmp_addr_r(56),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_56_mux0000
    );
  bank_cmp_addr_r_55_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(37),
      I3 => bank_cmp_addr_r(55),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_55_mux0000
    );
  bank_cmp_addr_r_54_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_54_or0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(36),
      I3 => bank_cmp_addr_r(54),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_54_mux0000
    );
  bank_cmp_addr_r_35_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(17),
      I3 => bank_cmp_addr_r(35),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_35_mux0000
    );
  bank_cmp_addr_r_34_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(16),
      I3 => bank_cmp_addr_r(34),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_34_mux0000
    );
  bank_cmp_addr_r_33_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(15),
      I3 => bank_cmp_addr_r(33),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_33_mux0000
    );
  bank_cmp_addr_r_32_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(14),
      I3 => bank_cmp_addr_r(32),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_32_mux0000
    );
  bank_cmp_addr_r_31_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(13),
      I3 => bank_cmp_addr_r(31),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_31_mux0000
    );
  bank_cmp_addr_r_30_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(12),
      I3 => bank_cmp_addr_r(30),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_30_mux0000
    );
  bank_cmp_addr_r_29_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(11),
      I3 => bank_cmp_addr_r(29),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_29_mux0000
    );
  bank_cmp_addr_r_28_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(10),
      I3 => bank_cmp_addr_r(28),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_28_mux0000
    );
  bank_cmp_addr_r_27_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(9),
      I3 => bank_cmp_addr_r(27),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_27_mux0000
    );
  bank_cmp_addr_r_26_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(8),
      I3 => bank_cmp_addr_r(26),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_26_mux0000
    );
  bank_cmp_addr_r_25_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(7),
      I3 => bank_cmp_addr_r(25),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_25_mux0000
    );
  bank_cmp_addr_r_24_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(6),
      I3 => bank_cmp_addr_r(24),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_24_mux0000
    );
  bank_cmp_addr_r_23_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(5),
      I3 => bank_cmp_addr_r(23),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_23_mux0000
    );
  bank_cmp_addr_r_22_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(4),
      I3 => bank_cmp_addr_r(22),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_22_mux0000
    );
  bank_cmp_addr_r_21_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(3),
      I3 => bank_cmp_addr_r(21),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_21_mux0000
    );
  bank_cmp_addr_r_20_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(2),
      I3 => bank_cmp_addr_r(20),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_20_mux0000
    );
  bank_cmp_addr_r_19_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(1),
      I3 => bank_cmp_addr_r(19),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_19_mux0000
    );
  bank_cmp_addr_r_18_mux00001 : LUT5
    generic map(
      INIT => X"C840FB40"
    )
    port map (
      I0 => bank_cmp_addr_r_23_cmp_eq0000,
      I1 => state_r1_5_Q,
      I2 => bank_cmp_addr_r(0),
      I3 => bank_cmp_addr_r(18),
      I4 => state_r1_3_Q,
      O => bank_cmp_addr_r_18_mux0000
    );
  ddr_addr_r_mux0000_0_11 : LUT6
    generic map(
      INIT => X"0505050504050404"
    )
    port map (
      I0 => state_r_cmp_eq0002,
      I1 => state_r1_7_Q,
      I2 => state_r1_5_Q,
      I3 => state_r_FSM_FFd3_4278,
      I4 => state_r_FSM_FFd1_4273,
      I5 => state_r1_9_Q,
      O => N38
    );
  two_t_enable_r_2_or00001 : LUT4
    generic map(
      INIT => X"0604"
    )
    port map (
      I0 => state_r_FSM_FFd3_4278,
      I1 => state_r_FSM_FFd1_4273,
      I2 => state_r_FSM_FFd4_4283,
      I3 => state_r_FSM_FFd2_4276,
      O => two_t_enable_r_2_or0000
    );
  Mcount_refi_cnt_r_lut_0_INV_0 : INV
    port map (
      I => refi_cnt_r(0),
      O => Mcount_refi_cnt_r_lut(0)
    );
  Mcount_rfc_cnt_r_lut_1_INV_0 : INV
    port map (
      I => rfc_cnt_r(1),
      O => Mcount_rfc_cnt_r_lut(1)
    );
  Mcount_rfc_cnt_r_lut_2_INV_0 : INV
    port map (
      I => rfc_cnt_r(2),
      O => Mcount_rfc_cnt_r_lut(2)
    );
  Mcount_rfc_cnt_r_lut_3_INV_0 : INV
    port map (
      I => rfc_cnt_r(3),
      O => Mcount_rfc_cnt_r_lut(3)
    );
  Mcount_rfc_cnt_r_lut_4_INV_0 : INV
    port map (
      I => rfc_cnt_r(4),
      O => Mcount_rfc_cnt_r_lut(4)
    );
  Mcount_rfc_cnt_r_lut_5_INV_0 : INV
    port map (
      I => rfc_cnt_r(5),
      O => Mcount_rfc_cnt_r_lut(5)
    );
  Mcount_rfc_cnt_r_lut_6_INV_0 : INV
    port map (
      I => rfc_cnt_r(6),
      O => Mcount_rfc_cnt_r_lut(6)
    );
  Mcount_rfc_cnt_r_lut_7_INV_0 : INV
    port map (
      I => rfc_cnt_r(7),
      O => Mcount_rfc_cnt_r_lut(7)
    );
  Mcount_wrburst_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => wrburst_cnt_r(0),
      O => Result_0_5
    );
  Mcount_wr_to_rd_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => wr_to_rd_cnt_r(0),
      O => Result_0_3
    );
  Mcount_trrd_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => trrd_cnt_r(0),
      O => Result_0_2
    );
  Mcount_rp_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => rp_cnt_r(0),
      O => Result_0_9
    );
  Mcount_rdburst_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => rdburst_cnt_r(0),
      O => Result_0_8
    );
  Mcount_rd_to_wr_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => rd_to_wr_cnt_r(0),
      O => Result_0_6
    );
  Mcount_rcd_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => rcd_cnt_r(0),
      O => Result_0_4
    );
  Mcount_auto_cnt_r_xor_0_11_INV_0 : INV
    port map (
      I => auto_cnt_r(0),
      O => Result_0_1
    );
  af_valid_r2_inv1_INV_0 : INV
    port map (
      I => af_valid_r2_3936,
      O => af_valid_r2_inv
    );
  state_r_FSM_FFd4_In146 : MUXF7
    port map (
      I0 => N50,
      I1 => N51,
      S => state_r_FSM_FFd3_4278,
      O => state_r_FSM_FFd4_In146_4285
    );
  state_r_FSM_FFd4_In146_F : LUT6
    generic map(
      INIT => X"FFFFFFFF40404000"
    )
    port map (
      I0 => auto_ref_r_3943,
      I1 => state_r_FSM_FFd2_4276,
      I2 => rcd_cnt_ok_r_4189,
      I3 => state_r_FSM_FFd4_In42_4291,
      I4 => state_r_FSM_FFd4_In53_4292,
      I5 => state_r_FSM_FFd4_In141_4284,
      O => N50
    );
  state_r_FSM_FFd4_In146_G : LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => state_r_FSM_FFd4_In141_4284,
      I1 => auto_ref_r_3943,
      I2 => state_r_FSM_FFd4_4283,
      I3 => state_r_FSM_FFd2_4276,
      O => N51
    );
  precharge_ok_cnt_r_mux0001_3_Q : MUXF7
    port map (
      I0 => N52,
      I1 => N53,
      S => precharge_ok_cnt_r(1),
      O => precharge_ok_cnt_r_mux0001_3_Q_4183
    );
  precharge_ok_cnt_r_mux0001_3_F : LUT6
    generic map(
      INIT => X"FFFFDD55FFFFCD01"
    )
    port map (
      I0 => precharge_ok_cnt_r(0),
      I1 => precharge_ok_r_cmp_le0000,
      I2 => sm_rden,
      I3 => state_r_cmp_eq0004,
      I4 => N15,
      I5 => state_r_cmp_eq0002,
      O => N52
    );
  precharge_ok_cnt_r_mux0001_3_G : LUT5
    generic map(
      INIT => X"FFFFEAFA"
    )
    port map (
      I0 => N4,
      I1 => state_r_cmp_eq0002,
      I2 => precharge_ok_cnt_r(0),
      I3 => sm_rden,
      I4 => N15,
      O => N53
    );
  state_r_FSM_FFd2_rstpot : MUXF7
    port map (
      I0 => N54,
      I1 => wrburst_ok_r,
      S => state_r_FSM_FFd1_4273,
      O => state_r_FSM_FFd2_rstpot_4277
    );
  state_r_FSM_FFd2_rstpot_F : LUT6
    generic map(
      INIT => X"D966D944DD66DD44"
    )
    port map (
      I0 => state_r_FSM_FFd3_4278,
      I1 => state_r_FSM_FFd4_4283,
      I2 => auto_cnt_r(1),
      I3 => state_r_FSM_FFd2_4276,
      I4 => rp_cnt_ok_r_4253,
      I5 => rfc_ok_r_4242,
      O => N54
    );
  rst_r1_1 : FD
    port map (
      C => clk,
      D => rst_r_4261,
      Q => rst_r1_1_4263
    );
  rst_r1_2 : FD
    port map (
      C => clk,
      D => rst_r_4261,
      Q => rst_r1_2_4264
    );
  rst_r1_3 : FD
    port map (
      C => clk,
      D => rst_r_4261,
      Q => rst_r1_3_4265
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_mem_if_top is
  port (
    rd_data_valid : out STD_LOGIC; 
    dbg_idel_down_dq : in STD_LOGIC := 'X'; 
    app_wdf_afull : out STD_LOGIC; 
    app_wdf_wren : in STD_LOGIC := 'X'; 
    dbg_idel_down_all : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_up_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_up_gate : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    app_af_wren : in STD_LOGIC := 'X'; 
    rstdiv0 : in STD_LOGIC := 'X'; 
    ddr_ras_n : out STD_LOGIC; 
    dbg_sel_all_idel_gate : in STD_LOGIC := 'X'; 
    ddr_we_n : out STD_LOGIC; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    dbg_idel_down_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_down_gate : in STD_LOGIC := 'X'; 
    dbg_idel_up_dq : in STD_LOGIC := 'X'; 
    dbg_idel_up_all : in STD_LOGIC := 'X'; 
    app_af_afull : out STD_LOGIC; 
    rst90 : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_dq : in STD_LOGIC := 'X'; 
    phy_init_done : out STD_LOGIC; 
    ddr_cas_n : out STD_LOGIC; 
    ddr_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dbg_calib_gate_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
    dbg_calib_dqs_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
    dbg_calib_err : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    ddr_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dbg_calib_dq_tap_cnt : out STD_LOGIC_VECTOR ( 383 downto 0 ); 
    ddr_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dbg_calib_rden_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
    ddr_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    rd_ecc_error : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr_addr : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
    dbg_calib_gate_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
    dbg_calib_rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ddr_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    rd_data_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
    app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
    app_wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    dbg_sel_idel_gate : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    app_af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
    app_af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    dbg_sel_idel_dqs : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    dbg_sel_idel_dq : in STD_LOGIC_VECTOR ( 5 downto 0 ) 
  );
end ddr2_mem_if_top;

architecture Structure of ddr2_mem_if_top is
  component ddr2_ctrl
    port (
      ctrl_ref_flag : out STD_LOGIC; 
      clk : in STD_LOGIC := 'X'; 
      ctrl_rden : out STD_LOGIC; 
      ctrl_we_n : out STD_LOGIC; 
      ctrl_ras_n : out STD_LOGIC; 
      ctrl_wren : out STD_LOGIC; 
      af_empty : in STD_LOGIC := 'X'; 
      rst : in STD_LOGIC := 'X'; 
      ctrl_af_rden : out STD_LOGIC; 
      ctrl_cas_n : out STD_LOGIC; 
      phy_init_done : in STD_LOGIC := 'X'; 
      ctrl_addr : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
      ctrl_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      ctrl_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
      af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ) 
    );
  end component;
  component ddr2_usr_top
    port (
      rd_data_valid : out STD_LOGIC; 
      app_wdf_afull : out STD_LOGIC; 
      af_empty : out STD_LOGIC; 
      app_wdf_wren : in STD_LOGIC := 'X'; 
      ctrl_af_rden : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      wdf_rden : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      app_af_wren : in STD_LOGIC := 'X'; 
      clk90 : in STD_LOGIC := 'X'; 
      app_af_afull : out STD_LOGIC; 
      wdf_data : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      wdf_mask_data : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      af_addr : out STD_LOGIC_VECTOR ( 30 downto 0 ); 
      rd_ecc_error : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      af_cmd : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      rd_data_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
      phy_calib_rden_sel : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      app_wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      phy_calib_rden : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      app_af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
      app_af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      rd_data_in_rise : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
      rd_data_in_fall : in STD_LOGIC_VECTOR ( 63 downto 0 ) 
    );
  end component;
  component ddr2_phy_top
    port (
      ctrl_ref_flag : in STD_LOGIC := 'X'; 
      ctrl_rden : in STD_LOGIC := 'X'; 
      dbg_idel_down_dq : in STD_LOGIC := 'X'; 
      ctrl_we_n : in STD_LOGIC := 'X'; 
      ctrl_ras_n : in STD_LOGIC := 'X'; 
      ctrl_wren : in STD_LOGIC := 'X'; 
      dbg_idel_down_all : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_dqs : in STD_LOGIC := 'X'; 
      wdf_rden : out STD_LOGIC; 
      dbg_idel_up_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_up_gate : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      rstdiv0 : in STD_LOGIC := 'X'; 
      ddr_ras_n : out STD_LOGIC; 
      ctrl_cas_n : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_gate : in STD_LOGIC := 'X'; 
      ddr_we_n : out STD_LOGIC; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      dbg_idel_down_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_down_gate : in STD_LOGIC := 'X'; 
      dbg_idel_up_dq : in STD_LOGIC := 'X'; 
      dbg_idel_up_all : in STD_LOGIC := 'X'; 
      rst90 : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_dq : in STD_LOGIC := 'X'; 
      phy_init_done : out STD_LOGIC; 
      ddr_cas_n : out STD_LOGIC; 
      ddr_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dbg_calib_gate_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
      dbg_calib_dqs_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
      phy_calib_rden_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_err : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      ddr_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      dbg_calib_dq_tap_cnt : out STD_LOGIC_VECTOR ( 383 downto 0 ); 
      phy_calib_rden : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      dbg_calib_rden_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
      ddr_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr_addr : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
      rd_data_rise : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dbg_calib_gate_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
      dbg_calib_rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      rd_data_fall : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      ddr_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      ddr_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      ctrl_addr : in STD_LOGIC_VECTOR ( 13 downto 0 ); 
      wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
      wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      dbg_sel_idel_gate : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      ctrl_ba : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      dbg_sel_idel_dqs : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      dbg_sel_idel_dq : in STD_LOGIC_VECTOR ( 5 downto 0 ); 
      ctrl_cs_n : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
    );
  end component;
  signal af_empty : STD_LOGIC; 
  signal ctrl_af_rden : STD_LOGIC; 
  signal ctrl_cas_n : STD_LOGIC; 
  signal ctrl_ras_n : STD_LOGIC; 
  signal ctrl_rden : STD_LOGIC; 
  signal ctrl_ref_flag : STD_LOGIC; 
  signal ctrl_we_n : STD_LOGIC; 
  signal ctrl_wren : STD_LOGIC; 
  signal NlwRenamedSig_OI_phy_init_done : STD_LOGIC; 
  signal wdf_rden : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_idel_down_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_idel_down_all_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_all_idel_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_idel_up_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_idel_up_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_all_idel_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_idel_down_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_idel_down_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_idel_up_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_idel_up_all_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_all_idel_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_gate_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_gate_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_gate_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_gate_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_dqs_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_dqs_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_dqs_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_dqs_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_dq_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_dq_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_dq_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_dq_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_dq_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_phy_top_dbg_sel_idel_dq_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_usr_top_app_wdf_mask_data_0_UNCONNECTED : STD_LOGIC; 
  signal af_addr : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal af_cmd : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal ctrl_addr : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal ctrl_ba : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal ctrl_cs_n : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal phy_calib_rden : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal phy_calib_rden_sel : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rd_data_fall : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal rd_data_rise : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal wdf_data : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal wdf_mask_data : STD_LOGIC_VECTOR ( 15 downto 0 ); 
begin
  phy_init_done <= NlwRenamedSig_OI_phy_init_done;
  u_ctrl : ddr2_ctrl
    port map (
      ctrl_ref_flag => ctrl_ref_flag,
      clk => clk0,
      ctrl_rden => ctrl_rden,
      ctrl_we_n => ctrl_we_n,
      ctrl_ras_n => ctrl_ras_n,
      ctrl_wren => ctrl_wren,
      af_empty => af_empty,
      rst => rst0,
      ctrl_af_rden => ctrl_af_rden,
      ctrl_cas_n => ctrl_cas_n,
      phy_init_done => NlwRenamedSig_OI_phy_init_done,
      ctrl_addr(13) => ctrl_addr(13),
      ctrl_addr(12) => ctrl_addr(12),
      ctrl_addr(11) => ctrl_addr(11),
      ctrl_addr(10) => ctrl_addr(10),
      ctrl_addr(9) => ctrl_addr(9),
      ctrl_addr(8) => ctrl_addr(8),
      ctrl_addr(7) => ctrl_addr(7),
      ctrl_addr(6) => ctrl_addr(6),
      ctrl_addr(5) => ctrl_addr(5),
      ctrl_addr(4) => ctrl_addr(4),
      ctrl_addr(3) => ctrl_addr(3),
      ctrl_addr(2) => ctrl_addr(2),
      ctrl_addr(1) => ctrl_addr(1),
      ctrl_addr(0) => ctrl_addr(0),
      ctrl_ba(2) => ctrl_ba(2),
      ctrl_ba(1) => ctrl_ba(1),
      ctrl_ba(0) => ctrl_ba(0),
      ctrl_cs_n(1) => ctrl_cs_n(1),
      ctrl_cs_n(0) => ctrl_cs_n(0),
      af_addr(30) => af_addr(30),
      af_addr(29) => af_addr(29),
      af_addr(28) => af_addr(28),
      af_addr(27) => af_addr(27),
      af_addr(26) => af_addr(26),
      af_addr(25) => af_addr(25),
      af_addr(24) => af_addr(24),
      af_addr(23) => af_addr(23),
      af_addr(22) => af_addr(22),
      af_addr(21) => af_addr(21),
      af_addr(20) => af_addr(20),
      af_addr(19) => af_addr(19),
      af_addr(18) => af_addr(18),
      af_addr(17) => af_addr(17),
      af_addr(16) => af_addr(16),
      af_addr(15) => af_addr(15),
      af_addr(14) => af_addr(14),
      af_addr(13) => af_addr(13),
      af_addr(12) => af_addr(12),
      af_addr(11) => af_addr(11),
      af_addr(10) => af_addr(10),
      af_addr(9) => af_addr(9),
      af_addr(8) => af_addr(8),
      af_addr(7) => af_addr(7),
      af_addr(6) => af_addr(6),
      af_addr(5) => af_addr(5),
      af_addr(4) => af_addr(4),
      af_addr(3) => af_addr(3),
      af_addr(2) => af_addr(2),
      af_addr(1) => af_addr(1),
      af_addr(0) => af_addr(0),
      af_cmd(2) => af_cmd(2),
      af_cmd(1) => af_cmd(1),
      af_cmd(0) => af_cmd(0)
    );
  u_usr_top : ddr2_usr_top
    port map (
      rd_data_valid => rd_data_valid,
      app_wdf_afull => app_wdf_afull,
      af_empty => af_empty,
      app_wdf_wren => app_wdf_wren,
      ctrl_af_rden => ctrl_af_rden,
      rst0 => rst0,
      wdf_rden => wdf_rden,
      clk0 => clk0,
      app_af_wren => app_af_wren,
      clk90 => clk90,
      app_af_afull => app_af_afull,
      wdf_data(127) => wdf_data(127),
      wdf_data(126) => wdf_data(126),
      wdf_data(125) => wdf_data(125),
      wdf_data(124) => wdf_data(124),
      wdf_data(123) => wdf_data(123),
      wdf_data(122) => wdf_data(122),
      wdf_data(121) => wdf_data(121),
      wdf_data(120) => wdf_data(120),
      wdf_data(119) => wdf_data(119),
      wdf_data(118) => wdf_data(118),
      wdf_data(117) => wdf_data(117),
      wdf_data(116) => wdf_data(116),
      wdf_data(115) => wdf_data(115),
      wdf_data(114) => wdf_data(114),
      wdf_data(113) => wdf_data(113),
      wdf_data(112) => wdf_data(112),
      wdf_data(111) => wdf_data(111),
      wdf_data(110) => wdf_data(110),
      wdf_data(109) => wdf_data(109),
      wdf_data(108) => wdf_data(108),
      wdf_data(107) => wdf_data(107),
      wdf_data(106) => wdf_data(106),
      wdf_data(105) => wdf_data(105),
      wdf_data(104) => wdf_data(104),
      wdf_data(103) => wdf_data(103),
      wdf_data(102) => wdf_data(102),
      wdf_data(101) => wdf_data(101),
      wdf_data(100) => wdf_data(100),
      wdf_data(99) => wdf_data(99),
      wdf_data(98) => wdf_data(98),
      wdf_data(97) => wdf_data(97),
      wdf_data(96) => wdf_data(96),
      wdf_data(95) => wdf_data(95),
      wdf_data(94) => wdf_data(94),
      wdf_data(93) => wdf_data(93),
      wdf_data(92) => wdf_data(92),
      wdf_data(91) => wdf_data(91),
      wdf_data(90) => wdf_data(90),
      wdf_data(89) => wdf_data(89),
      wdf_data(88) => wdf_data(88),
      wdf_data(87) => wdf_data(87),
      wdf_data(86) => wdf_data(86),
      wdf_data(85) => wdf_data(85),
      wdf_data(84) => wdf_data(84),
      wdf_data(83) => wdf_data(83),
      wdf_data(82) => wdf_data(82),
      wdf_data(81) => wdf_data(81),
      wdf_data(80) => wdf_data(80),
      wdf_data(79) => wdf_data(79),
      wdf_data(78) => wdf_data(78),
      wdf_data(77) => wdf_data(77),
      wdf_data(76) => wdf_data(76),
      wdf_data(75) => wdf_data(75),
      wdf_data(74) => wdf_data(74),
      wdf_data(73) => wdf_data(73),
      wdf_data(72) => wdf_data(72),
      wdf_data(71) => wdf_data(71),
      wdf_data(70) => wdf_data(70),
      wdf_data(69) => wdf_data(69),
      wdf_data(68) => wdf_data(68),
      wdf_data(67) => wdf_data(67),
      wdf_data(66) => wdf_data(66),
      wdf_data(65) => wdf_data(65),
      wdf_data(64) => wdf_data(64),
      wdf_data(63) => wdf_data(63),
      wdf_data(62) => wdf_data(62),
      wdf_data(61) => wdf_data(61),
      wdf_data(60) => wdf_data(60),
      wdf_data(59) => wdf_data(59),
      wdf_data(58) => wdf_data(58),
      wdf_data(57) => wdf_data(57),
      wdf_data(56) => wdf_data(56),
      wdf_data(55) => wdf_data(55),
      wdf_data(54) => wdf_data(54),
      wdf_data(53) => wdf_data(53),
      wdf_data(52) => wdf_data(52),
      wdf_data(51) => wdf_data(51),
      wdf_data(50) => wdf_data(50),
      wdf_data(49) => wdf_data(49),
      wdf_data(48) => wdf_data(48),
      wdf_data(47) => wdf_data(47),
      wdf_data(46) => wdf_data(46),
      wdf_data(45) => wdf_data(45),
      wdf_data(44) => wdf_data(44),
      wdf_data(43) => wdf_data(43),
      wdf_data(42) => wdf_data(42),
      wdf_data(41) => wdf_data(41),
      wdf_data(40) => wdf_data(40),
      wdf_data(39) => wdf_data(39),
      wdf_data(38) => wdf_data(38),
      wdf_data(37) => wdf_data(37),
      wdf_data(36) => wdf_data(36),
      wdf_data(35) => wdf_data(35),
      wdf_data(34) => wdf_data(34),
      wdf_data(33) => wdf_data(33),
      wdf_data(32) => wdf_data(32),
      wdf_data(31) => wdf_data(31),
      wdf_data(30) => wdf_data(30),
      wdf_data(29) => wdf_data(29),
      wdf_data(28) => wdf_data(28),
      wdf_data(27) => wdf_data(27),
      wdf_data(26) => wdf_data(26),
      wdf_data(25) => wdf_data(25),
      wdf_data(24) => wdf_data(24),
      wdf_data(23) => wdf_data(23),
      wdf_data(22) => wdf_data(22),
      wdf_data(21) => wdf_data(21),
      wdf_data(20) => wdf_data(20),
      wdf_data(19) => wdf_data(19),
      wdf_data(18) => wdf_data(18),
      wdf_data(17) => wdf_data(17),
      wdf_data(16) => wdf_data(16),
      wdf_data(15) => wdf_data(15),
      wdf_data(14) => wdf_data(14),
      wdf_data(13) => wdf_data(13),
      wdf_data(12) => wdf_data(12),
      wdf_data(11) => wdf_data(11),
      wdf_data(10) => wdf_data(10),
      wdf_data(9) => wdf_data(9),
      wdf_data(8) => wdf_data(8),
      wdf_data(7) => wdf_data(7),
      wdf_data(6) => wdf_data(6),
      wdf_data(5) => wdf_data(5),
      wdf_data(4) => wdf_data(4),
      wdf_data(3) => wdf_data(3),
      wdf_data(2) => wdf_data(2),
      wdf_data(1) => wdf_data(1),
      wdf_data(0) => wdf_data(0),
      wdf_mask_data(15) => wdf_mask_data(15),
      wdf_mask_data(14) => wdf_mask_data(14),
      wdf_mask_data(13) => wdf_mask_data(13),
      wdf_mask_data(12) => wdf_mask_data(12),
      wdf_mask_data(11) => wdf_mask_data(11),
      wdf_mask_data(10) => wdf_mask_data(10),
      wdf_mask_data(9) => wdf_mask_data(9),
      wdf_mask_data(8) => wdf_mask_data(8),
      wdf_mask_data(7) => wdf_mask_data(7),
      wdf_mask_data(6) => wdf_mask_data(6),
      wdf_mask_data(5) => wdf_mask_data(5),
      wdf_mask_data(4) => wdf_mask_data(4),
      wdf_mask_data(3) => wdf_mask_data(3),
      wdf_mask_data(2) => wdf_mask_data(2),
      wdf_mask_data(1) => wdf_mask_data(1),
      wdf_mask_data(0) => wdf_mask_data(0),
      af_addr(30) => af_addr(30),
      af_addr(29) => af_addr(29),
      af_addr(28) => af_addr(28),
      af_addr(27) => af_addr(27),
      af_addr(26) => af_addr(26),
      af_addr(25) => af_addr(25),
      af_addr(24) => af_addr(24),
      af_addr(23) => af_addr(23),
      af_addr(22) => af_addr(22),
      af_addr(21) => af_addr(21),
      af_addr(20) => af_addr(20),
      af_addr(19) => af_addr(19),
      af_addr(18) => af_addr(18),
      af_addr(17) => af_addr(17),
      af_addr(16) => af_addr(16),
      af_addr(15) => af_addr(15),
      af_addr(14) => af_addr(14),
      af_addr(13) => af_addr(13),
      af_addr(12) => af_addr(12),
      af_addr(11) => af_addr(11),
      af_addr(10) => af_addr(10),
      af_addr(9) => af_addr(9),
      af_addr(8) => af_addr(8),
      af_addr(7) => af_addr(7),
      af_addr(6) => af_addr(6),
      af_addr(5) => af_addr(5),
      af_addr(4) => af_addr(4),
      af_addr(3) => af_addr(3),
      af_addr(2) => af_addr(2),
      af_addr(1) => af_addr(1),
      af_addr(0) => af_addr(0),
      rd_ecc_error(1) => rd_ecc_error(1),
      rd_ecc_error(0) => rd_ecc_error(0),
      af_cmd(2) => af_cmd(2),
      af_cmd(1) => af_cmd(1),
      af_cmd(0) => af_cmd(0),
      rd_data_fifo_out(127) => rd_data_fifo_out(127),
      rd_data_fifo_out(126) => rd_data_fifo_out(126),
      rd_data_fifo_out(125) => rd_data_fifo_out(125),
      rd_data_fifo_out(124) => rd_data_fifo_out(124),
      rd_data_fifo_out(123) => rd_data_fifo_out(123),
      rd_data_fifo_out(122) => rd_data_fifo_out(122),
      rd_data_fifo_out(121) => rd_data_fifo_out(121),
      rd_data_fifo_out(120) => rd_data_fifo_out(120),
      rd_data_fifo_out(119) => rd_data_fifo_out(119),
      rd_data_fifo_out(118) => rd_data_fifo_out(118),
      rd_data_fifo_out(117) => rd_data_fifo_out(117),
      rd_data_fifo_out(116) => rd_data_fifo_out(116),
      rd_data_fifo_out(115) => rd_data_fifo_out(115),
      rd_data_fifo_out(114) => rd_data_fifo_out(114),
      rd_data_fifo_out(113) => rd_data_fifo_out(113),
      rd_data_fifo_out(112) => rd_data_fifo_out(112),
      rd_data_fifo_out(111) => rd_data_fifo_out(111),
      rd_data_fifo_out(110) => rd_data_fifo_out(110),
      rd_data_fifo_out(109) => rd_data_fifo_out(109),
      rd_data_fifo_out(108) => rd_data_fifo_out(108),
      rd_data_fifo_out(107) => rd_data_fifo_out(107),
      rd_data_fifo_out(106) => rd_data_fifo_out(106),
      rd_data_fifo_out(105) => rd_data_fifo_out(105),
      rd_data_fifo_out(104) => rd_data_fifo_out(104),
      rd_data_fifo_out(103) => rd_data_fifo_out(103),
      rd_data_fifo_out(102) => rd_data_fifo_out(102),
      rd_data_fifo_out(101) => rd_data_fifo_out(101),
      rd_data_fifo_out(100) => rd_data_fifo_out(100),
      rd_data_fifo_out(99) => rd_data_fifo_out(99),
      rd_data_fifo_out(98) => rd_data_fifo_out(98),
      rd_data_fifo_out(97) => rd_data_fifo_out(97),
      rd_data_fifo_out(96) => rd_data_fifo_out(96),
      rd_data_fifo_out(95) => rd_data_fifo_out(95),
      rd_data_fifo_out(94) => rd_data_fifo_out(94),
      rd_data_fifo_out(93) => rd_data_fifo_out(93),
      rd_data_fifo_out(92) => rd_data_fifo_out(92),
      rd_data_fifo_out(91) => rd_data_fifo_out(91),
      rd_data_fifo_out(90) => rd_data_fifo_out(90),
      rd_data_fifo_out(89) => rd_data_fifo_out(89),
      rd_data_fifo_out(88) => rd_data_fifo_out(88),
      rd_data_fifo_out(87) => rd_data_fifo_out(87),
      rd_data_fifo_out(86) => rd_data_fifo_out(86),
      rd_data_fifo_out(85) => rd_data_fifo_out(85),
      rd_data_fifo_out(84) => rd_data_fifo_out(84),
      rd_data_fifo_out(83) => rd_data_fifo_out(83),
      rd_data_fifo_out(82) => rd_data_fifo_out(82),
      rd_data_fifo_out(81) => rd_data_fifo_out(81),
      rd_data_fifo_out(80) => rd_data_fifo_out(80),
      rd_data_fifo_out(79) => rd_data_fifo_out(79),
      rd_data_fifo_out(78) => rd_data_fifo_out(78),
      rd_data_fifo_out(77) => rd_data_fifo_out(77),
      rd_data_fifo_out(76) => rd_data_fifo_out(76),
      rd_data_fifo_out(75) => rd_data_fifo_out(75),
      rd_data_fifo_out(74) => rd_data_fifo_out(74),
      rd_data_fifo_out(73) => rd_data_fifo_out(73),
      rd_data_fifo_out(72) => rd_data_fifo_out(72),
      rd_data_fifo_out(71) => rd_data_fifo_out(71),
      rd_data_fifo_out(70) => rd_data_fifo_out(70),
      rd_data_fifo_out(69) => rd_data_fifo_out(69),
      rd_data_fifo_out(68) => rd_data_fifo_out(68),
      rd_data_fifo_out(67) => rd_data_fifo_out(67),
      rd_data_fifo_out(66) => rd_data_fifo_out(66),
      rd_data_fifo_out(65) => rd_data_fifo_out(65),
      rd_data_fifo_out(64) => rd_data_fifo_out(64),
      rd_data_fifo_out(63) => rd_data_fifo_out(63),
      rd_data_fifo_out(62) => rd_data_fifo_out(62),
      rd_data_fifo_out(61) => rd_data_fifo_out(61),
      rd_data_fifo_out(60) => rd_data_fifo_out(60),
      rd_data_fifo_out(59) => rd_data_fifo_out(59),
      rd_data_fifo_out(58) => rd_data_fifo_out(58),
      rd_data_fifo_out(57) => rd_data_fifo_out(57),
      rd_data_fifo_out(56) => rd_data_fifo_out(56),
      rd_data_fifo_out(55) => rd_data_fifo_out(55),
      rd_data_fifo_out(54) => rd_data_fifo_out(54),
      rd_data_fifo_out(53) => rd_data_fifo_out(53),
      rd_data_fifo_out(52) => rd_data_fifo_out(52),
      rd_data_fifo_out(51) => rd_data_fifo_out(51),
      rd_data_fifo_out(50) => rd_data_fifo_out(50),
      rd_data_fifo_out(49) => rd_data_fifo_out(49),
      rd_data_fifo_out(48) => rd_data_fifo_out(48),
      rd_data_fifo_out(47) => rd_data_fifo_out(47),
      rd_data_fifo_out(46) => rd_data_fifo_out(46),
      rd_data_fifo_out(45) => rd_data_fifo_out(45),
      rd_data_fifo_out(44) => rd_data_fifo_out(44),
      rd_data_fifo_out(43) => rd_data_fifo_out(43),
      rd_data_fifo_out(42) => rd_data_fifo_out(42),
      rd_data_fifo_out(41) => rd_data_fifo_out(41),
      rd_data_fifo_out(40) => rd_data_fifo_out(40),
      rd_data_fifo_out(39) => rd_data_fifo_out(39),
      rd_data_fifo_out(38) => rd_data_fifo_out(38),
      rd_data_fifo_out(37) => rd_data_fifo_out(37),
      rd_data_fifo_out(36) => rd_data_fifo_out(36),
      rd_data_fifo_out(35) => rd_data_fifo_out(35),
      rd_data_fifo_out(34) => rd_data_fifo_out(34),
      rd_data_fifo_out(33) => rd_data_fifo_out(33),
      rd_data_fifo_out(32) => rd_data_fifo_out(32),
      rd_data_fifo_out(31) => rd_data_fifo_out(31),
      rd_data_fifo_out(30) => rd_data_fifo_out(30),
      rd_data_fifo_out(29) => rd_data_fifo_out(29),
      rd_data_fifo_out(28) => rd_data_fifo_out(28),
      rd_data_fifo_out(27) => rd_data_fifo_out(27),
      rd_data_fifo_out(26) => rd_data_fifo_out(26),
      rd_data_fifo_out(25) => rd_data_fifo_out(25),
      rd_data_fifo_out(24) => rd_data_fifo_out(24),
      rd_data_fifo_out(23) => rd_data_fifo_out(23),
      rd_data_fifo_out(22) => rd_data_fifo_out(22),
      rd_data_fifo_out(21) => rd_data_fifo_out(21),
      rd_data_fifo_out(20) => rd_data_fifo_out(20),
      rd_data_fifo_out(19) => rd_data_fifo_out(19),
      rd_data_fifo_out(18) => rd_data_fifo_out(18),
      rd_data_fifo_out(17) => rd_data_fifo_out(17),
      rd_data_fifo_out(16) => rd_data_fifo_out(16),
      rd_data_fifo_out(15) => rd_data_fifo_out(15),
      rd_data_fifo_out(14) => rd_data_fifo_out(14),
      rd_data_fifo_out(13) => rd_data_fifo_out(13),
      rd_data_fifo_out(12) => rd_data_fifo_out(12),
      rd_data_fifo_out(11) => rd_data_fifo_out(11),
      rd_data_fifo_out(10) => rd_data_fifo_out(10),
      rd_data_fifo_out(9) => rd_data_fifo_out(9),
      rd_data_fifo_out(8) => rd_data_fifo_out(8),
      rd_data_fifo_out(7) => rd_data_fifo_out(7),
      rd_data_fifo_out(6) => rd_data_fifo_out(6),
      rd_data_fifo_out(5) => rd_data_fifo_out(5),
      rd_data_fifo_out(4) => rd_data_fifo_out(4),
      rd_data_fifo_out(3) => rd_data_fifo_out(3),
      rd_data_fifo_out(2) => rd_data_fifo_out(2),
      rd_data_fifo_out(1) => rd_data_fifo_out(1),
      rd_data_fifo_out(0) => rd_data_fifo_out(0),
      app_wdf_data(127) => app_wdf_data(127),
      app_wdf_data(126) => app_wdf_data(126),
      app_wdf_data(125) => app_wdf_data(125),
      app_wdf_data(124) => app_wdf_data(124),
      app_wdf_data(123) => app_wdf_data(123),
      app_wdf_data(122) => app_wdf_data(122),
      app_wdf_data(121) => app_wdf_data(121),
      app_wdf_data(120) => app_wdf_data(120),
      app_wdf_data(119) => app_wdf_data(119),
      app_wdf_data(118) => app_wdf_data(118),
      app_wdf_data(117) => app_wdf_data(117),
      app_wdf_data(116) => app_wdf_data(116),
      app_wdf_data(115) => app_wdf_data(115),
      app_wdf_data(114) => app_wdf_data(114),
      app_wdf_data(113) => app_wdf_data(113),
      app_wdf_data(112) => app_wdf_data(112),
      app_wdf_data(111) => app_wdf_data(111),
      app_wdf_data(110) => app_wdf_data(110),
      app_wdf_data(109) => app_wdf_data(109),
      app_wdf_data(108) => app_wdf_data(108),
      app_wdf_data(107) => app_wdf_data(107),
      app_wdf_data(106) => app_wdf_data(106),
      app_wdf_data(105) => app_wdf_data(105),
      app_wdf_data(104) => app_wdf_data(104),
      app_wdf_data(103) => app_wdf_data(103),
      app_wdf_data(102) => app_wdf_data(102),
      app_wdf_data(101) => app_wdf_data(101),
      app_wdf_data(100) => app_wdf_data(100),
      app_wdf_data(99) => app_wdf_data(99),
      app_wdf_data(98) => app_wdf_data(98),
      app_wdf_data(97) => app_wdf_data(97),
      app_wdf_data(96) => app_wdf_data(96),
      app_wdf_data(95) => app_wdf_data(95),
      app_wdf_data(94) => app_wdf_data(94),
      app_wdf_data(93) => app_wdf_data(93),
      app_wdf_data(92) => app_wdf_data(92),
      app_wdf_data(91) => app_wdf_data(91),
      app_wdf_data(90) => app_wdf_data(90),
      app_wdf_data(89) => app_wdf_data(89),
      app_wdf_data(88) => app_wdf_data(88),
      app_wdf_data(87) => app_wdf_data(87),
      app_wdf_data(86) => app_wdf_data(86),
      app_wdf_data(85) => app_wdf_data(85),
      app_wdf_data(84) => app_wdf_data(84),
      app_wdf_data(83) => app_wdf_data(83),
      app_wdf_data(82) => app_wdf_data(82),
      app_wdf_data(81) => app_wdf_data(81),
      app_wdf_data(80) => app_wdf_data(80),
      app_wdf_data(79) => app_wdf_data(79),
      app_wdf_data(78) => app_wdf_data(78),
      app_wdf_data(77) => app_wdf_data(77),
      app_wdf_data(76) => app_wdf_data(76),
      app_wdf_data(75) => app_wdf_data(75),
      app_wdf_data(74) => app_wdf_data(74),
      app_wdf_data(73) => app_wdf_data(73),
      app_wdf_data(72) => app_wdf_data(72),
      app_wdf_data(71) => app_wdf_data(71),
      app_wdf_data(70) => app_wdf_data(70),
      app_wdf_data(69) => app_wdf_data(69),
      app_wdf_data(68) => app_wdf_data(68),
      app_wdf_data(67) => app_wdf_data(67),
      app_wdf_data(66) => app_wdf_data(66),
      app_wdf_data(65) => app_wdf_data(65),
      app_wdf_data(64) => app_wdf_data(64),
      app_wdf_data(63) => app_wdf_data(63),
      app_wdf_data(62) => app_wdf_data(62),
      app_wdf_data(61) => app_wdf_data(61),
      app_wdf_data(60) => app_wdf_data(60),
      app_wdf_data(59) => app_wdf_data(59),
      app_wdf_data(58) => app_wdf_data(58),
      app_wdf_data(57) => app_wdf_data(57),
      app_wdf_data(56) => app_wdf_data(56),
      app_wdf_data(55) => app_wdf_data(55),
      app_wdf_data(54) => app_wdf_data(54),
      app_wdf_data(53) => app_wdf_data(53),
      app_wdf_data(52) => app_wdf_data(52),
      app_wdf_data(51) => app_wdf_data(51),
      app_wdf_data(50) => app_wdf_data(50),
      app_wdf_data(49) => app_wdf_data(49),
      app_wdf_data(48) => app_wdf_data(48),
      app_wdf_data(47) => app_wdf_data(47),
      app_wdf_data(46) => app_wdf_data(46),
      app_wdf_data(45) => app_wdf_data(45),
      app_wdf_data(44) => app_wdf_data(44),
      app_wdf_data(43) => app_wdf_data(43),
      app_wdf_data(42) => app_wdf_data(42),
      app_wdf_data(41) => app_wdf_data(41),
      app_wdf_data(40) => app_wdf_data(40),
      app_wdf_data(39) => app_wdf_data(39),
      app_wdf_data(38) => app_wdf_data(38),
      app_wdf_data(37) => app_wdf_data(37),
      app_wdf_data(36) => app_wdf_data(36),
      app_wdf_data(35) => app_wdf_data(35),
      app_wdf_data(34) => app_wdf_data(34),
      app_wdf_data(33) => app_wdf_data(33),
      app_wdf_data(32) => app_wdf_data(32),
      app_wdf_data(31) => app_wdf_data(31),
      app_wdf_data(30) => app_wdf_data(30),
      app_wdf_data(29) => app_wdf_data(29),
      app_wdf_data(28) => app_wdf_data(28),
      app_wdf_data(27) => app_wdf_data(27),
      app_wdf_data(26) => app_wdf_data(26),
      app_wdf_data(25) => app_wdf_data(25),
      app_wdf_data(24) => app_wdf_data(24),
      app_wdf_data(23) => app_wdf_data(23),
      app_wdf_data(22) => app_wdf_data(22),
      app_wdf_data(21) => app_wdf_data(21),
      app_wdf_data(20) => app_wdf_data(20),
      app_wdf_data(19) => app_wdf_data(19),
      app_wdf_data(18) => app_wdf_data(18),
      app_wdf_data(17) => app_wdf_data(17),
      app_wdf_data(16) => app_wdf_data(16),
      app_wdf_data(15) => app_wdf_data(15),
      app_wdf_data(14) => app_wdf_data(14),
      app_wdf_data(13) => app_wdf_data(13),
      app_wdf_data(12) => app_wdf_data(12),
      app_wdf_data(11) => app_wdf_data(11),
      app_wdf_data(10) => app_wdf_data(10),
      app_wdf_data(9) => app_wdf_data(9),
      app_wdf_data(8) => app_wdf_data(8),
      app_wdf_data(7) => app_wdf_data(7),
      app_wdf_data(6) => app_wdf_data(6),
      app_wdf_data(5) => app_wdf_data(5),
      app_wdf_data(4) => app_wdf_data(4),
      app_wdf_data(3) => app_wdf_data(3),
      app_wdf_data(2) => app_wdf_data(2),
      app_wdf_data(1) => app_wdf_data(1),
      app_wdf_data(0) => app_wdf_data(0),
      phy_calib_rden_sel(7) => phy_calib_rden_sel(7),
      phy_calib_rden_sel(6) => phy_calib_rden_sel(6),
      phy_calib_rden_sel(5) => phy_calib_rden_sel(5),
      phy_calib_rden_sel(4) => phy_calib_rden_sel(4),
      phy_calib_rden_sel(3) => phy_calib_rden_sel(3),
      phy_calib_rden_sel(2) => phy_calib_rden_sel(2),
      phy_calib_rden_sel(1) => phy_calib_rden_sel(1),
      phy_calib_rden_sel(0) => phy_calib_rden_sel(0),
      app_wdf_mask_data(15) => NLW_u_usr_top_app_wdf_mask_data_15_UNCONNECTED,
      app_wdf_mask_data(14) => NLW_u_usr_top_app_wdf_mask_data_14_UNCONNECTED,
      app_wdf_mask_data(13) => NLW_u_usr_top_app_wdf_mask_data_13_UNCONNECTED,
      app_wdf_mask_data(12) => NLW_u_usr_top_app_wdf_mask_data_12_UNCONNECTED,
      app_wdf_mask_data(11) => NLW_u_usr_top_app_wdf_mask_data_11_UNCONNECTED,
      app_wdf_mask_data(10) => NLW_u_usr_top_app_wdf_mask_data_10_UNCONNECTED,
      app_wdf_mask_data(9) => NLW_u_usr_top_app_wdf_mask_data_9_UNCONNECTED,
      app_wdf_mask_data(8) => NLW_u_usr_top_app_wdf_mask_data_8_UNCONNECTED,
      app_wdf_mask_data(7) => NLW_u_usr_top_app_wdf_mask_data_7_UNCONNECTED,
      app_wdf_mask_data(6) => NLW_u_usr_top_app_wdf_mask_data_6_UNCONNECTED,
      app_wdf_mask_data(5) => NLW_u_usr_top_app_wdf_mask_data_5_UNCONNECTED,
      app_wdf_mask_data(4) => NLW_u_usr_top_app_wdf_mask_data_4_UNCONNECTED,
      app_wdf_mask_data(3) => NLW_u_usr_top_app_wdf_mask_data_3_UNCONNECTED,
      app_wdf_mask_data(2) => NLW_u_usr_top_app_wdf_mask_data_2_UNCONNECTED,
      app_wdf_mask_data(1) => NLW_u_usr_top_app_wdf_mask_data_1_UNCONNECTED,
      app_wdf_mask_data(0) => NLW_u_usr_top_app_wdf_mask_data_0_UNCONNECTED,
      phy_calib_rden(7) => phy_calib_rden(7),
      phy_calib_rden(6) => phy_calib_rden(6),
      phy_calib_rden(5) => phy_calib_rden(5),
      phy_calib_rden(4) => phy_calib_rden(4),
      phy_calib_rden(3) => phy_calib_rden(3),
      phy_calib_rden(2) => phy_calib_rden(2),
      phy_calib_rden(1) => phy_calib_rden(1),
      phy_calib_rden(0) => phy_calib_rden(0),
      app_af_addr(30) => app_af_addr(30),
      app_af_addr(29) => app_af_addr(29),
      app_af_addr(28) => app_af_addr(28),
      app_af_addr(27) => app_af_addr(27),
      app_af_addr(26) => app_af_addr(26),
      app_af_addr(25) => app_af_addr(25),
      app_af_addr(24) => app_af_addr(24),
      app_af_addr(23) => app_af_addr(23),
      app_af_addr(22) => app_af_addr(22),
      app_af_addr(21) => app_af_addr(21),
      app_af_addr(20) => app_af_addr(20),
      app_af_addr(19) => app_af_addr(19),
      app_af_addr(18) => app_af_addr(18),
      app_af_addr(17) => app_af_addr(17),
      app_af_addr(16) => app_af_addr(16),
      app_af_addr(15) => app_af_addr(15),
      app_af_addr(14) => app_af_addr(14),
      app_af_addr(13) => app_af_addr(13),
      app_af_addr(12) => app_af_addr(12),
      app_af_addr(11) => app_af_addr(11),
      app_af_addr(10) => app_af_addr(10),
      app_af_addr(9) => app_af_addr(9),
      app_af_addr(8) => app_af_addr(8),
      app_af_addr(7) => app_af_addr(7),
      app_af_addr(6) => app_af_addr(6),
      app_af_addr(5) => app_af_addr(5),
      app_af_addr(4) => app_af_addr(4),
      app_af_addr(3) => app_af_addr(3),
      app_af_addr(2) => app_af_addr(2),
      app_af_addr(1) => app_af_addr(1),
      app_af_addr(0) => app_af_addr(0),
      app_af_cmd(2) => app_af_cmd(2),
      app_af_cmd(1) => app_af_cmd(1),
      app_af_cmd(0) => app_af_cmd(0),
      rd_data_in_rise(63) => rd_data_rise(63),
      rd_data_in_rise(62) => rd_data_rise(62),
      rd_data_in_rise(61) => rd_data_rise(61),
      rd_data_in_rise(60) => rd_data_rise(60),
      rd_data_in_rise(59) => rd_data_rise(59),
      rd_data_in_rise(58) => rd_data_rise(58),
      rd_data_in_rise(57) => rd_data_rise(57),
      rd_data_in_rise(56) => rd_data_rise(56),
      rd_data_in_rise(55) => rd_data_rise(55),
      rd_data_in_rise(54) => rd_data_rise(54),
      rd_data_in_rise(53) => rd_data_rise(53),
      rd_data_in_rise(52) => rd_data_rise(52),
      rd_data_in_rise(51) => rd_data_rise(51),
      rd_data_in_rise(50) => rd_data_rise(50),
      rd_data_in_rise(49) => rd_data_rise(49),
      rd_data_in_rise(48) => rd_data_rise(48),
      rd_data_in_rise(47) => rd_data_rise(47),
      rd_data_in_rise(46) => rd_data_rise(46),
      rd_data_in_rise(45) => rd_data_rise(45),
      rd_data_in_rise(44) => rd_data_rise(44),
      rd_data_in_rise(43) => rd_data_rise(43),
      rd_data_in_rise(42) => rd_data_rise(42),
      rd_data_in_rise(41) => rd_data_rise(41),
      rd_data_in_rise(40) => rd_data_rise(40),
      rd_data_in_rise(39) => rd_data_rise(39),
      rd_data_in_rise(38) => rd_data_rise(38),
      rd_data_in_rise(37) => rd_data_rise(37),
      rd_data_in_rise(36) => rd_data_rise(36),
      rd_data_in_rise(35) => rd_data_rise(35),
      rd_data_in_rise(34) => rd_data_rise(34),
      rd_data_in_rise(33) => rd_data_rise(33),
      rd_data_in_rise(32) => rd_data_rise(32),
      rd_data_in_rise(31) => rd_data_rise(31),
      rd_data_in_rise(30) => rd_data_rise(30),
      rd_data_in_rise(29) => rd_data_rise(29),
      rd_data_in_rise(28) => rd_data_rise(28),
      rd_data_in_rise(27) => rd_data_rise(27),
      rd_data_in_rise(26) => rd_data_rise(26),
      rd_data_in_rise(25) => rd_data_rise(25),
      rd_data_in_rise(24) => rd_data_rise(24),
      rd_data_in_rise(23) => rd_data_rise(23),
      rd_data_in_rise(22) => rd_data_rise(22),
      rd_data_in_rise(21) => rd_data_rise(21),
      rd_data_in_rise(20) => rd_data_rise(20),
      rd_data_in_rise(19) => rd_data_rise(19),
      rd_data_in_rise(18) => rd_data_rise(18),
      rd_data_in_rise(17) => rd_data_rise(17),
      rd_data_in_rise(16) => rd_data_rise(16),
      rd_data_in_rise(15) => rd_data_rise(15),
      rd_data_in_rise(14) => rd_data_rise(14),
      rd_data_in_rise(13) => rd_data_rise(13),
      rd_data_in_rise(12) => rd_data_rise(12),
      rd_data_in_rise(11) => rd_data_rise(11),
      rd_data_in_rise(10) => rd_data_rise(10),
      rd_data_in_rise(9) => rd_data_rise(9),
      rd_data_in_rise(8) => rd_data_rise(8),
      rd_data_in_rise(7) => rd_data_rise(7),
      rd_data_in_rise(6) => rd_data_rise(6),
      rd_data_in_rise(5) => rd_data_rise(5),
      rd_data_in_rise(4) => rd_data_rise(4),
      rd_data_in_rise(3) => rd_data_rise(3),
      rd_data_in_rise(2) => rd_data_rise(2),
      rd_data_in_rise(1) => rd_data_rise(1),
      rd_data_in_rise(0) => rd_data_rise(0),
      rd_data_in_fall(63) => rd_data_fall(63),
      rd_data_in_fall(62) => rd_data_fall(62),
      rd_data_in_fall(61) => rd_data_fall(61),
      rd_data_in_fall(60) => rd_data_fall(60),
      rd_data_in_fall(59) => rd_data_fall(59),
      rd_data_in_fall(58) => rd_data_fall(58),
      rd_data_in_fall(57) => rd_data_fall(57),
      rd_data_in_fall(56) => rd_data_fall(56),
      rd_data_in_fall(55) => rd_data_fall(55),
      rd_data_in_fall(54) => rd_data_fall(54),
      rd_data_in_fall(53) => rd_data_fall(53),
      rd_data_in_fall(52) => rd_data_fall(52),
      rd_data_in_fall(51) => rd_data_fall(51),
      rd_data_in_fall(50) => rd_data_fall(50),
      rd_data_in_fall(49) => rd_data_fall(49),
      rd_data_in_fall(48) => rd_data_fall(48),
      rd_data_in_fall(47) => rd_data_fall(47),
      rd_data_in_fall(46) => rd_data_fall(46),
      rd_data_in_fall(45) => rd_data_fall(45),
      rd_data_in_fall(44) => rd_data_fall(44),
      rd_data_in_fall(43) => rd_data_fall(43),
      rd_data_in_fall(42) => rd_data_fall(42),
      rd_data_in_fall(41) => rd_data_fall(41),
      rd_data_in_fall(40) => rd_data_fall(40),
      rd_data_in_fall(39) => rd_data_fall(39),
      rd_data_in_fall(38) => rd_data_fall(38),
      rd_data_in_fall(37) => rd_data_fall(37),
      rd_data_in_fall(36) => rd_data_fall(36),
      rd_data_in_fall(35) => rd_data_fall(35),
      rd_data_in_fall(34) => rd_data_fall(34),
      rd_data_in_fall(33) => rd_data_fall(33),
      rd_data_in_fall(32) => rd_data_fall(32),
      rd_data_in_fall(31) => rd_data_fall(31),
      rd_data_in_fall(30) => rd_data_fall(30),
      rd_data_in_fall(29) => rd_data_fall(29),
      rd_data_in_fall(28) => rd_data_fall(28),
      rd_data_in_fall(27) => rd_data_fall(27),
      rd_data_in_fall(26) => rd_data_fall(26),
      rd_data_in_fall(25) => rd_data_fall(25),
      rd_data_in_fall(24) => rd_data_fall(24),
      rd_data_in_fall(23) => rd_data_fall(23),
      rd_data_in_fall(22) => rd_data_fall(22),
      rd_data_in_fall(21) => rd_data_fall(21),
      rd_data_in_fall(20) => rd_data_fall(20),
      rd_data_in_fall(19) => rd_data_fall(19),
      rd_data_in_fall(18) => rd_data_fall(18),
      rd_data_in_fall(17) => rd_data_fall(17),
      rd_data_in_fall(16) => rd_data_fall(16),
      rd_data_in_fall(15) => rd_data_fall(15),
      rd_data_in_fall(14) => rd_data_fall(14),
      rd_data_in_fall(13) => rd_data_fall(13),
      rd_data_in_fall(12) => rd_data_fall(12),
      rd_data_in_fall(11) => rd_data_fall(11),
      rd_data_in_fall(10) => rd_data_fall(10),
      rd_data_in_fall(9) => rd_data_fall(9),
      rd_data_in_fall(8) => rd_data_fall(8),
      rd_data_in_fall(7) => rd_data_fall(7),
      rd_data_in_fall(6) => rd_data_fall(6),
      rd_data_in_fall(5) => rd_data_fall(5),
      rd_data_in_fall(4) => rd_data_fall(4),
      rd_data_in_fall(3) => rd_data_fall(3),
      rd_data_in_fall(2) => rd_data_fall(2),
      rd_data_in_fall(1) => rd_data_fall(1),
      rd_data_in_fall(0) => rd_data_fall(0)
    );
  u_phy_top : ddr2_phy_top
    port map (
      ctrl_ref_flag => ctrl_ref_flag,
      ctrl_rden => ctrl_rden,
      dbg_idel_down_dq => NLW_u_phy_top_dbg_idel_down_dq_UNCONNECTED,
      ctrl_we_n => ctrl_we_n,
      ctrl_ras_n => ctrl_ras_n,
      ctrl_wren => ctrl_wren,
      dbg_idel_down_all => NLW_u_phy_top_dbg_idel_down_all_UNCONNECTED,
      rst0 => rst0,
      dbg_sel_all_idel_dqs => NLW_u_phy_top_dbg_sel_all_idel_dqs_UNCONNECTED,
      wdf_rden => wdf_rden,
      dbg_idel_up_dqs => NLW_u_phy_top_dbg_idel_up_dqs_UNCONNECTED,
      dbg_idel_up_gate => NLW_u_phy_top_dbg_idel_up_gate_UNCONNECTED,
      clk0 => clk0,
      rstdiv0 => rstdiv0,
      ddr_ras_n => ddr_ras_n,
      ctrl_cas_n => ctrl_cas_n,
      dbg_sel_all_idel_gate => NLW_u_phy_top_dbg_sel_all_idel_gate_UNCONNECTED,
      ddr_we_n => ddr_we_n,
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      dbg_idel_down_dqs => NLW_u_phy_top_dbg_idel_down_dqs_UNCONNECTED,
      dbg_idel_down_gate => NLW_u_phy_top_dbg_idel_down_gate_UNCONNECTED,
      dbg_idel_up_dq => NLW_u_phy_top_dbg_idel_up_dq_UNCONNECTED,
      dbg_idel_up_all => NLW_u_phy_top_dbg_idel_up_all_UNCONNECTED,
      rst90 => rst90,
      dbg_sel_all_idel_dq => NLW_u_phy_top_dbg_sel_all_idel_dq_UNCONNECTED,
      phy_init_done => NlwRenamedSig_OI_phy_init_done,
      ddr_cas_n => ddr_cas_n,
      ddr_dqs_n(7) => ddr_dqs_n(7),
      ddr_dqs_n(6) => ddr_dqs_n(6),
      ddr_dqs_n(5) => ddr_dqs_n(5),
      ddr_dqs_n(4) => ddr_dqs_n(4),
      ddr_dqs_n(3) => ddr_dqs_n(3),
      ddr_dqs_n(2) => ddr_dqs_n(2),
      ddr_dqs_n(1) => ddr_dqs_n(1),
      ddr_dqs_n(0) => ddr_dqs_n(0),
      ddr_dqs(7) => ddr_dqs(7),
      ddr_dqs(6) => ddr_dqs(6),
      ddr_dqs(5) => ddr_dqs(5),
      ddr_dqs(4) => ddr_dqs(4),
      ddr_dqs(3) => ddr_dqs(3),
      ddr_dqs(2) => ddr_dqs(2),
      ddr_dqs(1) => ddr_dqs(1),
      ddr_dqs(0) => ddr_dqs(0),
      ddr_dq(63) => ddr_dq(63),
      ddr_dq(62) => ddr_dq(62),
      ddr_dq(61) => ddr_dq(61),
      ddr_dq(60) => ddr_dq(60),
      ddr_dq(59) => ddr_dq(59),
      ddr_dq(58) => ddr_dq(58),
      ddr_dq(57) => ddr_dq(57),
      ddr_dq(56) => ddr_dq(56),
      ddr_dq(55) => ddr_dq(55),
      ddr_dq(54) => ddr_dq(54),
      ddr_dq(53) => ddr_dq(53),
      ddr_dq(52) => ddr_dq(52),
      ddr_dq(51) => ddr_dq(51),
      ddr_dq(50) => ddr_dq(50),
      ddr_dq(49) => ddr_dq(49),
      ddr_dq(48) => ddr_dq(48),
      ddr_dq(47) => ddr_dq(47),
      ddr_dq(46) => ddr_dq(46),
      ddr_dq(45) => ddr_dq(45),
      ddr_dq(44) => ddr_dq(44),
      ddr_dq(43) => ddr_dq(43),
      ddr_dq(42) => ddr_dq(42),
      ddr_dq(41) => ddr_dq(41),
      ddr_dq(40) => ddr_dq(40),
      ddr_dq(39) => ddr_dq(39),
      ddr_dq(38) => ddr_dq(38),
      ddr_dq(37) => ddr_dq(37),
      ddr_dq(36) => ddr_dq(36),
      ddr_dq(35) => ddr_dq(35),
      ddr_dq(34) => ddr_dq(34),
      ddr_dq(33) => ddr_dq(33),
      ddr_dq(32) => ddr_dq(32),
      ddr_dq(31) => ddr_dq(31),
      ddr_dq(30) => ddr_dq(30),
      ddr_dq(29) => ddr_dq(29),
      ddr_dq(28) => ddr_dq(28),
      ddr_dq(27) => ddr_dq(27),
      ddr_dq(26) => ddr_dq(26),
      ddr_dq(25) => ddr_dq(25),
      ddr_dq(24) => ddr_dq(24),
      ddr_dq(23) => ddr_dq(23),
      ddr_dq(22) => ddr_dq(22),
      ddr_dq(21) => ddr_dq(21),
      ddr_dq(20) => ddr_dq(20),
      ddr_dq(19) => ddr_dq(19),
      ddr_dq(18) => ddr_dq(18),
      ddr_dq(17) => ddr_dq(17),
      ddr_dq(16) => ddr_dq(16),
      ddr_dq(15) => ddr_dq(15),
      ddr_dq(14) => ddr_dq(14),
      ddr_dq(13) => ddr_dq(13),
      ddr_dq(12) => ddr_dq(12),
      ddr_dq(11) => ddr_dq(11),
      ddr_dq(10) => ddr_dq(10),
      ddr_dq(9) => ddr_dq(9),
      ddr_dq(8) => ddr_dq(8),
      ddr_dq(7) => ddr_dq(7),
      ddr_dq(6) => ddr_dq(6),
      ddr_dq(5) => ddr_dq(5),
      ddr_dq(4) => ddr_dq(4),
      ddr_dq(3) => ddr_dq(3),
      ddr_dq(2) => ddr_dq(2),
      ddr_dq(1) => ddr_dq(1),
      ddr_dq(0) => ddr_dq(0),
      dbg_calib_gate_tap_cnt(47) => dbg_calib_gate_tap_cnt(47),
      dbg_calib_gate_tap_cnt(46) => dbg_calib_gate_tap_cnt(46),
      dbg_calib_gate_tap_cnt(45) => dbg_calib_gate_tap_cnt(45),
      dbg_calib_gate_tap_cnt(44) => dbg_calib_gate_tap_cnt(44),
      dbg_calib_gate_tap_cnt(43) => dbg_calib_gate_tap_cnt(43),
      dbg_calib_gate_tap_cnt(42) => dbg_calib_gate_tap_cnt(42),
      dbg_calib_gate_tap_cnt(41) => dbg_calib_gate_tap_cnt(41),
      dbg_calib_gate_tap_cnt(40) => dbg_calib_gate_tap_cnt(40),
      dbg_calib_gate_tap_cnt(39) => dbg_calib_gate_tap_cnt(39),
      dbg_calib_gate_tap_cnt(38) => dbg_calib_gate_tap_cnt(38),
      dbg_calib_gate_tap_cnt(37) => dbg_calib_gate_tap_cnt(37),
      dbg_calib_gate_tap_cnt(36) => dbg_calib_gate_tap_cnt(36),
      dbg_calib_gate_tap_cnt(35) => dbg_calib_gate_tap_cnt(35),
      dbg_calib_gate_tap_cnt(34) => dbg_calib_gate_tap_cnt(34),
      dbg_calib_gate_tap_cnt(33) => dbg_calib_gate_tap_cnt(33),
      dbg_calib_gate_tap_cnt(32) => dbg_calib_gate_tap_cnt(32),
      dbg_calib_gate_tap_cnt(31) => dbg_calib_gate_tap_cnt(31),
      dbg_calib_gate_tap_cnt(30) => dbg_calib_gate_tap_cnt(30),
      dbg_calib_gate_tap_cnt(29) => dbg_calib_gate_tap_cnt(29),
      dbg_calib_gate_tap_cnt(28) => dbg_calib_gate_tap_cnt(28),
      dbg_calib_gate_tap_cnt(27) => dbg_calib_gate_tap_cnt(27),
      dbg_calib_gate_tap_cnt(26) => dbg_calib_gate_tap_cnt(26),
      dbg_calib_gate_tap_cnt(25) => dbg_calib_gate_tap_cnt(25),
      dbg_calib_gate_tap_cnt(24) => dbg_calib_gate_tap_cnt(24),
      dbg_calib_gate_tap_cnt(23) => dbg_calib_gate_tap_cnt(23),
      dbg_calib_gate_tap_cnt(22) => dbg_calib_gate_tap_cnt(22),
      dbg_calib_gate_tap_cnt(21) => dbg_calib_gate_tap_cnt(21),
      dbg_calib_gate_tap_cnt(20) => dbg_calib_gate_tap_cnt(20),
      dbg_calib_gate_tap_cnt(19) => dbg_calib_gate_tap_cnt(19),
      dbg_calib_gate_tap_cnt(18) => dbg_calib_gate_tap_cnt(18),
      dbg_calib_gate_tap_cnt(17) => dbg_calib_gate_tap_cnt(17),
      dbg_calib_gate_tap_cnt(16) => dbg_calib_gate_tap_cnt(16),
      dbg_calib_gate_tap_cnt(15) => dbg_calib_gate_tap_cnt(15),
      dbg_calib_gate_tap_cnt(14) => dbg_calib_gate_tap_cnt(14),
      dbg_calib_gate_tap_cnt(13) => dbg_calib_gate_tap_cnt(13),
      dbg_calib_gate_tap_cnt(12) => dbg_calib_gate_tap_cnt(12),
      dbg_calib_gate_tap_cnt(11) => dbg_calib_gate_tap_cnt(11),
      dbg_calib_gate_tap_cnt(10) => dbg_calib_gate_tap_cnt(10),
      dbg_calib_gate_tap_cnt(9) => dbg_calib_gate_tap_cnt(9),
      dbg_calib_gate_tap_cnt(8) => dbg_calib_gate_tap_cnt(8),
      dbg_calib_gate_tap_cnt(7) => dbg_calib_gate_tap_cnt(7),
      dbg_calib_gate_tap_cnt(6) => dbg_calib_gate_tap_cnt(6),
      dbg_calib_gate_tap_cnt(5) => dbg_calib_gate_tap_cnt(5),
      dbg_calib_gate_tap_cnt(4) => dbg_calib_gate_tap_cnt(4),
      dbg_calib_gate_tap_cnt(3) => dbg_calib_gate_tap_cnt(3),
      dbg_calib_gate_tap_cnt(2) => dbg_calib_gate_tap_cnt(2),
      dbg_calib_gate_tap_cnt(1) => dbg_calib_gate_tap_cnt(1),
      dbg_calib_gate_tap_cnt(0) => dbg_calib_gate_tap_cnt(0),
      dbg_calib_dqs_tap_cnt(47) => dbg_calib_dqs_tap_cnt(47),
      dbg_calib_dqs_tap_cnt(46) => dbg_calib_dqs_tap_cnt(46),
      dbg_calib_dqs_tap_cnt(45) => dbg_calib_dqs_tap_cnt(45),
      dbg_calib_dqs_tap_cnt(44) => dbg_calib_dqs_tap_cnt(44),
      dbg_calib_dqs_tap_cnt(43) => dbg_calib_dqs_tap_cnt(43),
      dbg_calib_dqs_tap_cnt(42) => dbg_calib_dqs_tap_cnt(42),
      dbg_calib_dqs_tap_cnt(41) => dbg_calib_dqs_tap_cnt(41),
      dbg_calib_dqs_tap_cnt(40) => dbg_calib_dqs_tap_cnt(40),
      dbg_calib_dqs_tap_cnt(39) => dbg_calib_dqs_tap_cnt(39),
      dbg_calib_dqs_tap_cnt(38) => dbg_calib_dqs_tap_cnt(38),
      dbg_calib_dqs_tap_cnt(37) => dbg_calib_dqs_tap_cnt(37),
      dbg_calib_dqs_tap_cnt(36) => dbg_calib_dqs_tap_cnt(36),
      dbg_calib_dqs_tap_cnt(35) => dbg_calib_dqs_tap_cnt(35),
      dbg_calib_dqs_tap_cnt(34) => dbg_calib_dqs_tap_cnt(34),
      dbg_calib_dqs_tap_cnt(33) => dbg_calib_dqs_tap_cnt(33),
      dbg_calib_dqs_tap_cnt(32) => dbg_calib_dqs_tap_cnt(32),
      dbg_calib_dqs_tap_cnt(31) => dbg_calib_dqs_tap_cnt(31),
      dbg_calib_dqs_tap_cnt(30) => dbg_calib_dqs_tap_cnt(30),
      dbg_calib_dqs_tap_cnt(29) => dbg_calib_dqs_tap_cnt(29),
      dbg_calib_dqs_tap_cnt(28) => dbg_calib_dqs_tap_cnt(28),
      dbg_calib_dqs_tap_cnt(27) => dbg_calib_dqs_tap_cnt(27),
      dbg_calib_dqs_tap_cnt(26) => dbg_calib_dqs_tap_cnt(26),
      dbg_calib_dqs_tap_cnt(25) => dbg_calib_dqs_tap_cnt(25),
      dbg_calib_dqs_tap_cnt(24) => dbg_calib_dqs_tap_cnt(24),
      dbg_calib_dqs_tap_cnt(23) => dbg_calib_dqs_tap_cnt(23),
      dbg_calib_dqs_tap_cnt(22) => dbg_calib_dqs_tap_cnt(22),
      dbg_calib_dqs_tap_cnt(21) => dbg_calib_dqs_tap_cnt(21),
      dbg_calib_dqs_tap_cnt(20) => dbg_calib_dqs_tap_cnt(20),
      dbg_calib_dqs_tap_cnt(19) => dbg_calib_dqs_tap_cnt(19),
      dbg_calib_dqs_tap_cnt(18) => dbg_calib_dqs_tap_cnt(18),
      dbg_calib_dqs_tap_cnt(17) => dbg_calib_dqs_tap_cnt(17),
      dbg_calib_dqs_tap_cnt(16) => dbg_calib_dqs_tap_cnt(16),
      dbg_calib_dqs_tap_cnt(15) => dbg_calib_dqs_tap_cnt(15),
      dbg_calib_dqs_tap_cnt(14) => dbg_calib_dqs_tap_cnt(14),
      dbg_calib_dqs_tap_cnt(13) => dbg_calib_dqs_tap_cnt(13),
      dbg_calib_dqs_tap_cnt(12) => dbg_calib_dqs_tap_cnt(12),
      dbg_calib_dqs_tap_cnt(11) => dbg_calib_dqs_tap_cnt(11),
      dbg_calib_dqs_tap_cnt(10) => dbg_calib_dqs_tap_cnt(10),
      dbg_calib_dqs_tap_cnt(9) => dbg_calib_dqs_tap_cnt(9),
      dbg_calib_dqs_tap_cnt(8) => dbg_calib_dqs_tap_cnt(8),
      dbg_calib_dqs_tap_cnt(7) => dbg_calib_dqs_tap_cnt(7),
      dbg_calib_dqs_tap_cnt(6) => dbg_calib_dqs_tap_cnt(6),
      dbg_calib_dqs_tap_cnt(5) => dbg_calib_dqs_tap_cnt(5),
      dbg_calib_dqs_tap_cnt(4) => dbg_calib_dqs_tap_cnt(4),
      dbg_calib_dqs_tap_cnt(3) => dbg_calib_dqs_tap_cnt(3),
      dbg_calib_dqs_tap_cnt(2) => dbg_calib_dqs_tap_cnt(2),
      dbg_calib_dqs_tap_cnt(1) => dbg_calib_dqs_tap_cnt(1),
      dbg_calib_dqs_tap_cnt(0) => dbg_calib_dqs_tap_cnt(0),
      phy_calib_rden_sel(7) => phy_calib_rden_sel(7),
      phy_calib_rden_sel(6) => phy_calib_rden_sel(6),
      phy_calib_rden_sel(5) => phy_calib_rden_sel(5),
      phy_calib_rden_sel(4) => phy_calib_rden_sel(4),
      phy_calib_rden_sel(3) => phy_calib_rden_sel(3),
      phy_calib_rden_sel(2) => phy_calib_rden_sel(2),
      phy_calib_rden_sel(1) => phy_calib_rden_sel(1),
      phy_calib_rden_sel(0) => phy_calib_rden_sel(0),
      dbg_calib_err(3) => dbg_calib_err(3),
      dbg_calib_err(2) => dbg_calib_err(2),
      dbg_calib_err(1) => dbg_calib_err(1),
      dbg_calib_err(0) => dbg_calib_err(0),
      ddr_cke(1) => ddr_cke(1),
      ddr_cke(0) => ddr_cke(0),
      dbg_calib_dq_tap_cnt(383) => dbg_calib_dq_tap_cnt(383),
      dbg_calib_dq_tap_cnt(382) => dbg_calib_dq_tap_cnt(382),
      dbg_calib_dq_tap_cnt(381) => dbg_calib_dq_tap_cnt(381),
      dbg_calib_dq_tap_cnt(380) => dbg_calib_dq_tap_cnt(380),
      dbg_calib_dq_tap_cnt(379) => dbg_calib_dq_tap_cnt(379),
      dbg_calib_dq_tap_cnt(378) => dbg_calib_dq_tap_cnt(378),
      dbg_calib_dq_tap_cnt(377) => dbg_calib_dq_tap_cnt(377),
      dbg_calib_dq_tap_cnt(376) => dbg_calib_dq_tap_cnt(376),
      dbg_calib_dq_tap_cnt(375) => dbg_calib_dq_tap_cnt(375),
      dbg_calib_dq_tap_cnt(374) => dbg_calib_dq_tap_cnt(374),
      dbg_calib_dq_tap_cnt(373) => dbg_calib_dq_tap_cnt(373),
      dbg_calib_dq_tap_cnt(372) => dbg_calib_dq_tap_cnt(372),
      dbg_calib_dq_tap_cnt(371) => dbg_calib_dq_tap_cnt(371),
      dbg_calib_dq_tap_cnt(370) => dbg_calib_dq_tap_cnt(370),
      dbg_calib_dq_tap_cnt(369) => dbg_calib_dq_tap_cnt(369),
      dbg_calib_dq_tap_cnt(368) => dbg_calib_dq_tap_cnt(368),
      dbg_calib_dq_tap_cnt(367) => dbg_calib_dq_tap_cnt(367),
      dbg_calib_dq_tap_cnt(366) => dbg_calib_dq_tap_cnt(366),
      dbg_calib_dq_tap_cnt(365) => dbg_calib_dq_tap_cnt(365),
      dbg_calib_dq_tap_cnt(364) => dbg_calib_dq_tap_cnt(364),
      dbg_calib_dq_tap_cnt(363) => dbg_calib_dq_tap_cnt(363),
      dbg_calib_dq_tap_cnt(362) => dbg_calib_dq_tap_cnt(362),
      dbg_calib_dq_tap_cnt(361) => dbg_calib_dq_tap_cnt(361),
      dbg_calib_dq_tap_cnt(360) => dbg_calib_dq_tap_cnt(360),
      dbg_calib_dq_tap_cnt(359) => dbg_calib_dq_tap_cnt(359),
      dbg_calib_dq_tap_cnt(358) => dbg_calib_dq_tap_cnt(358),
      dbg_calib_dq_tap_cnt(357) => dbg_calib_dq_tap_cnt(357),
      dbg_calib_dq_tap_cnt(356) => dbg_calib_dq_tap_cnt(356),
      dbg_calib_dq_tap_cnt(355) => dbg_calib_dq_tap_cnt(355),
      dbg_calib_dq_tap_cnt(354) => dbg_calib_dq_tap_cnt(354),
      dbg_calib_dq_tap_cnt(353) => dbg_calib_dq_tap_cnt(353),
      dbg_calib_dq_tap_cnt(352) => dbg_calib_dq_tap_cnt(352),
      dbg_calib_dq_tap_cnt(351) => dbg_calib_dq_tap_cnt(351),
      dbg_calib_dq_tap_cnt(350) => dbg_calib_dq_tap_cnt(350),
      dbg_calib_dq_tap_cnt(349) => dbg_calib_dq_tap_cnt(349),
      dbg_calib_dq_tap_cnt(348) => dbg_calib_dq_tap_cnt(348),
      dbg_calib_dq_tap_cnt(347) => dbg_calib_dq_tap_cnt(347),
      dbg_calib_dq_tap_cnt(346) => dbg_calib_dq_tap_cnt(346),
      dbg_calib_dq_tap_cnt(345) => dbg_calib_dq_tap_cnt(345),
      dbg_calib_dq_tap_cnt(344) => dbg_calib_dq_tap_cnt(344),
      dbg_calib_dq_tap_cnt(343) => dbg_calib_dq_tap_cnt(343),
      dbg_calib_dq_tap_cnt(342) => dbg_calib_dq_tap_cnt(342),
      dbg_calib_dq_tap_cnt(341) => dbg_calib_dq_tap_cnt(341),
      dbg_calib_dq_tap_cnt(340) => dbg_calib_dq_tap_cnt(340),
      dbg_calib_dq_tap_cnt(339) => dbg_calib_dq_tap_cnt(339),
      dbg_calib_dq_tap_cnt(338) => dbg_calib_dq_tap_cnt(338),
      dbg_calib_dq_tap_cnt(337) => dbg_calib_dq_tap_cnt(337),
      dbg_calib_dq_tap_cnt(336) => dbg_calib_dq_tap_cnt(336),
      dbg_calib_dq_tap_cnt(335) => dbg_calib_dq_tap_cnt(335),
      dbg_calib_dq_tap_cnt(334) => dbg_calib_dq_tap_cnt(334),
      dbg_calib_dq_tap_cnt(333) => dbg_calib_dq_tap_cnt(333),
      dbg_calib_dq_tap_cnt(332) => dbg_calib_dq_tap_cnt(332),
      dbg_calib_dq_tap_cnt(331) => dbg_calib_dq_tap_cnt(331),
      dbg_calib_dq_tap_cnt(330) => dbg_calib_dq_tap_cnt(330),
      dbg_calib_dq_tap_cnt(329) => dbg_calib_dq_tap_cnt(329),
      dbg_calib_dq_tap_cnt(328) => dbg_calib_dq_tap_cnt(328),
      dbg_calib_dq_tap_cnt(327) => dbg_calib_dq_tap_cnt(327),
      dbg_calib_dq_tap_cnt(326) => dbg_calib_dq_tap_cnt(326),
      dbg_calib_dq_tap_cnt(325) => dbg_calib_dq_tap_cnt(325),
      dbg_calib_dq_tap_cnt(324) => dbg_calib_dq_tap_cnt(324),
      dbg_calib_dq_tap_cnt(323) => dbg_calib_dq_tap_cnt(323),
      dbg_calib_dq_tap_cnt(322) => dbg_calib_dq_tap_cnt(322),
      dbg_calib_dq_tap_cnt(321) => dbg_calib_dq_tap_cnt(321),
      dbg_calib_dq_tap_cnt(320) => dbg_calib_dq_tap_cnt(320),
      dbg_calib_dq_tap_cnt(319) => dbg_calib_dq_tap_cnt(319),
      dbg_calib_dq_tap_cnt(318) => dbg_calib_dq_tap_cnt(318),
      dbg_calib_dq_tap_cnt(317) => dbg_calib_dq_tap_cnt(317),
      dbg_calib_dq_tap_cnt(316) => dbg_calib_dq_tap_cnt(316),
      dbg_calib_dq_tap_cnt(315) => dbg_calib_dq_tap_cnt(315),
      dbg_calib_dq_tap_cnt(314) => dbg_calib_dq_tap_cnt(314),
      dbg_calib_dq_tap_cnt(313) => dbg_calib_dq_tap_cnt(313),
      dbg_calib_dq_tap_cnt(312) => dbg_calib_dq_tap_cnt(312),
      dbg_calib_dq_tap_cnt(311) => dbg_calib_dq_tap_cnt(311),
      dbg_calib_dq_tap_cnt(310) => dbg_calib_dq_tap_cnt(310),
      dbg_calib_dq_tap_cnt(309) => dbg_calib_dq_tap_cnt(309),
      dbg_calib_dq_tap_cnt(308) => dbg_calib_dq_tap_cnt(308),
      dbg_calib_dq_tap_cnt(307) => dbg_calib_dq_tap_cnt(307),
      dbg_calib_dq_tap_cnt(306) => dbg_calib_dq_tap_cnt(306),
      dbg_calib_dq_tap_cnt(305) => dbg_calib_dq_tap_cnt(305),
      dbg_calib_dq_tap_cnt(304) => dbg_calib_dq_tap_cnt(304),
      dbg_calib_dq_tap_cnt(303) => dbg_calib_dq_tap_cnt(303),
      dbg_calib_dq_tap_cnt(302) => dbg_calib_dq_tap_cnt(302),
      dbg_calib_dq_tap_cnt(301) => dbg_calib_dq_tap_cnt(301),
      dbg_calib_dq_tap_cnt(300) => dbg_calib_dq_tap_cnt(300),
      dbg_calib_dq_tap_cnt(299) => dbg_calib_dq_tap_cnt(299),
      dbg_calib_dq_tap_cnt(298) => dbg_calib_dq_tap_cnt(298),
      dbg_calib_dq_tap_cnt(297) => dbg_calib_dq_tap_cnt(297),
      dbg_calib_dq_tap_cnt(296) => dbg_calib_dq_tap_cnt(296),
      dbg_calib_dq_tap_cnt(295) => dbg_calib_dq_tap_cnt(295),
      dbg_calib_dq_tap_cnt(294) => dbg_calib_dq_tap_cnt(294),
      dbg_calib_dq_tap_cnt(293) => dbg_calib_dq_tap_cnt(293),
      dbg_calib_dq_tap_cnt(292) => dbg_calib_dq_tap_cnt(292),
      dbg_calib_dq_tap_cnt(291) => dbg_calib_dq_tap_cnt(291),
      dbg_calib_dq_tap_cnt(290) => dbg_calib_dq_tap_cnt(290),
      dbg_calib_dq_tap_cnt(289) => dbg_calib_dq_tap_cnt(289),
      dbg_calib_dq_tap_cnt(288) => dbg_calib_dq_tap_cnt(288),
      dbg_calib_dq_tap_cnt(287) => dbg_calib_dq_tap_cnt(287),
      dbg_calib_dq_tap_cnt(286) => dbg_calib_dq_tap_cnt(286),
      dbg_calib_dq_tap_cnt(285) => dbg_calib_dq_tap_cnt(285),
      dbg_calib_dq_tap_cnt(284) => dbg_calib_dq_tap_cnt(284),
      dbg_calib_dq_tap_cnt(283) => dbg_calib_dq_tap_cnt(283),
      dbg_calib_dq_tap_cnt(282) => dbg_calib_dq_tap_cnt(282),
      dbg_calib_dq_tap_cnt(281) => dbg_calib_dq_tap_cnt(281),
      dbg_calib_dq_tap_cnt(280) => dbg_calib_dq_tap_cnt(280),
      dbg_calib_dq_tap_cnt(279) => dbg_calib_dq_tap_cnt(279),
      dbg_calib_dq_tap_cnt(278) => dbg_calib_dq_tap_cnt(278),
      dbg_calib_dq_tap_cnt(277) => dbg_calib_dq_tap_cnt(277),
      dbg_calib_dq_tap_cnt(276) => dbg_calib_dq_tap_cnt(276),
      dbg_calib_dq_tap_cnt(275) => dbg_calib_dq_tap_cnt(275),
      dbg_calib_dq_tap_cnt(274) => dbg_calib_dq_tap_cnt(274),
      dbg_calib_dq_tap_cnt(273) => dbg_calib_dq_tap_cnt(273),
      dbg_calib_dq_tap_cnt(272) => dbg_calib_dq_tap_cnt(272),
      dbg_calib_dq_tap_cnt(271) => dbg_calib_dq_tap_cnt(271),
      dbg_calib_dq_tap_cnt(270) => dbg_calib_dq_tap_cnt(270),
      dbg_calib_dq_tap_cnt(269) => dbg_calib_dq_tap_cnt(269),
      dbg_calib_dq_tap_cnt(268) => dbg_calib_dq_tap_cnt(268),
      dbg_calib_dq_tap_cnt(267) => dbg_calib_dq_tap_cnt(267),
      dbg_calib_dq_tap_cnt(266) => dbg_calib_dq_tap_cnt(266),
      dbg_calib_dq_tap_cnt(265) => dbg_calib_dq_tap_cnt(265),
      dbg_calib_dq_tap_cnt(264) => dbg_calib_dq_tap_cnt(264),
      dbg_calib_dq_tap_cnt(263) => dbg_calib_dq_tap_cnt(263),
      dbg_calib_dq_tap_cnt(262) => dbg_calib_dq_tap_cnt(262),
      dbg_calib_dq_tap_cnt(261) => dbg_calib_dq_tap_cnt(261),
      dbg_calib_dq_tap_cnt(260) => dbg_calib_dq_tap_cnt(260),
      dbg_calib_dq_tap_cnt(259) => dbg_calib_dq_tap_cnt(259),
      dbg_calib_dq_tap_cnt(258) => dbg_calib_dq_tap_cnt(258),
      dbg_calib_dq_tap_cnt(257) => dbg_calib_dq_tap_cnt(257),
      dbg_calib_dq_tap_cnt(256) => dbg_calib_dq_tap_cnt(256),
      dbg_calib_dq_tap_cnt(255) => dbg_calib_dq_tap_cnt(255),
      dbg_calib_dq_tap_cnt(254) => dbg_calib_dq_tap_cnt(254),
      dbg_calib_dq_tap_cnt(253) => dbg_calib_dq_tap_cnt(253),
      dbg_calib_dq_tap_cnt(252) => dbg_calib_dq_tap_cnt(252),
      dbg_calib_dq_tap_cnt(251) => dbg_calib_dq_tap_cnt(251),
      dbg_calib_dq_tap_cnt(250) => dbg_calib_dq_tap_cnt(250),
      dbg_calib_dq_tap_cnt(249) => dbg_calib_dq_tap_cnt(249),
      dbg_calib_dq_tap_cnt(248) => dbg_calib_dq_tap_cnt(248),
      dbg_calib_dq_tap_cnt(247) => dbg_calib_dq_tap_cnt(247),
      dbg_calib_dq_tap_cnt(246) => dbg_calib_dq_tap_cnt(246),
      dbg_calib_dq_tap_cnt(245) => dbg_calib_dq_tap_cnt(245),
      dbg_calib_dq_tap_cnt(244) => dbg_calib_dq_tap_cnt(244),
      dbg_calib_dq_tap_cnt(243) => dbg_calib_dq_tap_cnt(243),
      dbg_calib_dq_tap_cnt(242) => dbg_calib_dq_tap_cnt(242),
      dbg_calib_dq_tap_cnt(241) => dbg_calib_dq_tap_cnt(241),
      dbg_calib_dq_tap_cnt(240) => dbg_calib_dq_tap_cnt(240),
      dbg_calib_dq_tap_cnt(239) => dbg_calib_dq_tap_cnt(239),
      dbg_calib_dq_tap_cnt(238) => dbg_calib_dq_tap_cnt(238),
      dbg_calib_dq_tap_cnt(237) => dbg_calib_dq_tap_cnt(237),
      dbg_calib_dq_tap_cnt(236) => dbg_calib_dq_tap_cnt(236),
      dbg_calib_dq_tap_cnt(235) => dbg_calib_dq_tap_cnt(235),
      dbg_calib_dq_tap_cnt(234) => dbg_calib_dq_tap_cnt(234),
      dbg_calib_dq_tap_cnt(233) => dbg_calib_dq_tap_cnt(233),
      dbg_calib_dq_tap_cnt(232) => dbg_calib_dq_tap_cnt(232),
      dbg_calib_dq_tap_cnt(231) => dbg_calib_dq_tap_cnt(231),
      dbg_calib_dq_tap_cnt(230) => dbg_calib_dq_tap_cnt(230),
      dbg_calib_dq_tap_cnt(229) => dbg_calib_dq_tap_cnt(229),
      dbg_calib_dq_tap_cnt(228) => dbg_calib_dq_tap_cnt(228),
      dbg_calib_dq_tap_cnt(227) => dbg_calib_dq_tap_cnt(227),
      dbg_calib_dq_tap_cnt(226) => dbg_calib_dq_tap_cnt(226),
      dbg_calib_dq_tap_cnt(225) => dbg_calib_dq_tap_cnt(225),
      dbg_calib_dq_tap_cnt(224) => dbg_calib_dq_tap_cnt(224),
      dbg_calib_dq_tap_cnt(223) => dbg_calib_dq_tap_cnt(223),
      dbg_calib_dq_tap_cnt(222) => dbg_calib_dq_tap_cnt(222),
      dbg_calib_dq_tap_cnt(221) => dbg_calib_dq_tap_cnt(221),
      dbg_calib_dq_tap_cnt(220) => dbg_calib_dq_tap_cnt(220),
      dbg_calib_dq_tap_cnt(219) => dbg_calib_dq_tap_cnt(219),
      dbg_calib_dq_tap_cnt(218) => dbg_calib_dq_tap_cnt(218),
      dbg_calib_dq_tap_cnt(217) => dbg_calib_dq_tap_cnt(217),
      dbg_calib_dq_tap_cnt(216) => dbg_calib_dq_tap_cnt(216),
      dbg_calib_dq_tap_cnt(215) => dbg_calib_dq_tap_cnt(215),
      dbg_calib_dq_tap_cnt(214) => dbg_calib_dq_tap_cnt(214),
      dbg_calib_dq_tap_cnt(213) => dbg_calib_dq_tap_cnt(213),
      dbg_calib_dq_tap_cnt(212) => dbg_calib_dq_tap_cnt(212),
      dbg_calib_dq_tap_cnt(211) => dbg_calib_dq_tap_cnt(211),
      dbg_calib_dq_tap_cnt(210) => dbg_calib_dq_tap_cnt(210),
      dbg_calib_dq_tap_cnt(209) => dbg_calib_dq_tap_cnt(209),
      dbg_calib_dq_tap_cnt(208) => dbg_calib_dq_tap_cnt(208),
      dbg_calib_dq_tap_cnt(207) => dbg_calib_dq_tap_cnt(207),
      dbg_calib_dq_tap_cnt(206) => dbg_calib_dq_tap_cnt(206),
      dbg_calib_dq_tap_cnt(205) => dbg_calib_dq_tap_cnt(205),
      dbg_calib_dq_tap_cnt(204) => dbg_calib_dq_tap_cnt(204),
      dbg_calib_dq_tap_cnt(203) => dbg_calib_dq_tap_cnt(203),
      dbg_calib_dq_tap_cnt(202) => dbg_calib_dq_tap_cnt(202),
      dbg_calib_dq_tap_cnt(201) => dbg_calib_dq_tap_cnt(201),
      dbg_calib_dq_tap_cnt(200) => dbg_calib_dq_tap_cnt(200),
      dbg_calib_dq_tap_cnt(199) => dbg_calib_dq_tap_cnt(199),
      dbg_calib_dq_tap_cnt(198) => dbg_calib_dq_tap_cnt(198),
      dbg_calib_dq_tap_cnt(197) => dbg_calib_dq_tap_cnt(197),
      dbg_calib_dq_tap_cnt(196) => dbg_calib_dq_tap_cnt(196),
      dbg_calib_dq_tap_cnt(195) => dbg_calib_dq_tap_cnt(195),
      dbg_calib_dq_tap_cnt(194) => dbg_calib_dq_tap_cnt(194),
      dbg_calib_dq_tap_cnt(193) => dbg_calib_dq_tap_cnt(193),
      dbg_calib_dq_tap_cnt(192) => dbg_calib_dq_tap_cnt(192),
      dbg_calib_dq_tap_cnt(191) => dbg_calib_dq_tap_cnt(191),
      dbg_calib_dq_tap_cnt(190) => dbg_calib_dq_tap_cnt(190),
      dbg_calib_dq_tap_cnt(189) => dbg_calib_dq_tap_cnt(189),
      dbg_calib_dq_tap_cnt(188) => dbg_calib_dq_tap_cnt(188),
      dbg_calib_dq_tap_cnt(187) => dbg_calib_dq_tap_cnt(187),
      dbg_calib_dq_tap_cnt(186) => dbg_calib_dq_tap_cnt(186),
      dbg_calib_dq_tap_cnt(185) => dbg_calib_dq_tap_cnt(185),
      dbg_calib_dq_tap_cnt(184) => dbg_calib_dq_tap_cnt(184),
      dbg_calib_dq_tap_cnt(183) => dbg_calib_dq_tap_cnt(183),
      dbg_calib_dq_tap_cnt(182) => dbg_calib_dq_tap_cnt(182),
      dbg_calib_dq_tap_cnt(181) => dbg_calib_dq_tap_cnt(181),
      dbg_calib_dq_tap_cnt(180) => dbg_calib_dq_tap_cnt(180),
      dbg_calib_dq_tap_cnt(179) => dbg_calib_dq_tap_cnt(179),
      dbg_calib_dq_tap_cnt(178) => dbg_calib_dq_tap_cnt(178),
      dbg_calib_dq_tap_cnt(177) => dbg_calib_dq_tap_cnt(177),
      dbg_calib_dq_tap_cnt(176) => dbg_calib_dq_tap_cnt(176),
      dbg_calib_dq_tap_cnt(175) => dbg_calib_dq_tap_cnt(175),
      dbg_calib_dq_tap_cnt(174) => dbg_calib_dq_tap_cnt(174),
      dbg_calib_dq_tap_cnt(173) => dbg_calib_dq_tap_cnt(173),
      dbg_calib_dq_tap_cnt(172) => dbg_calib_dq_tap_cnt(172),
      dbg_calib_dq_tap_cnt(171) => dbg_calib_dq_tap_cnt(171),
      dbg_calib_dq_tap_cnt(170) => dbg_calib_dq_tap_cnt(170),
      dbg_calib_dq_tap_cnt(169) => dbg_calib_dq_tap_cnt(169),
      dbg_calib_dq_tap_cnt(168) => dbg_calib_dq_tap_cnt(168),
      dbg_calib_dq_tap_cnt(167) => dbg_calib_dq_tap_cnt(167),
      dbg_calib_dq_tap_cnt(166) => dbg_calib_dq_tap_cnt(166),
      dbg_calib_dq_tap_cnt(165) => dbg_calib_dq_tap_cnt(165),
      dbg_calib_dq_tap_cnt(164) => dbg_calib_dq_tap_cnt(164),
      dbg_calib_dq_tap_cnt(163) => dbg_calib_dq_tap_cnt(163),
      dbg_calib_dq_tap_cnt(162) => dbg_calib_dq_tap_cnt(162),
      dbg_calib_dq_tap_cnt(161) => dbg_calib_dq_tap_cnt(161),
      dbg_calib_dq_tap_cnt(160) => dbg_calib_dq_tap_cnt(160),
      dbg_calib_dq_tap_cnt(159) => dbg_calib_dq_tap_cnt(159),
      dbg_calib_dq_tap_cnt(158) => dbg_calib_dq_tap_cnt(158),
      dbg_calib_dq_tap_cnt(157) => dbg_calib_dq_tap_cnt(157),
      dbg_calib_dq_tap_cnt(156) => dbg_calib_dq_tap_cnt(156),
      dbg_calib_dq_tap_cnt(155) => dbg_calib_dq_tap_cnt(155),
      dbg_calib_dq_tap_cnt(154) => dbg_calib_dq_tap_cnt(154),
      dbg_calib_dq_tap_cnt(153) => dbg_calib_dq_tap_cnt(153),
      dbg_calib_dq_tap_cnt(152) => dbg_calib_dq_tap_cnt(152),
      dbg_calib_dq_tap_cnt(151) => dbg_calib_dq_tap_cnt(151),
      dbg_calib_dq_tap_cnt(150) => dbg_calib_dq_tap_cnt(150),
      dbg_calib_dq_tap_cnt(149) => dbg_calib_dq_tap_cnt(149),
      dbg_calib_dq_tap_cnt(148) => dbg_calib_dq_tap_cnt(148),
      dbg_calib_dq_tap_cnt(147) => dbg_calib_dq_tap_cnt(147),
      dbg_calib_dq_tap_cnt(146) => dbg_calib_dq_tap_cnt(146),
      dbg_calib_dq_tap_cnt(145) => dbg_calib_dq_tap_cnt(145),
      dbg_calib_dq_tap_cnt(144) => dbg_calib_dq_tap_cnt(144),
      dbg_calib_dq_tap_cnt(143) => dbg_calib_dq_tap_cnt(143),
      dbg_calib_dq_tap_cnt(142) => dbg_calib_dq_tap_cnt(142),
      dbg_calib_dq_tap_cnt(141) => dbg_calib_dq_tap_cnt(141),
      dbg_calib_dq_tap_cnt(140) => dbg_calib_dq_tap_cnt(140),
      dbg_calib_dq_tap_cnt(139) => dbg_calib_dq_tap_cnt(139),
      dbg_calib_dq_tap_cnt(138) => dbg_calib_dq_tap_cnt(138),
      dbg_calib_dq_tap_cnt(137) => dbg_calib_dq_tap_cnt(137),
      dbg_calib_dq_tap_cnt(136) => dbg_calib_dq_tap_cnt(136),
      dbg_calib_dq_tap_cnt(135) => dbg_calib_dq_tap_cnt(135),
      dbg_calib_dq_tap_cnt(134) => dbg_calib_dq_tap_cnt(134),
      dbg_calib_dq_tap_cnt(133) => dbg_calib_dq_tap_cnt(133),
      dbg_calib_dq_tap_cnt(132) => dbg_calib_dq_tap_cnt(132),
      dbg_calib_dq_tap_cnt(131) => dbg_calib_dq_tap_cnt(131),
      dbg_calib_dq_tap_cnt(130) => dbg_calib_dq_tap_cnt(130),
      dbg_calib_dq_tap_cnt(129) => dbg_calib_dq_tap_cnt(129),
      dbg_calib_dq_tap_cnt(128) => dbg_calib_dq_tap_cnt(128),
      dbg_calib_dq_tap_cnt(127) => dbg_calib_dq_tap_cnt(127),
      dbg_calib_dq_tap_cnt(126) => dbg_calib_dq_tap_cnt(126),
      dbg_calib_dq_tap_cnt(125) => dbg_calib_dq_tap_cnt(125),
      dbg_calib_dq_tap_cnt(124) => dbg_calib_dq_tap_cnt(124),
      dbg_calib_dq_tap_cnt(123) => dbg_calib_dq_tap_cnt(123),
      dbg_calib_dq_tap_cnt(122) => dbg_calib_dq_tap_cnt(122),
      dbg_calib_dq_tap_cnt(121) => dbg_calib_dq_tap_cnt(121),
      dbg_calib_dq_tap_cnt(120) => dbg_calib_dq_tap_cnt(120),
      dbg_calib_dq_tap_cnt(119) => dbg_calib_dq_tap_cnt(119),
      dbg_calib_dq_tap_cnt(118) => dbg_calib_dq_tap_cnt(118),
      dbg_calib_dq_tap_cnt(117) => dbg_calib_dq_tap_cnt(117),
      dbg_calib_dq_tap_cnt(116) => dbg_calib_dq_tap_cnt(116),
      dbg_calib_dq_tap_cnt(115) => dbg_calib_dq_tap_cnt(115),
      dbg_calib_dq_tap_cnt(114) => dbg_calib_dq_tap_cnt(114),
      dbg_calib_dq_tap_cnt(113) => dbg_calib_dq_tap_cnt(113),
      dbg_calib_dq_tap_cnt(112) => dbg_calib_dq_tap_cnt(112),
      dbg_calib_dq_tap_cnt(111) => dbg_calib_dq_tap_cnt(111),
      dbg_calib_dq_tap_cnt(110) => dbg_calib_dq_tap_cnt(110),
      dbg_calib_dq_tap_cnt(109) => dbg_calib_dq_tap_cnt(109),
      dbg_calib_dq_tap_cnt(108) => dbg_calib_dq_tap_cnt(108),
      dbg_calib_dq_tap_cnt(107) => dbg_calib_dq_tap_cnt(107),
      dbg_calib_dq_tap_cnt(106) => dbg_calib_dq_tap_cnt(106),
      dbg_calib_dq_tap_cnt(105) => dbg_calib_dq_tap_cnt(105),
      dbg_calib_dq_tap_cnt(104) => dbg_calib_dq_tap_cnt(104),
      dbg_calib_dq_tap_cnt(103) => dbg_calib_dq_tap_cnt(103),
      dbg_calib_dq_tap_cnt(102) => dbg_calib_dq_tap_cnt(102),
      dbg_calib_dq_tap_cnt(101) => dbg_calib_dq_tap_cnt(101),
      dbg_calib_dq_tap_cnt(100) => dbg_calib_dq_tap_cnt(100),
      dbg_calib_dq_tap_cnt(99) => dbg_calib_dq_tap_cnt(99),
      dbg_calib_dq_tap_cnt(98) => dbg_calib_dq_tap_cnt(98),
      dbg_calib_dq_tap_cnt(97) => dbg_calib_dq_tap_cnt(97),
      dbg_calib_dq_tap_cnt(96) => dbg_calib_dq_tap_cnt(96),
      dbg_calib_dq_tap_cnt(95) => dbg_calib_dq_tap_cnt(95),
      dbg_calib_dq_tap_cnt(94) => dbg_calib_dq_tap_cnt(94),
      dbg_calib_dq_tap_cnt(93) => dbg_calib_dq_tap_cnt(93),
      dbg_calib_dq_tap_cnt(92) => dbg_calib_dq_tap_cnt(92),
      dbg_calib_dq_tap_cnt(91) => dbg_calib_dq_tap_cnt(91),
      dbg_calib_dq_tap_cnt(90) => dbg_calib_dq_tap_cnt(90),
      dbg_calib_dq_tap_cnt(89) => dbg_calib_dq_tap_cnt(89),
      dbg_calib_dq_tap_cnt(88) => dbg_calib_dq_tap_cnt(88),
      dbg_calib_dq_tap_cnt(87) => dbg_calib_dq_tap_cnt(87),
      dbg_calib_dq_tap_cnt(86) => dbg_calib_dq_tap_cnt(86),
      dbg_calib_dq_tap_cnt(85) => dbg_calib_dq_tap_cnt(85),
      dbg_calib_dq_tap_cnt(84) => dbg_calib_dq_tap_cnt(84),
      dbg_calib_dq_tap_cnt(83) => dbg_calib_dq_tap_cnt(83),
      dbg_calib_dq_tap_cnt(82) => dbg_calib_dq_tap_cnt(82),
      dbg_calib_dq_tap_cnt(81) => dbg_calib_dq_tap_cnt(81),
      dbg_calib_dq_tap_cnt(80) => dbg_calib_dq_tap_cnt(80),
      dbg_calib_dq_tap_cnt(79) => dbg_calib_dq_tap_cnt(79),
      dbg_calib_dq_tap_cnt(78) => dbg_calib_dq_tap_cnt(78),
      dbg_calib_dq_tap_cnt(77) => dbg_calib_dq_tap_cnt(77),
      dbg_calib_dq_tap_cnt(76) => dbg_calib_dq_tap_cnt(76),
      dbg_calib_dq_tap_cnt(75) => dbg_calib_dq_tap_cnt(75),
      dbg_calib_dq_tap_cnt(74) => dbg_calib_dq_tap_cnt(74),
      dbg_calib_dq_tap_cnt(73) => dbg_calib_dq_tap_cnt(73),
      dbg_calib_dq_tap_cnt(72) => dbg_calib_dq_tap_cnt(72),
      dbg_calib_dq_tap_cnt(71) => dbg_calib_dq_tap_cnt(71),
      dbg_calib_dq_tap_cnt(70) => dbg_calib_dq_tap_cnt(70),
      dbg_calib_dq_tap_cnt(69) => dbg_calib_dq_tap_cnt(69),
      dbg_calib_dq_tap_cnt(68) => dbg_calib_dq_tap_cnt(68),
      dbg_calib_dq_tap_cnt(67) => dbg_calib_dq_tap_cnt(67),
      dbg_calib_dq_tap_cnt(66) => dbg_calib_dq_tap_cnt(66),
      dbg_calib_dq_tap_cnt(65) => dbg_calib_dq_tap_cnt(65),
      dbg_calib_dq_tap_cnt(64) => dbg_calib_dq_tap_cnt(64),
      dbg_calib_dq_tap_cnt(63) => dbg_calib_dq_tap_cnt(63),
      dbg_calib_dq_tap_cnt(62) => dbg_calib_dq_tap_cnt(62),
      dbg_calib_dq_tap_cnt(61) => dbg_calib_dq_tap_cnt(61),
      dbg_calib_dq_tap_cnt(60) => dbg_calib_dq_tap_cnt(60),
      dbg_calib_dq_tap_cnt(59) => dbg_calib_dq_tap_cnt(59),
      dbg_calib_dq_tap_cnt(58) => dbg_calib_dq_tap_cnt(58),
      dbg_calib_dq_tap_cnt(57) => dbg_calib_dq_tap_cnt(57),
      dbg_calib_dq_tap_cnt(56) => dbg_calib_dq_tap_cnt(56),
      dbg_calib_dq_tap_cnt(55) => dbg_calib_dq_tap_cnt(55),
      dbg_calib_dq_tap_cnt(54) => dbg_calib_dq_tap_cnt(54),
      dbg_calib_dq_tap_cnt(53) => dbg_calib_dq_tap_cnt(53),
      dbg_calib_dq_tap_cnt(52) => dbg_calib_dq_tap_cnt(52),
      dbg_calib_dq_tap_cnt(51) => dbg_calib_dq_tap_cnt(51),
      dbg_calib_dq_tap_cnt(50) => dbg_calib_dq_tap_cnt(50),
      dbg_calib_dq_tap_cnt(49) => dbg_calib_dq_tap_cnt(49),
      dbg_calib_dq_tap_cnt(48) => dbg_calib_dq_tap_cnt(48),
      dbg_calib_dq_tap_cnt(47) => dbg_calib_dq_tap_cnt(47),
      dbg_calib_dq_tap_cnt(46) => dbg_calib_dq_tap_cnt(46),
      dbg_calib_dq_tap_cnt(45) => dbg_calib_dq_tap_cnt(45),
      dbg_calib_dq_tap_cnt(44) => dbg_calib_dq_tap_cnt(44),
      dbg_calib_dq_tap_cnt(43) => dbg_calib_dq_tap_cnt(43),
      dbg_calib_dq_tap_cnt(42) => dbg_calib_dq_tap_cnt(42),
      dbg_calib_dq_tap_cnt(41) => dbg_calib_dq_tap_cnt(41),
      dbg_calib_dq_tap_cnt(40) => dbg_calib_dq_tap_cnt(40),
      dbg_calib_dq_tap_cnt(39) => dbg_calib_dq_tap_cnt(39),
      dbg_calib_dq_tap_cnt(38) => dbg_calib_dq_tap_cnt(38),
      dbg_calib_dq_tap_cnt(37) => dbg_calib_dq_tap_cnt(37),
      dbg_calib_dq_tap_cnt(36) => dbg_calib_dq_tap_cnt(36),
      dbg_calib_dq_tap_cnt(35) => dbg_calib_dq_tap_cnt(35),
      dbg_calib_dq_tap_cnt(34) => dbg_calib_dq_tap_cnt(34),
      dbg_calib_dq_tap_cnt(33) => dbg_calib_dq_tap_cnt(33),
      dbg_calib_dq_tap_cnt(32) => dbg_calib_dq_tap_cnt(32),
      dbg_calib_dq_tap_cnt(31) => dbg_calib_dq_tap_cnt(31),
      dbg_calib_dq_tap_cnt(30) => dbg_calib_dq_tap_cnt(30),
      dbg_calib_dq_tap_cnt(29) => dbg_calib_dq_tap_cnt(29),
      dbg_calib_dq_tap_cnt(28) => dbg_calib_dq_tap_cnt(28),
      dbg_calib_dq_tap_cnt(27) => dbg_calib_dq_tap_cnt(27),
      dbg_calib_dq_tap_cnt(26) => dbg_calib_dq_tap_cnt(26),
      dbg_calib_dq_tap_cnt(25) => dbg_calib_dq_tap_cnt(25),
      dbg_calib_dq_tap_cnt(24) => dbg_calib_dq_tap_cnt(24),
      dbg_calib_dq_tap_cnt(23) => dbg_calib_dq_tap_cnt(23),
      dbg_calib_dq_tap_cnt(22) => dbg_calib_dq_tap_cnt(22),
      dbg_calib_dq_tap_cnt(21) => dbg_calib_dq_tap_cnt(21),
      dbg_calib_dq_tap_cnt(20) => dbg_calib_dq_tap_cnt(20),
      dbg_calib_dq_tap_cnt(19) => dbg_calib_dq_tap_cnt(19),
      dbg_calib_dq_tap_cnt(18) => dbg_calib_dq_tap_cnt(18),
      dbg_calib_dq_tap_cnt(17) => dbg_calib_dq_tap_cnt(17),
      dbg_calib_dq_tap_cnt(16) => dbg_calib_dq_tap_cnt(16),
      dbg_calib_dq_tap_cnt(15) => dbg_calib_dq_tap_cnt(15),
      dbg_calib_dq_tap_cnt(14) => dbg_calib_dq_tap_cnt(14),
      dbg_calib_dq_tap_cnt(13) => dbg_calib_dq_tap_cnt(13),
      dbg_calib_dq_tap_cnt(12) => dbg_calib_dq_tap_cnt(12),
      dbg_calib_dq_tap_cnt(11) => dbg_calib_dq_tap_cnt(11),
      dbg_calib_dq_tap_cnt(10) => dbg_calib_dq_tap_cnt(10),
      dbg_calib_dq_tap_cnt(9) => dbg_calib_dq_tap_cnt(9),
      dbg_calib_dq_tap_cnt(8) => dbg_calib_dq_tap_cnt(8),
      dbg_calib_dq_tap_cnt(7) => dbg_calib_dq_tap_cnt(7),
      dbg_calib_dq_tap_cnt(6) => dbg_calib_dq_tap_cnt(6),
      dbg_calib_dq_tap_cnt(5) => dbg_calib_dq_tap_cnt(5),
      dbg_calib_dq_tap_cnt(4) => dbg_calib_dq_tap_cnt(4),
      dbg_calib_dq_tap_cnt(3) => dbg_calib_dq_tap_cnt(3),
      dbg_calib_dq_tap_cnt(2) => dbg_calib_dq_tap_cnt(2),
      dbg_calib_dq_tap_cnt(1) => dbg_calib_dq_tap_cnt(1),
      dbg_calib_dq_tap_cnt(0) => dbg_calib_dq_tap_cnt(0),
      phy_calib_rden(7) => phy_calib_rden(7),
      phy_calib_rden(6) => phy_calib_rden(6),
      phy_calib_rden(5) => phy_calib_rden(5),
      phy_calib_rden(4) => phy_calib_rden(4),
      phy_calib_rden(3) => phy_calib_rden(3),
      phy_calib_rden(2) => phy_calib_rden(2),
      phy_calib_rden(1) => phy_calib_rden(1),
      phy_calib_rden(0) => phy_calib_rden(0),
      ddr_ck_n(1) => ddr_ck_n(1),
      ddr_ck_n(0) => ddr_ck_n(0),
      dbg_calib_rden_dly(39) => dbg_calib_rden_dly(39),
      dbg_calib_rden_dly(38) => dbg_calib_rden_dly(38),
      dbg_calib_rden_dly(37) => dbg_calib_rden_dly(37),
      dbg_calib_rden_dly(36) => dbg_calib_rden_dly(36),
      dbg_calib_rden_dly(35) => dbg_calib_rden_dly(35),
      dbg_calib_rden_dly(34) => dbg_calib_rden_dly(34),
      dbg_calib_rden_dly(33) => dbg_calib_rden_dly(33),
      dbg_calib_rden_dly(32) => dbg_calib_rden_dly(32),
      dbg_calib_rden_dly(31) => dbg_calib_rden_dly(31),
      dbg_calib_rden_dly(30) => dbg_calib_rden_dly(30),
      dbg_calib_rden_dly(29) => dbg_calib_rden_dly(29),
      dbg_calib_rden_dly(28) => dbg_calib_rden_dly(28),
      dbg_calib_rden_dly(27) => dbg_calib_rden_dly(27),
      dbg_calib_rden_dly(26) => dbg_calib_rden_dly(26),
      dbg_calib_rden_dly(25) => dbg_calib_rden_dly(25),
      dbg_calib_rden_dly(24) => dbg_calib_rden_dly(24),
      dbg_calib_rden_dly(23) => dbg_calib_rden_dly(23),
      dbg_calib_rden_dly(22) => dbg_calib_rden_dly(22),
      dbg_calib_rden_dly(21) => dbg_calib_rden_dly(21),
      dbg_calib_rden_dly(20) => dbg_calib_rden_dly(20),
      dbg_calib_rden_dly(19) => dbg_calib_rden_dly(19),
      dbg_calib_rden_dly(18) => dbg_calib_rden_dly(18),
      dbg_calib_rden_dly(17) => dbg_calib_rden_dly(17),
      dbg_calib_rden_dly(16) => dbg_calib_rden_dly(16),
      dbg_calib_rden_dly(15) => dbg_calib_rden_dly(15),
      dbg_calib_rden_dly(14) => dbg_calib_rden_dly(14),
      dbg_calib_rden_dly(13) => dbg_calib_rden_dly(13),
      dbg_calib_rden_dly(12) => dbg_calib_rden_dly(12),
      dbg_calib_rden_dly(11) => dbg_calib_rden_dly(11),
      dbg_calib_rden_dly(10) => dbg_calib_rden_dly(10),
      dbg_calib_rden_dly(9) => dbg_calib_rden_dly(9),
      dbg_calib_rden_dly(8) => dbg_calib_rden_dly(8),
      dbg_calib_rden_dly(7) => dbg_calib_rden_dly(7),
      dbg_calib_rden_dly(6) => dbg_calib_rden_dly(6),
      dbg_calib_rden_dly(5) => dbg_calib_rden_dly(5),
      dbg_calib_rden_dly(4) => dbg_calib_rden_dly(4),
      dbg_calib_rden_dly(3) => dbg_calib_rden_dly(3),
      dbg_calib_rden_dly(2) => dbg_calib_rden_dly(2),
      dbg_calib_rden_dly(1) => dbg_calib_rden_dly(1),
      dbg_calib_rden_dly(0) => dbg_calib_rden_dly(0),
      ddr_cs_n(1) => ddr_cs_n(1),
      ddr_cs_n(0) => ddr_cs_n(0),
      ddr_addr(13) => ddr_addr(13),
      ddr_addr(12) => ddr_addr(12),
      ddr_addr(11) => ddr_addr(11),
      ddr_addr(10) => ddr_addr(10),
      ddr_addr(9) => ddr_addr(9),
      ddr_addr(8) => ddr_addr(8),
      ddr_addr(7) => ddr_addr(7),
      ddr_addr(6) => ddr_addr(6),
      ddr_addr(5) => ddr_addr(5),
      ddr_addr(4) => ddr_addr(4),
      ddr_addr(3) => ddr_addr(3),
      ddr_addr(2) => ddr_addr(2),
      ddr_addr(1) => ddr_addr(1),
      ddr_addr(0) => ddr_addr(0),
      rd_data_rise(63) => rd_data_rise(63),
      rd_data_rise(62) => rd_data_rise(62),
      rd_data_rise(61) => rd_data_rise(61),
      rd_data_rise(60) => rd_data_rise(60),
      rd_data_rise(59) => rd_data_rise(59),
      rd_data_rise(58) => rd_data_rise(58),
      rd_data_rise(57) => rd_data_rise(57),
      rd_data_rise(56) => rd_data_rise(56),
      rd_data_rise(55) => rd_data_rise(55),
      rd_data_rise(54) => rd_data_rise(54),
      rd_data_rise(53) => rd_data_rise(53),
      rd_data_rise(52) => rd_data_rise(52),
      rd_data_rise(51) => rd_data_rise(51),
      rd_data_rise(50) => rd_data_rise(50),
      rd_data_rise(49) => rd_data_rise(49),
      rd_data_rise(48) => rd_data_rise(48),
      rd_data_rise(47) => rd_data_rise(47),
      rd_data_rise(46) => rd_data_rise(46),
      rd_data_rise(45) => rd_data_rise(45),
      rd_data_rise(44) => rd_data_rise(44),
      rd_data_rise(43) => rd_data_rise(43),
      rd_data_rise(42) => rd_data_rise(42),
      rd_data_rise(41) => rd_data_rise(41),
      rd_data_rise(40) => rd_data_rise(40),
      rd_data_rise(39) => rd_data_rise(39),
      rd_data_rise(38) => rd_data_rise(38),
      rd_data_rise(37) => rd_data_rise(37),
      rd_data_rise(36) => rd_data_rise(36),
      rd_data_rise(35) => rd_data_rise(35),
      rd_data_rise(34) => rd_data_rise(34),
      rd_data_rise(33) => rd_data_rise(33),
      rd_data_rise(32) => rd_data_rise(32),
      rd_data_rise(31) => rd_data_rise(31),
      rd_data_rise(30) => rd_data_rise(30),
      rd_data_rise(29) => rd_data_rise(29),
      rd_data_rise(28) => rd_data_rise(28),
      rd_data_rise(27) => rd_data_rise(27),
      rd_data_rise(26) => rd_data_rise(26),
      rd_data_rise(25) => rd_data_rise(25),
      rd_data_rise(24) => rd_data_rise(24),
      rd_data_rise(23) => rd_data_rise(23),
      rd_data_rise(22) => rd_data_rise(22),
      rd_data_rise(21) => rd_data_rise(21),
      rd_data_rise(20) => rd_data_rise(20),
      rd_data_rise(19) => rd_data_rise(19),
      rd_data_rise(18) => rd_data_rise(18),
      rd_data_rise(17) => rd_data_rise(17),
      rd_data_rise(16) => rd_data_rise(16),
      rd_data_rise(15) => rd_data_rise(15),
      rd_data_rise(14) => rd_data_rise(14),
      rd_data_rise(13) => rd_data_rise(13),
      rd_data_rise(12) => rd_data_rise(12),
      rd_data_rise(11) => rd_data_rise(11),
      rd_data_rise(10) => rd_data_rise(10),
      rd_data_rise(9) => rd_data_rise(9),
      rd_data_rise(8) => rd_data_rise(8),
      rd_data_rise(7) => rd_data_rise(7),
      rd_data_rise(6) => rd_data_rise(6),
      rd_data_rise(5) => rd_data_rise(5),
      rd_data_rise(4) => rd_data_rise(4),
      rd_data_rise(3) => rd_data_rise(3),
      rd_data_rise(2) => rd_data_rise(2),
      rd_data_rise(1) => rd_data_rise(1),
      rd_data_rise(0) => rd_data_rise(0),
      dbg_calib_gate_dly(39) => dbg_calib_gate_dly(39),
      dbg_calib_gate_dly(38) => dbg_calib_gate_dly(38),
      dbg_calib_gate_dly(37) => dbg_calib_gate_dly(37),
      dbg_calib_gate_dly(36) => dbg_calib_gate_dly(36),
      dbg_calib_gate_dly(35) => dbg_calib_gate_dly(35),
      dbg_calib_gate_dly(34) => dbg_calib_gate_dly(34),
      dbg_calib_gate_dly(33) => dbg_calib_gate_dly(33),
      dbg_calib_gate_dly(32) => dbg_calib_gate_dly(32),
      dbg_calib_gate_dly(31) => dbg_calib_gate_dly(31),
      dbg_calib_gate_dly(30) => dbg_calib_gate_dly(30),
      dbg_calib_gate_dly(29) => dbg_calib_gate_dly(29),
      dbg_calib_gate_dly(28) => dbg_calib_gate_dly(28),
      dbg_calib_gate_dly(27) => dbg_calib_gate_dly(27),
      dbg_calib_gate_dly(26) => dbg_calib_gate_dly(26),
      dbg_calib_gate_dly(25) => dbg_calib_gate_dly(25),
      dbg_calib_gate_dly(24) => dbg_calib_gate_dly(24),
      dbg_calib_gate_dly(23) => dbg_calib_gate_dly(23),
      dbg_calib_gate_dly(22) => dbg_calib_gate_dly(22),
      dbg_calib_gate_dly(21) => dbg_calib_gate_dly(21),
      dbg_calib_gate_dly(20) => dbg_calib_gate_dly(20),
      dbg_calib_gate_dly(19) => dbg_calib_gate_dly(19),
      dbg_calib_gate_dly(18) => dbg_calib_gate_dly(18),
      dbg_calib_gate_dly(17) => dbg_calib_gate_dly(17),
      dbg_calib_gate_dly(16) => dbg_calib_gate_dly(16),
      dbg_calib_gate_dly(15) => dbg_calib_gate_dly(15),
      dbg_calib_gate_dly(14) => dbg_calib_gate_dly(14),
      dbg_calib_gate_dly(13) => dbg_calib_gate_dly(13),
      dbg_calib_gate_dly(12) => dbg_calib_gate_dly(12),
      dbg_calib_gate_dly(11) => dbg_calib_gate_dly(11),
      dbg_calib_gate_dly(10) => dbg_calib_gate_dly(10),
      dbg_calib_gate_dly(9) => dbg_calib_gate_dly(9),
      dbg_calib_gate_dly(8) => dbg_calib_gate_dly(8),
      dbg_calib_gate_dly(7) => dbg_calib_gate_dly(7),
      dbg_calib_gate_dly(6) => dbg_calib_gate_dly(6),
      dbg_calib_gate_dly(5) => dbg_calib_gate_dly(5),
      dbg_calib_gate_dly(4) => dbg_calib_gate_dly(4),
      dbg_calib_gate_dly(3) => dbg_calib_gate_dly(3),
      dbg_calib_gate_dly(2) => dbg_calib_gate_dly(2),
      dbg_calib_gate_dly(1) => dbg_calib_gate_dly(1),
      dbg_calib_gate_dly(0) => dbg_calib_gate_dly(0),
      dbg_calib_rd_data_sel(7) => dbg_calib_rd_data_sel(7),
      dbg_calib_rd_data_sel(6) => dbg_calib_rd_data_sel(6),
      dbg_calib_rd_data_sel(5) => dbg_calib_rd_data_sel(5),
      dbg_calib_rd_data_sel(4) => dbg_calib_rd_data_sel(4),
      dbg_calib_rd_data_sel(3) => dbg_calib_rd_data_sel(3),
      dbg_calib_rd_data_sel(2) => dbg_calib_rd_data_sel(2),
      dbg_calib_rd_data_sel(1) => dbg_calib_rd_data_sel(1),
      dbg_calib_rd_data_sel(0) => dbg_calib_rd_data_sel(0),
      rd_data_fall(63) => rd_data_fall(63),
      rd_data_fall(62) => rd_data_fall(62),
      rd_data_fall(61) => rd_data_fall(61),
      rd_data_fall(60) => rd_data_fall(60),
      rd_data_fall(59) => rd_data_fall(59),
      rd_data_fall(58) => rd_data_fall(58),
      rd_data_fall(57) => rd_data_fall(57),
      rd_data_fall(56) => rd_data_fall(56),
      rd_data_fall(55) => rd_data_fall(55),
      rd_data_fall(54) => rd_data_fall(54),
      rd_data_fall(53) => rd_data_fall(53),
      rd_data_fall(52) => rd_data_fall(52),
      rd_data_fall(51) => rd_data_fall(51),
      rd_data_fall(50) => rd_data_fall(50),
      rd_data_fall(49) => rd_data_fall(49),
      rd_data_fall(48) => rd_data_fall(48),
      rd_data_fall(47) => rd_data_fall(47),
      rd_data_fall(46) => rd_data_fall(46),
      rd_data_fall(45) => rd_data_fall(45),
      rd_data_fall(44) => rd_data_fall(44),
      rd_data_fall(43) => rd_data_fall(43),
      rd_data_fall(42) => rd_data_fall(42),
      rd_data_fall(41) => rd_data_fall(41),
      rd_data_fall(40) => rd_data_fall(40),
      rd_data_fall(39) => rd_data_fall(39),
      rd_data_fall(38) => rd_data_fall(38),
      rd_data_fall(37) => rd_data_fall(37),
      rd_data_fall(36) => rd_data_fall(36),
      rd_data_fall(35) => rd_data_fall(35),
      rd_data_fall(34) => rd_data_fall(34),
      rd_data_fall(33) => rd_data_fall(33),
      rd_data_fall(32) => rd_data_fall(32),
      rd_data_fall(31) => rd_data_fall(31),
      rd_data_fall(30) => rd_data_fall(30),
      rd_data_fall(29) => rd_data_fall(29),
      rd_data_fall(28) => rd_data_fall(28),
      rd_data_fall(27) => rd_data_fall(27),
      rd_data_fall(26) => rd_data_fall(26),
      rd_data_fall(25) => rd_data_fall(25),
      rd_data_fall(24) => rd_data_fall(24),
      rd_data_fall(23) => rd_data_fall(23),
      rd_data_fall(22) => rd_data_fall(22),
      rd_data_fall(21) => rd_data_fall(21),
      rd_data_fall(20) => rd_data_fall(20),
      rd_data_fall(19) => rd_data_fall(19),
      rd_data_fall(18) => rd_data_fall(18),
      rd_data_fall(17) => rd_data_fall(17),
      rd_data_fall(16) => rd_data_fall(16),
      rd_data_fall(15) => rd_data_fall(15),
      rd_data_fall(14) => rd_data_fall(14),
      rd_data_fall(13) => rd_data_fall(13),
      rd_data_fall(12) => rd_data_fall(12),
      rd_data_fall(11) => rd_data_fall(11),
      rd_data_fall(10) => rd_data_fall(10),
      rd_data_fall(9) => rd_data_fall(9),
      rd_data_fall(8) => rd_data_fall(8),
      rd_data_fall(7) => rd_data_fall(7),
      rd_data_fall(6) => rd_data_fall(6),
      rd_data_fall(5) => rd_data_fall(5),
      rd_data_fall(4) => rd_data_fall(4),
      rd_data_fall(3) => rd_data_fall(3),
      rd_data_fall(2) => rd_data_fall(2),
      rd_data_fall(1) => rd_data_fall(1),
      rd_data_fall(0) => rd_data_fall(0),
      ddr_ba(2) => ddr_ba(2),
      ddr_ba(1) => ddr_ba(1),
      ddr_ba(0) => ddr_ba(0),
      ddr_odt(1) => ddr_odt(1),
      ddr_odt(0) => ddr_odt(0),
      ddr_ck(1) => ddr_ck(1),
      ddr_ck(0) => ddr_ck(0),
      ddr_dm(7) => ddr_dm(7),
      ddr_dm(6) => ddr_dm(6),
      ddr_dm(5) => ddr_dm(5),
      ddr_dm(4) => ddr_dm(4),
      ddr_dm(3) => ddr_dm(3),
      ddr_dm(2) => ddr_dm(2),
      ddr_dm(1) => ddr_dm(1),
      ddr_dm(0) => ddr_dm(0),
      dbg_calib_done(3) => dbg_calib_done(3),
      dbg_calib_done(2) => dbg_calib_done(2),
      dbg_calib_done(1) => dbg_calib_done(1),
      dbg_calib_done(0) => dbg_calib_done(0),
      ctrl_addr(13) => ctrl_addr(13),
      ctrl_addr(12) => ctrl_addr(12),
      ctrl_addr(11) => ctrl_addr(11),
      ctrl_addr(10) => ctrl_addr(10),
      ctrl_addr(9) => ctrl_addr(9),
      ctrl_addr(8) => ctrl_addr(8),
      ctrl_addr(7) => ctrl_addr(7),
      ctrl_addr(6) => ctrl_addr(6),
      ctrl_addr(5) => ctrl_addr(5),
      ctrl_addr(4) => ctrl_addr(4),
      ctrl_addr(3) => ctrl_addr(3),
      ctrl_addr(2) => ctrl_addr(2),
      ctrl_addr(1) => ctrl_addr(1),
      ctrl_addr(0) => ctrl_addr(0),
      wdf_data(127) => wdf_data(127),
      wdf_data(126) => wdf_data(126),
      wdf_data(125) => wdf_data(125),
      wdf_data(124) => wdf_data(124),
      wdf_data(123) => wdf_data(123),
      wdf_data(122) => wdf_data(122),
      wdf_data(121) => wdf_data(121),
      wdf_data(120) => wdf_data(120),
      wdf_data(119) => wdf_data(119),
      wdf_data(118) => wdf_data(118),
      wdf_data(117) => wdf_data(117),
      wdf_data(116) => wdf_data(116),
      wdf_data(115) => wdf_data(115),
      wdf_data(114) => wdf_data(114),
      wdf_data(113) => wdf_data(113),
      wdf_data(112) => wdf_data(112),
      wdf_data(111) => wdf_data(111),
      wdf_data(110) => wdf_data(110),
      wdf_data(109) => wdf_data(109),
      wdf_data(108) => wdf_data(108),
      wdf_data(107) => wdf_data(107),
      wdf_data(106) => wdf_data(106),
      wdf_data(105) => wdf_data(105),
      wdf_data(104) => wdf_data(104),
      wdf_data(103) => wdf_data(103),
      wdf_data(102) => wdf_data(102),
      wdf_data(101) => wdf_data(101),
      wdf_data(100) => wdf_data(100),
      wdf_data(99) => wdf_data(99),
      wdf_data(98) => wdf_data(98),
      wdf_data(97) => wdf_data(97),
      wdf_data(96) => wdf_data(96),
      wdf_data(95) => wdf_data(95),
      wdf_data(94) => wdf_data(94),
      wdf_data(93) => wdf_data(93),
      wdf_data(92) => wdf_data(92),
      wdf_data(91) => wdf_data(91),
      wdf_data(90) => wdf_data(90),
      wdf_data(89) => wdf_data(89),
      wdf_data(88) => wdf_data(88),
      wdf_data(87) => wdf_data(87),
      wdf_data(86) => wdf_data(86),
      wdf_data(85) => wdf_data(85),
      wdf_data(84) => wdf_data(84),
      wdf_data(83) => wdf_data(83),
      wdf_data(82) => wdf_data(82),
      wdf_data(81) => wdf_data(81),
      wdf_data(80) => wdf_data(80),
      wdf_data(79) => wdf_data(79),
      wdf_data(78) => wdf_data(78),
      wdf_data(77) => wdf_data(77),
      wdf_data(76) => wdf_data(76),
      wdf_data(75) => wdf_data(75),
      wdf_data(74) => wdf_data(74),
      wdf_data(73) => wdf_data(73),
      wdf_data(72) => wdf_data(72),
      wdf_data(71) => wdf_data(71),
      wdf_data(70) => wdf_data(70),
      wdf_data(69) => wdf_data(69),
      wdf_data(68) => wdf_data(68),
      wdf_data(67) => wdf_data(67),
      wdf_data(66) => wdf_data(66),
      wdf_data(65) => wdf_data(65),
      wdf_data(64) => wdf_data(64),
      wdf_data(63) => wdf_data(63),
      wdf_data(62) => wdf_data(62),
      wdf_data(61) => wdf_data(61),
      wdf_data(60) => wdf_data(60),
      wdf_data(59) => wdf_data(59),
      wdf_data(58) => wdf_data(58),
      wdf_data(57) => wdf_data(57),
      wdf_data(56) => wdf_data(56),
      wdf_data(55) => wdf_data(55),
      wdf_data(54) => wdf_data(54),
      wdf_data(53) => wdf_data(53),
      wdf_data(52) => wdf_data(52),
      wdf_data(51) => wdf_data(51),
      wdf_data(50) => wdf_data(50),
      wdf_data(49) => wdf_data(49),
      wdf_data(48) => wdf_data(48),
      wdf_data(47) => wdf_data(47),
      wdf_data(46) => wdf_data(46),
      wdf_data(45) => wdf_data(45),
      wdf_data(44) => wdf_data(44),
      wdf_data(43) => wdf_data(43),
      wdf_data(42) => wdf_data(42),
      wdf_data(41) => wdf_data(41),
      wdf_data(40) => wdf_data(40),
      wdf_data(39) => wdf_data(39),
      wdf_data(38) => wdf_data(38),
      wdf_data(37) => wdf_data(37),
      wdf_data(36) => wdf_data(36),
      wdf_data(35) => wdf_data(35),
      wdf_data(34) => wdf_data(34),
      wdf_data(33) => wdf_data(33),
      wdf_data(32) => wdf_data(32),
      wdf_data(31) => wdf_data(31),
      wdf_data(30) => wdf_data(30),
      wdf_data(29) => wdf_data(29),
      wdf_data(28) => wdf_data(28),
      wdf_data(27) => wdf_data(27),
      wdf_data(26) => wdf_data(26),
      wdf_data(25) => wdf_data(25),
      wdf_data(24) => wdf_data(24),
      wdf_data(23) => wdf_data(23),
      wdf_data(22) => wdf_data(22),
      wdf_data(21) => wdf_data(21),
      wdf_data(20) => wdf_data(20),
      wdf_data(19) => wdf_data(19),
      wdf_data(18) => wdf_data(18),
      wdf_data(17) => wdf_data(17),
      wdf_data(16) => wdf_data(16),
      wdf_data(15) => wdf_data(15),
      wdf_data(14) => wdf_data(14),
      wdf_data(13) => wdf_data(13),
      wdf_data(12) => wdf_data(12),
      wdf_data(11) => wdf_data(11),
      wdf_data(10) => wdf_data(10),
      wdf_data(9) => wdf_data(9),
      wdf_data(8) => wdf_data(8),
      wdf_data(7) => wdf_data(7),
      wdf_data(6) => wdf_data(6),
      wdf_data(5) => wdf_data(5),
      wdf_data(4) => wdf_data(4),
      wdf_data(3) => wdf_data(3),
      wdf_data(2) => wdf_data(2),
      wdf_data(1) => wdf_data(1),
      wdf_data(0) => wdf_data(0),
      wdf_mask_data(15) => wdf_mask_data(15),
      wdf_mask_data(14) => wdf_mask_data(14),
      wdf_mask_data(13) => wdf_mask_data(13),
      wdf_mask_data(12) => wdf_mask_data(12),
      wdf_mask_data(11) => wdf_mask_data(11),
      wdf_mask_data(10) => wdf_mask_data(10),
      wdf_mask_data(9) => wdf_mask_data(9),
      wdf_mask_data(8) => wdf_mask_data(8),
      wdf_mask_data(7) => wdf_mask_data(7),
      wdf_mask_data(6) => wdf_mask_data(6),
      wdf_mask_data(5) => wdf_mask_data(5),
      wdf_mask_data(4) => wdf_mask_data(4),
      wdf_mask_data(3) => wdf_mask_data(3),
      wdf_mask_data(2) => wdf_mask_data(2),
      wdf_mask_data(1) => wdf_mask_data(1),
      wdf_mask_data(0) => wdf_mask_data(0),
      dbg_sel_idel_gate(3) => NLW_u_phy_top_dbg_sel_idel_gate_3_UNCONNECTED,
      dbg_sel_idel_gate(2) => NLW_u_phy_top_dbg_sel_idel_gate_2_UNCONNECTED,
      dbg_sel_idel_gate(1) => NLW_u_phy_top_dbg_sel_idel_gate_1_UNCONNECTED,
      dbg_sel_idel_gate(0) => NLW_u_phy_top_dbg_sel_idel_gate_0_UNCONNECTED,
      ctrl_ba(2) => ctrl_ba(2),
      ctrl_ba(1) => ctrl_ba(1),
      ctrl_ba(0) => ctrl_ba(0),
      dbg_sel_idel_dqs(3) => NLW_u_phy_top_dbg_sel_idel_dqs_3_UNCONNECTED,
      dbg_sel_idel_dqs(2) => NLW_u_phy_top_dbg_sel_idel_dqs_2_UNCONNECTED,
      dbg_sel_idel_dqs(1) => NLW_u_phy_top_dbg_sel_idel_dqs_1_UNCONNECTED,
      dbg_sel_idel_dqs(0) => NLW_u_phy_top_dbg_sel_idel_dqs_0_UNCONNECTED,
      dbg_sel_idel_dq(5) => NLW_u_phy_top_dbg_sel_idel_dq_5_UNCONNECTED,
      dbg_sel_idel_dq(4) => NLW_u_phy_top_dbg_sel_idel_dq_4_UNCONNECTED,
      dbg_sel_idel_dq(3) => NLW_u_phy_top_dbg_sel_idel_dq_3_UNCONNECTED,
      dbg_sel_idel_dq(2) => NLW_u_phy_top_dbg_sel_idel_dq_2_UNCONNECTED,
      dbg_sel_idel_dq(1) => NLW_u_phy_top_dbg_sel_idel_dq_1_UNCONNECTED,
      dbg_sel_idel_dq(0) => NLW_u_phy_top_dbg_sel_idel_dq_0_UNCONNECTED,
      ctrl_cs_n(1) => ctrl_cs_n(1),
      ctrl_cs_n(0) => ctrl_cs_n(0)
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_top is
  port (
    ddr2_cas_n : out STD_LOGIC; 
    rd_data_valid : out STD_LOGIC; 
    dbg_idel_down_dq : in STD_LOGIC := 'X'; 
    app_wdf_afull : out STD_LOGIC; 
    app_wdf_wren : in STD_LOGIC := 'X'; 
    dbg_idel_down_all : in STD_LOGIC := 'X'; 
    rst0 : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_up_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_up_gate : in STD_LOGIC := 'X'; 
    ddr2_we_n : out STD_LOGIC; 
    clk0 : in STD_LOGIC := 'X'; 
    app_af_wren : in STD_LOGIC := 'X'; 
    rstdiv0 : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_gate : in STD_LOGIC := 'X'; 
    ddr2_ras_n : out STD_LOGIC; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    dbg_idel_down_dqs : in STD_LOGIC := 'X'; 
    dbg_idel_down_gate : in STD_LOGIC := 'X'; 
    dbg_idel_up_dq : in STD_LOGIC := 'X'; 
    dbg_idel_up_all : in STD_LOGIC := 'X'; 
    app_af_afull : out STD_LOGIC; 
    rst90 : in STD_LOGIC := 'X'; 
    dbg_sel_all_idel_dq : in STD_LOGIC := 'X'; 
    phy_init_done : out STD_LOGIC; 
    ddr2_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dbg_calib_gate_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
    dbg_calib_dqs_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
    dbg_calib_err : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    ddr2_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dbg_calib_dq_tap_cnt : out STD_LOGIC_VECTOR ( 383 downto 0 ); 
    dbg_calib_rden_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
    rd_ecc_error : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    dbg_calib_gate_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
    dbg_calib_rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_a : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
    ddr2_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dbg_calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    rd_data_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
    app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
    app_wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    dbg_sel_idel_gate : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    app_af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
    app_af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    dbg_sel_idel_dqs : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    dbg_sel_idel_dq : in STD_LOGIC_VECTOR ( 5 downto 0 ) 
  );
end ddr2_top;

architecture Structure of ddr2_top is
  component ddr2_mem_if_top
    port (
      rd_data_valid : out STD_LOGIC; 
      dbg_idel_down_dq : in STD_LOGIC := 'X'; 
      app_wdf_afull : out STD_LOGIC; 
      app_wdf_wren : in STD_LOGIC := 'X'; 
      dbg_idel_down_all : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_up_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_up_gate : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      app_af_wren : in STD_LOGIC := 'X'; 
      rstdiv0 : in STD_LOGIC := 'X'; 
      ddr_ras_n : out STD_LOGIC; 
      dbg_sel_all_idel_gate : in STD_LOGIC := 'X'; 
      ddr_we_n : out STD_LOGIC; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      dbg_idel_down_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_down_gate : in STD_LOGIC := 'X'; 
      dbg_idel_up_dq : in STD_LOGIC := 'X'; 
      dbg_idel_up_all : in STD_LOGIC := 'X'; 
      app_af_afull : out STD_LOGIC; 
      rst90 : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_dq : in STD_LOGIC := 'X'; 
      phy_init_done : out STD_LOGIC; 
      ddr_cas_n : out STD_LOGIC; 
      ddr_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dbg_calib_gate_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
      dbg_calib_dqs_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
      dbg_calib_err : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      ddr_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      dbg_calib_dq_tap_cnt : out STD_LOGIC_VECTOR ( 383 downto 0 ); 
      ddr_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      dbg_calib_rden_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
      ddr_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      rd_ecc_error : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr_addr : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
      dbg_calib_gate_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
      dbg_calib_rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      ddr_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      rd_data_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
      app_wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      dbg_sel_idel_gate : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      app_af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
      app_af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      dbg_sel_idel_dqs : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      dbg_sel_idel_dq : in STD_LOGIC_VECTOR ( 5 downto 0 ) 
    );
  end component;
  signal NLW_u_mem_if_top_dbg_idel_down_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_idel_down_all_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_all_idel_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_idel_up_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_idel_up_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_all_idel_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_idel_down_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_idel_down_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_idel_up_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_idel_up_all_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_all_idel_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_app_wdf_mask_data_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_gate_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_gate_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_gate_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_gate_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_dqs_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_dqs_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_dqs_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_dqs_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_dq_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_dq_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_dq_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_dq_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_dq_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mem_if_top_dbg_sel_idel_dq_0_UNCONNECTED : STD_LOGIC; 
begin
  u_mem_if_top : ddr2_mem_if_top
    port map (
      rd_data_valid => rd_data_valid,
      dbg_idel_down_dq => NLW_u_mem_if_top_dbg_idel_down_dq_UNCONNECTED,
      app_wdf_afull => app_wdf_afull,
      app_wdf_wren => app_wdf_wren,
      dbg_idel_down_all => NLW_u_mem_if_top_dbg_idel_down_all_UNCONNECTED,
      rst0 => rst0,
      dbg_sel_all_idel_dqs => NLW_u_mem_if_top_dbg_sel_all_idel_dqs_UNCONNECTED,
      dbg_idel_up_dqs => NLW_u_mem_if_top_dbg_idel_up_dqs_UNCONNECTED,
      dbg_idel_up_gate => NLW_u_mem_if_top_dbg_idel_up_gate_UNCONNECTED,
      clk0 => clk0,
      app_af_wren => app_af_wren,
      rstdiv0 => rstdiv0,
      ddr_ras_n => ddr2_ras_n,
      dbg_sel_all_idel_gate => NLW_u_mem_if_top_dbg_sel_all_idel_gate_UNCONNECTED,
      ddr_we_n => ddr2_we_n,
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      dbg_idel_down_dqs => NLW_u_mem_if_top_dbg_idel_down_dqs_UNCONNECTED,
      dbg_idel_down_gate => NLW_u_mem_if_top_dbg_idel_down_gate_UNCONNECTED,
      dbg_idel_up_dq => NLW_u_mem_if_top_dbg_idel_up_dq_UNCONNECTED,
      dbg_idel_up_all => NLW_u_mem_if_top_dbg_idel_up_all_UNCONNECTED,
      app_af_afull => app_af_afull,
      rst90 => rst90,
      dbg_sel_all_idel_dq => NLW_u_mem_if_top_dbg_sel_all_idel_dq_UNCONNECTED,
      phy_init_done => phy_init_done,
      ddr_cas_n => ddr2_cas_n,
      ddr_dqs_n(7) => ddr2_dqs_n(7),
      ddr_dqs_n(6) => ddr2_dqs_n(6),
      ddr_dqs_n(5) => ddr2_dqs_n(5),
      ddr_dqs_n(4) => ddr2_dqs_n(4),
      ddr_dqs_n(3) => ddr2_dqs_n(3),
      ddr_dqs_n(2) => ddr2_dqs_n(2),
      ddr_dqs_n(1) => ddr2_dqs_n(1),
      ddr_dqs_n(0) => ddr2_dqs_n(0),
      ddr_dqs(7) => ddr2_dqs(7),
      ddr_dqs(6) => ddr2_dqs(6),
      ddr_dqs(5) => ddr2_dqs(5),
      ddr_dqs(4) => ddr2_dqs(4),
      ddr_dqs(3) => ddr2_dqs(3),
      ddr_dqs(2) => ddr2_dqs(2),
      ddr_dqs(1) => ddr2_dqs(1),
      ddr_dqs(0) => ddr2_dqs(0),
      ddr_dq(63) => ddr2_dq(63),
      ddr_dq(62) => ddr2_dq(62),
      ddr_dq(61) => ddr2_dq(61),
      ddr_dq(60) => ddr2_dq(60),
      ddr_dq(59) => ddr2_dq(59),
      ddr_dq(58) => ddr2_dq(58),
      ddr_dq(57) => ddr2_dq(57),
      ddr_dq(56) => ddr2_dq(56),
      ddr_dq(55) => ddr2_dq(55),
      ddr_dq(54) => ddr2_dq(54),
      ddr_dq(53) => ddr2_dq(53),
      ddr_dq(52) => ddr2_dq(52),
      ddr_dq(51) => ddr2_dq(51),
      ddr_dq(50) => ddr2_dq(50),
      ddr_dq(49) => ddr2_dq(49),
      ddr_dq(48) => ddr2_dq(48),
      ddr_dq(47) => ddr2_dq(47),
      ddr_dq(46) => ddr2_dq(46),
      ddr_dq(45) => ddr2_dq(45),
      ddr_dq(44) => ddr2_dq(44),
      ddr_dq(43) => ddr2_dq(43),
      ddr_dq(42) => ddr2_dq(42),
      ddr_dq(41) => ddr2_dq(41),
      ddr_dq(40) => ddr2_dq(40),
      ddr_dq(39) => ddr2_dq(39),
      ddr_dq(38) => ddr2_dq(38),
      ddr_dq(37) => ddr2_dq(37),
      ddr_dq(36) => ddr2_dq(36),
      ddr_dq(35) => ddr2_dq(35),
      ddr_dq(34) => ddr2_dq(34),
      ddr_dq(33) => ddr2_dq(33),
      ddr_dq(32) => ddr2_dq(32),
      ddr_dq(31) => ddr2_dq(31),
      ddr_dq(30) => ddr2_dq(30),
      ddr_dq(29) => ddr2_dq(29),
      ddr_dq(28) => ddr2_dq(28),
      ddr_dq(27) => ddr2_dq(27),
      ddr_dq(26) => ddr2_dq(26),
      ddr_dq(25) => ddr2_dq(25),
      ddr_dq(24) => ddr2_dq(24),
      ddr_dq(23) => ddr2_dq(23),
      ddr_dq(22) => ddr2_dq(22),
      ddr_dq(21) => ddr2_dq(21),
      ddr_dq(20) => ddr2_dq(20),
      ddr_dq(19) => ddr2_dq(19),
      ddr_dq(18) => ddr2_dq(18),
      ddr_dq(17) => ddr2_dq(17),
      ddr_dq(16) => ddr2_dq(16),
      ddr_dq(15) => ddr2_dq(15),
      ddr_dq(14) => ddr2_dq(14),
      ddr_dq(13) => ddr2_dq(13),
      ddr_dq(12) => ddr2_dq(12),
      ddr_dq(11) => ddr2_dq(11),
      ddr_dq(10) => ddr2_dq(10),
      ddr_dq(9) => ddr2_dq(9),
      ddr_dq(8) => ddr2_dq(8),
      ddr_dq(7) => ddr2_dq(7),
      ddr_dq(6) => ddr2_dq(6),
      ddr_dq(5) => ddr2_dq(5),
      ddr_dq(4) => ddr2_dq(4),
      ddr_dq(3) => ddr2_dq(3),
      ddr_dq(2) => ddr2_dq(2),
      ddr_dq(1) => ddr2_dq(1),
      ddr_dq(0) => ddr2_dq(0),
      dbg_calib_gate_tap_cnt(47) => dbg_calib_gate_tap_cnt(47),
      dbg_calib_gate_tap_cnt(46) => dbg_calib_gate_tap_cnt(46),
      dbg_calib_gate_tap_cnt(45) => dbg_calib_gate_tap_cnt(45),
      dbg_calib_gate_tap_cnt(44) => dbg_calib_gate_tap_cnt(44),
      dbg_calib_gate_tap_cnt(43) => dbg_calib_gate_tap_cnt(43),
      dbg_calib_gate_tap_cnt(42) => dbg_calib_gate_tap_cnt(42),
      dbg_calib_gate_tap_cnt(41) => dbg_calib_gate_tap_cnt(41),
      dbg_calib_gate_tap_cnt(40) => dbg_calib_gate_tap_cnt(40),
      dbg_calib_gate_tap_cnt(39) => dbg_calib_gate_tap_cnt(39),
      dbg_calib_gate_tap_cnt(38) => dbg_calib_gate_tap_cnt(38),
      dbg_calib_gate_tap_cnt(37) => dbg_calib_gate_tap_cnt(37),
      dbg_calib_gate_tap_cnt(36) => dbg_calib_gate_tap_cnt(36),
      dbg_calib_gate_tap_cnt(35) => dbg_calib_gate_tap_cnt(35),
      dbg_calib_gate_tap_cnt(34) => dbg_calib_gate_tap_cnt(34),
      dbg_calib_gate_tap_cnt(33) => dbg_calib_gate_tap_cnt(33),
      dbg_calib_gate_tap_cnt(32) => dbg_calib_gate_tap_cnt(32),
      dbg_calib_gate_tap_cnt(31) => dbg_calib_gate_tap_cnt(31),
      dbg_calib_gate_tap_cnt(30) => dbg_calib_gate_tap_cnt(30),
      dbg_calib_gate_tap_cnt(29) => dbg_calib_gate_tap_cnt(29),
      dbg_calib_gate_tap_cnt(28) => dbg_calib_gate_tap_cnt(28),
      dbg_calib_gate_tap_cnt(27) => dbg_calib_gate_tap_cnt(27),
      dbg_calib_gate_tap_cnt(26) => dbg_calib_gate_tap_cnt(26),
      dbg_calib_gate_tap_cnt(25) => dbg_calib_gate_tap_cnt(25),
      dbg_calib_gate_tap_cnt(24) => dbg_calib_gate_tap_cnt(24),
      dbg_calib_gate_tap_cnt(23) => dbg_calib_gate_tap_cnt(23),
      dbg_calib_gate_tap_cnt(22) => dbg_calib_gate_tap_cnt(22),
      dbg_calib_gate_tap_cnt(21) => dbg_calib_gate_tap_cnt(21),
      dbg_calib_gate_tap_cnt(20) => dbg_calib_gate_tap_cnt(20),
      dbg_calib_gate_tap_cnt(19) => dbg_calib_gate_tap_cnt(19),
      dbg_calib_gate_tap_cnt(18) => dbg_calib_gate_tap_cnt(18),
      dbg_calib_gate_tap_cnt(17) => dbg_calib_gate_tap_cnt(17),
      dbg_calib_gate_tap_cnt(16) => dbg_calib_gate_tap_cnt(16),
      dbg_calib_gate_tap_cnt(15) => dbg_calib_gate_tap_cnt(15),
      dbg_calib_gate_tap_cnt(14) => dbg_calib_gate_tap_cnt(14),
      dbg_calib_gate_tap_cnt(13) => dbg_calib_gate_tap_cnt(13),
      dbg_calib_gate_tap_cnt(12) => dbg_calib_gate_tap_cnt(12),
      dbg_calib_gate_tap_cnt(11) => dbg_calib_gate_tap_cnt(11),
      dbg_calib_gate_tap_cnt(10) => dbg_calib_gate_tap_cnt(10),
      dbg_calib_gate_tap_cnt(9) => dbg_calib_gate_tap_cnt(9),
      dbg_calib_gate_tap_cnt(8) => dbg_calib_gate_tap_cnt(8),
      dbg_calib_gate_tap_cnt(7) => dbg_calib_gate_tap_cnt(7),
      dbg_calib_gate_tap_cnt(6) => dbg_calib_gate_tap_cnt(6),
      dbg_calib_gate_tap_cnt(5) => dbg_calib_gate_tap_cnt(5),
      dbg_calib_gate_tap_cnt(4) => dbg_calib_gate_tap_cnt(4),
      dbg_calib_gate_tap_cnt(3) => dbg_calib_gate_tap_cnt(3),
      dbg_calib_gate_tap_cnt(2) => dbg_calib_gate_tap_cnt(2),
      dbg_calib_gate_tap_cnt(1) => dbg_calib_gate_tap_cnt(1),
      dbg_calib_gate_tap_cnt(0) => dbg_calib_gate_tap_cnt(0),
      dbg_calib_dqs_tap_cnt(47) => dbg_calib_dqs_tap_cnt(47),
      dbg_calib_dqs_tap_cnt(46) => dbg_calib_dqs_tap_cnt(46),
      dbg_calib_dqs_tap_cnt(45) => dbg_calib_dqs_tap_cnt(45),
      dbg_calib_dqs_tap_cnt(44) => dbg_calib_dqs_tap_cnt(44),
      dbg_calib_dqs_tap_cnt(43) => dbg_calib_dqs_tap_cnt(43),
      dbg_calib_dqs_tap_cnt(42) => dbg_calib_dqs_tap_cnt(42),
      dbg_calib_dqs_tap_cnt(41) => dbg_calib_dqs_tap_cnt(41),
      dbg_calib_dqs_tap_cnt(40) => dbg_calib_dqs_tap_cnt(40),
      dbg_calib_dqs_tap_cnt(39) => dbg_calib_dqs_tap_cnt(39),
      dbg_calib_dqs_tap_cnt(38) => dbg_calib_dqs_tap_cnt(38),
      dbg_calib_dqs_tap_cnt(37) => dbg_calib_dqs_tap_cnt(37),
      dbg_calib_dqs_tap_cnt(36) => dbg_calib_dqs_tap_cnt(36),
      dbg_calib_dqs_tap_cnt(35) => dbg_calib_dqs_tap_cnt(35),
      dbg_calib_dqs_tap_cnt(34) => dbg_calib_dqs_tap_cnt(34),
      dbg_calib_dqs_tap_cnt(33) => dbg_calib_dqs_tap_cnt(33),
      dbg_calib_dqs_tap_cnt(32) => dbg_calib_dqs_tap_cnt(32),
      dbg_calib_dqs_tap_cnt(31) => dbg_calib_dqs_tap_cnt(31),
      dbg_calib_dqs_tap_cnt(30) => dbg_calib_dqs_tap_cnt(30),
      dbg_calib_dqs_tap_cnt(29) => dbg_calib_dqs_tap_cnt(29),
      dbg_calib_dqs_tap_cnt(28) => dbg_calib_dqs_tap_cnt(28),
      dbg_calib_dqs_tap_cnt(27) => dbg_calib_dqs_tap_cnt(27),
      dbg_calib_dqs_tap_cnt(26) => dbg_calib_dqs_tap_cnt(26),
      dbg_calib_dqs_tap_cnt(25) => dbg_calib_dqs_tap_cnt(25),
      dbg_calib_dqs_tap_cnt(24) => dbg_calib_dqs_tap_cnt(24),
      dbg_calib_dqs_tap_cnt(23) => dbg_calib_dqs_tap_cnt(23),
      dbg_calib_dqs_tap_cnt(22) => dbg_calib_dqs_tap_cnt(22),
      dbg_calib_dqs_tap_cnt(21) => dbg_calib_dqs_tap_cnt(21),
      dbg_calib_dqs_tap_cnt(20) => dbg_calib_dqs_tap_cnt(20),
      dbg_calib_dqs_tap_cnt(19) => dbg_calib_dqs_tap_cnt(19),
      dbg_calib_dqs_tap_cnt(18) => dbg_calib_dqs_tap_cnt(18),
      dbg_calib_dqs_tap_cnt(17) => dbg_calib_dqs_tap_cnt(17),
      dbg_calib_dqs_tap_cnt(16) => dbg_calib_dqs_tap_cnt(16),
      dbg_calib_dqs_tap_cnt(15) => dbg_calib_dqs_tap_cnt(15),
      dbg_calib_dqs_tap_cnt(14) => dbg_calib_dqs_tap_cnt(14),
      dbg_calib_dqs_tap_cnt(13) => dbg_calib_dqs_tap_cnt(13),
      dbg_calib_dqs_tap_cnt(12) => dbg_calib_dqs_tap_cnt(12),
      dbg_calib_dqs_tap_cnt(11) => dbg_calib_dqs_tap_cnt(11),
      dbg_calib_dqs_tap_cnt(10) => dbg_calib_dqs_tap_cnt(10),
      dbg_calib_dqs_tap_cnt(9) => dbg_calib_dqs_tap_cnt(9),
      dbg_calib_dqs_tap_cnt(8) => dbg_calib_dqs_tap_cnt(8),
      dbg_calib_dqs_tap_cnt(7) => dbg_calib_dqs_tap_cnt(7),
      dbg_calib_dqs_tap_cnt(6) => dbg_calib_dqs_tap_cnt(6),
      dbg_calib_dqs_tap_cnt(5) => dbg_calib_dqs_tap_cnt(5),
      dbg_calib_dqs_tap_cnt(4) => dbg_calib_dqs_tap_cnt(4),
      dbg_calib_dqs_tap_cnt(3) => dbg_calib_dqs_tap_cnt(3),
      dbg_calib_dqs_tap_cnt(2) => dbg_calib_dqs_tap_cnt(2),
      dbg_calib_dqs_tap_cnt(1) => dbg_calib_dqs_tap_cnt(1),
      dbg_calib_dqs_tap_cnt(0) => dbg_calib_dqs_tap_cnt(0),
      dbg_calib_err(3) => dbg_calib_err(3),
      dbg_calib_err(2) => dbg_calib_err(2),
      dbg_calib_err(1) => dbg_calib_err(1),
      dbg_calib_err(0) => dbg_calib_err(0),
      ddr_cke(1) => ddr2_cke(1),
      ddr_cke(0) => ddr2_cke(0),
      dbg_calib_dq_tap_cnt(383) => dbg_calib_dq_tap_cnt(383),
      dbg_calib_dq_tap_cnt(382) => dbg_calib_dq_tap_cnt(382),
      dbg_calib_dq_tap_cnt(381) => dbg_calib_dq_tap_cnt(381),
      dbg_calib_dq_tap_cnt(380) => dbg_calib_dq_tap_cnt(380),
      dbg_calib_dq_tap_cnt(379) => dbg_calib_dq_tap_cnt(379),
      dbg_calib_dq_tap_cnt(378) => dbg_calib_dq_tap_cnt(378),
      dbg_calib_dq_tap_cnt(377) => dbg_calib_dq_tap_cnt(377),
      dbg_calib_dq_tap_cnt(376) => dbg_calib_dq_tap_cnt(376),
      dbg_calib_dq_tap_cnt(375) => dbg_calib_dq_tap_cnt(375),
      dbg_calib_dq_tap_cnt(374) => dbg_calib_dq_tap_cnt(374),
      dbg_calib_dq_tap_cnt(373) => dbg_calib_dq_tap_cnt(373),
      dbg_calib_dq_tap_cnt(372) => dbg_calib_dq_tap_cnt(372),
      dbg_calib_dq_tap_cnt(371) => dbg_calib_dq_tap_cnt(371),
      dbg_calib_dq_tap_cnt(370) => dbg_calib_dq_tap_cnt(370),
      dbg_calib_dq_tap_cnt(369) => dbg_calib_dq_tap_cnt(369),
      dbg_calib_dq_tap_cnt(368) => dbg_calib_dq_tap_cnt(368),
      dbg_calib_dq_tap_cnt(367) => dbg_calib_dq_tap_cnt(367),
      dbg_calib_dq_tap_cnt(366) => dbg_calib_dq_tap_cnt(366),
      dbg_calib_dq_tap_cnt(365) => dbg_calib_dq_tap_cnt(365),
      dbg_calib_dq_tap_cnt(364) => dbg_calib_dq_tap_cnt(364),
      dbg_calib_dq_tap_cnt(363) => dbg_calib_dq_tap_cnt(363),
      dbg_calib_dq_tap_cnt(362) => dbg_calib_dq_tap_cnt(362),
      dbg_calib_dq_tap_cnt(361) => dbg_calib_dq_tap_cnt(361),
      dbg_calib_dq_tap_cnt(360) => dbg_calib_dq_tap_cnt(360),
      dbg_calib_dq_tap_cnt(359) => dbg_calib_dq_tap_cnt(359),
      dbg_calib_dq_tap_cnt(358) => dbg_calib_dq_tap_cnt(358),
      dbg_calib_dq_tap_cnt(357) => dbg_calib_dq_tap_cnt(357),
      dbg_calib_dq_tap_cnt(356) => dbg_calib_dq_tap_cnt(356),
      dbg_calib_dq_tap_cnt(355) => dbg_calib_dq_tap_cnt(355),
      dbg_calib_dq_tap_cnt(354) => dbg_calib_dq_tap_cnt(354),
      dbg_calib_dq_tap_cnt(353) => dbg_calib_dq_tap_cnt(353),
      dbg_calib_dq_tap_cnt(352) => dbg_calib_dq_tap_cnt(352),
      dbg_calib_dq_tap_cnt(351) => dbg_calib_dq_tap_cnt(351),
      dbg_calib_dq_tap_cnt(350) => dbg_calib_dq_tap_cnt(350),
      dbg_calib_dq_tap_cnt(349) => dbg_calib_dq_tap_cnt(349),
      dbg_calib_dq_tap_cnt(348) => dbg_calib_dq_tap_cnt(348),
      dbg_calib_dq_tap_cnt(347) => dbg_calib_dq_tap_cnt(347),
      dbg_calib_dq_tap_cnt(346) => dbg_calib_dq_tap_cnt(346),
      dbg_calib_dq_tap_cnt(345) => dbg_calib_dq_tap_cnt(345),
      dbg_calib_dq_tap_cnt(344) => dbg_calib_dq_tap_cnt(344),
      dbg_calib_dq_tap_cnt(343) => dbg_calib_dq_tap_cnt(343),
      dbg_calib_dq_tap_cnt(342) => dbg_calib_dq_tap_cnt(342),
      dbg_calib_dq_tap_cnt(341) => dbg_calib_dq_tap_cnt(341),
      dbg_calib_dq_tap_cnt(340) => dbg_calib_dq_tap_cnt(340),
      dbg_calib_dq_tap_cnt(339) => dbg_calib_dq_tap_cnt(339),
      dbg_calib_dq_tap_cnt(338) => dbg_calib_dq_tap_cnt(338),
      dbg_calib_dq_tap_cnt(337) => dbg_calib_dq_tap_cnt(337),
      dbg_calib_dq_tap_cnt(336) => dbg_calib_dq_tap_cnt(336),
      dbg_calib_dq_tap_cnt(335) => dbg_calib_dq_tap_cnt(335),
      dbg_calib_dq_tap_cnt(334) => dbg_calib_dq_tap_cnt(334),
      dbg_calib_dq_tap_cnt(333) => dbg_calib_dq_tap_cnt(333),
      dbg_calib_dq_tap_cnt(332) => dbg_calib_dq_tap_cnt(332),
      dbg_calib_dq_tap_cnt(331) => dbg_calib_dq_tap_cnt(331),
      dbg_calib_dq_tap_cnt(330) => dbg_calib_dq_tap_cnt(330),
      dbg_calib_dq_tap_cnt(329) => dbg_calib_dq_tap_cnt(329),
      dbg_calib_dq_tap_cnt(328) => dbg_calib_dq_tap_cnt(328),
      dbg_calib_dq_tap_cnt(327) => dbg_calib_dq_tap_cnt(327),
      dbg_calib_dq_tap_cnt(326) => dbg_calib_dq_tap_cnt(326),
      dbg_calib_dq_tap_cnt(325) => dbg_calib_dq_tap_cnt(325),
      dbg_calib_dq_tap_cnt(324) => dbg_calib_dq_tap_cnt(324),
      dbg_calib_dq_tap_cnt(323) => dbg_calib_dq_tap_cnt(323),
      dbg_calib_dq_tap_cnt(322) => dbg_calib_dq_tap_cnt(322),
      dbg_calib_dq_tap_cnt(321) => dbg_calib_dq_tap_cnt(321),
      dbg_calib_dq_tap_cnt(320) => dbg_calib_dq_tap_cnt(320),
      dbg_calib_dq_tap_cnt(319) => dbg_calib_dq_tap_cnt(319),
      dbg_calib_dq_tap_cnt(318) => dbg_calib_dq_tap_cnt(318),
      dbg_calib_dq_tap_cnt(317) => dbg_calib_dq_tap_cnt(317),
      dbg_calib_dq_tap_cnt(316) => dbg_calib_dq_tap_cnt(316),
      dbg_calib_dq_tap_cnt(315) => dbg_calib_dq_tap_cnt(315),
      dbg_calib_dq_tap_cnt(314) => dbg_calib_dq_tap_cnt(314),
      dbg_calib_dq_tap_cnt(313) => dbg_calib_dq_tap_cnt(313),
      dbg_calib_dq_tap_cnt(312) => dbg_calib_dq_tap_cnt(312),
      dbg_calib_dq_tap_cnt(311) => dbg_calib_dq_tap_cnt(311),
      dbg_calib_dq_tap_cnt(310) => dbg_calib_dq_tap_cnt(310),
      dbg_calib_dq_tap_cnt(309) => dbg_calib_dq_tap_cnt(309),
      dbg_calib_dq_tap_cnt(308) => dbg_calib_dq_tap_cnt(308),
      dbg_calib_dq_tap_cnt(307) => dbg_calib_dq_tap_cnt(307),
      dbg_calib_dq_tap_cnt(306) => dbg_calib_dq_tap_cnt(306),
      dbg_calib_dq_tap_cnt(305) => dbg_calib_dq_tap_cnt(305),
      dbg_calib_dq_tap_cnt(304) => dbg_calib_dq_tap_cnt(304),
      dbg_calib_dq_tap_cnt(303) => dbg_calib_dq_tap_cnt(303),
      dbg_calib_dq_tap_cnt(302) => dbg_calib_dq_tap_cnt(302),
      dbg_calib_dq_tap_cnt(301) => dbg_calib_dq_tap_cnt(301),
      dbg_calib_dq_tap_cnt(300) => dbg_calib_dq_tap_cnt(300),
      dbg_calib_dq_tap_cnt(299) => dbg_calib_dq_tap_cnt(299),
      dbg_calib_dq_tap_cnt(298) => dbg_calib_dq_tap_cnt(298),
      dbg_calib_dq_tap_cnt(297) => dbg_calib_dq_tap_cnt(297),
      dbg_calib_dq_tap_cnt(296) => dbg_calib_dq_tap_cnt(296),
      dbg_calib_dq_tap_cnt(295) => dbg_calib_dq_tap_cnt(295),
      dbg_calib_dq_tap_cnt(294) => dbg_calib_dq_tap_cnt(294),
      dbg_calib_dq_tap_cnt(293) => dbg_calib_dq_tap_cnt(293),
      dbg_calib_dq_tap_cnt(292) => dbg_calib_dq_tap_cnt(292),
      dbg_calib_dq_tap_cnt(291) => dbg_calib_dq_tap_cnt(291),
      dbg_calib_dq_tap_cnt(290) => dbg_calib_dq_tap_cnt(290),
      dbg_calib_dq_tap_cnt(289) => dbg_calib_dq_tap_cnt(289),
      dbg_calib_dq_tap_cnt(288) => dbg_calib_dq_tap_cnt(288),
      dbg_calib_dq_tap_cnt(287) => dbg_calib_dq_tap_cnt(287),
      dbg_calib_dq_tap_cnt(286) => dbg_calib_dq_tap_cnt(286),
      dbg_calib_dq_tap_cnt(285) => dbg_calib_dq_tap_cnt(285),
      dbg_calib_dq_tap_cnt(284) => dbg_calib_dq_tap_cnt(284),
      dbg_calib_dq_tap_cnt(283) => dbg_calib_dq_tap_cnt(283),
      dbg_calib_dq_tap_cnt(282) => dbg_calib_dq_tap_cnt(282),
      dbg_calib_dq_tap_cnt(281) => dbg_calib_dq_tap_cnt(281),
      dbg_calib_dq_tap_cnt(280) => dbg_calib_dq_tap_cnt(280),
      dbg_calib_dq_tap_cnt(279) => dbg_calib_dq_tap_cnt(279),
      dbg_calib_dq_tap_cnt(278) => dbg_calib_dq_tap_cnt(278),
      dbg_calib_dq_tap_cnt(277) => dbg_calib_dq_tap_cnt(277),
      dbg_calib_dq_tap_cnt(276) => dbg_calib_dq_tap_cnt(276),
      dbg_calib_dq_tap_cnt(275) => dbg_calib_dq_tap_cnt(275),
      dbg_calib_dq_tap_cnt(274) => dbg_calib_dq_tap_cnt(274),
      dbg_calib_dq_tap_cnt(273) => dbg_calib_dq_tap_cnt(273),
      dbg_calib_dq_tap_cnt(272) => dbg_calib_dq_tap_cnt(272),
      dbg_calib_dq_tap_cnt(271) => dbg_calib_dq_tap_cnt(271),
      dbg_calib_dq_tap_cnt(270) => dbg_calib_dq_tap_cnt(270),
      dbg_calib_dq_tap_cnt(269) => dbg_calib_dq_tap_cnt(269),
      dbg_calib_dq_tap_cnt(268) => dbg_calib_dq_tap_cnt(268),
      dbg_calib_dq_tap_cnt(267) => dbg_calib_dq_tap_cnt(267),
      dbg_calib_dq_tap_cnt(266) => dbg_calib_dq_tap_cnt(266),
      dbg_calib_dq_tap_cnt(265) => dbg_calib_dq_tap_cnt(265),
      dbg_calib_dq_tap_cnt(264) => dbg_calib_dq_tap_cnt(264),
      dbg_calib_dq_tap_cnt(263) => dbg_calib_dq_tap_cnt(263),
      dbg_calib_dq_tap_cnt(262) => dbg_calib_dq_tap_cnt(262),
      dbg_calib_dq_tap_cnt(261) => dbg_calib_dq_tap_cnt(261),
      dbg_calib_dq_tap_cnt(260) => dbg_calib_dq_tap_cnt(260),
      dbg_calib_dq_tap_cnt(259) => dbg_calib_dq_tap_cnt(259),
      dbg_calib_dq_tap_cnt(258) => dbg_calib_dq_tap_cnt(258),
      dbg_calib_dq_tap_cnt(257) => dbg_calib_dq_tap_cnt(257),
      dbg_calib_dq_tap_cnt(256) => dbg_calib_dq_tap_cnt(256),
      dbg_calib_dq_tap_cnt(255) => dbg_calib_dq_tap_cnt(255),
      dbg_calib_dq_tap_cnt(254) => dbg_calib_dq_tap_cnt(254),
      dbg_calib_dq_tap_cnt(253) => dbg_calib_dq_tap_cnt(253),
      dbg_calib_dq_tap_cnt(252) => dbg_calib_dq_tap_cnt(252),
      dbg_calib_dq_tap_cnt(251) => dbg_calib_dq_tap_cnt(251),
      dbg_calib_dq_tap_cnt(250) => dbg_calib_dq_tap_cnt(250),
      dbg_calib_dq_tap_cnt(249) => dbg_calib_dq_tap_cnt(249),
      dbg_calib_dq_tap_cnt(248) => dbg_calib_dq_tap_cnt(248),
      dbg_calib_dq_tap_cnt(247) => dbg_calib_dq_tap_cnt(247),
      dbg_calib_dq_tap_cnt(246) => dbg_calib_dq_tap_cnt(246),
      dbg_calib_dq_tap_cnt(245) => dbg_calib_dq_tap_cnt(245),
      dbg_calib_dq_tap_cnt(244) => dbg_calib_dq_tap_cnt(244),
      dbg_calib_dq_tap_cnt(243) => dbg_calib_dq_tap_cnt(243),
      dbg_calib_dq_tap_cnt(242) => dbg_calib_dq_tap_cnt(242),
      dbg_calib_dq_tap_cnt(241) => dbg_calib_dq_tap_cnt(241),
      dbg_calib_dq_tap_cnt(240) => dbg_calib_dq_tap_cnt(240),
      dbg_calib_dq_tap_cnt(239) => dbg_calib_dq_tap_cnt(239),
      dbg_calib_dq_tap_cnt(238) => dbg_calib_dq_tap_cnt(238),
      dbg_calib_dq_tap_cnt(237) => dbg_calib_dq_tap_cnt(237),
      dbg_calib_dq_tap_cnt(236) => dbg_calib_dq_tap_cnt(236),
      dbg_calib_dq_tap_cnt(235) => dbg_calib_dq_tap_cnt(235),
      dbg_calib_dq_tap_cnt(234) => dbg_calib_dq_tap_cnt(234),
      dbg_calib_dq_tap_cnt(233) => dbg_calib_dq_tap_cnt(233),
      dbg_calib_dq_tap_cnt(232) => dbg_calib_dq_tap_cnt(232),
      dbg_calib_dq_tap_cnt(231) => dbg_calib_dq_tap_cnt(231),
      dbg_calib_dq_tap_cnt(230) => dbg_calib_dq_tap_cnt(230),
      dbg_calib_dq_tap_cnt(229) => dbg_calib_dq_tap_cnt(229),
      dbg_calib_dq_tap_cnt(228) => dbg_calib_dq_tap_cnt(228),
      dbg_calib_dq_tap_cnt(227) => dbg_calib_dq_tap_cnt(227),
      dbg_calib_dq_tap_cnt(226) => dbg_calib_dq_tap_cnt(226),
      dbg_calib_dq_tap_cnt(225) => dbg_calib_dq_tap_cnt(225),
      dbg_calib_dq_tap_cnt(224) => dbg_calib_dq_tap_cnt(224),
      dbg_calib_dq_tap_cnt(223) => dbg_calib_dq_tap_cnt(223),
      dbg_calib_dq_tap_cnt(222) => dbg_calib_dq_tap_cnt(222),
      dbg_calib_dq_tap_cnt(221) => dbg_calib_dq_tap_cnt(221),
      dbg_calib_dq_tap_cnt(220) => dbg_calib_dq_tap_cnt(220),
      dbg_calib_dq_tap_cnt(219) => dbg_calib_dq_tap_cnt(219),
      dbg_calib_dq_tap_cnt(218) => dbg_calib_dq_tap_cnt(218),
      dbg_calib_dq_tap_cnt(217) => dbg_calib_dq_tap_cnt(217),
      dbg_calib_dq_tap_cnt(216) => dbg_calib_dq_tap_cnt(216),
      dbg_calib_dq_tap_cnt(215) => dbg_calib_dq_tap_cnt(215),
      dbg_calib_dq_tap_cnt(214) => dbg_calib_dq_tap_cnt(214),
      dbg_calib_dq_tap_cnt(213) => dbg_calib_dq_tap_cnt(213),
      dbg_calib_dq_tap_cnt(212) => dbg_calib_dq_tap_cnt(212),
      dbg_calib_dq_tap_cnt(211) => dbg_calib_dq_tap_cnt(211),
      dbg_calib_dq_tap_cnt(210) => dbg_calib_dq_tap_cnt(210),
      dbg_calib_dq_tap_cnt(209) => dbg_calib_dq_tap_cnt(209),
      dbg_calib_dq_tap_cnt(208) => dbg_calib_dq_tap_cnt(208),
      dbg_calib_dq_tap_cnt(207) => dbg_calib_dq_tap_cnt(207),
      dbg_calib_dq_tap_cnt(206) => dbg_calib_dq_tap_cnt(206),
      dbg_calib_dq_tap_cnt(205) => dbg_calib_dq_tap_cnt(205),
      dbg_calib_dq_tap_cnt(204) => dbg_calib_dq_tap_cnt(204),
      dbg_calib_dq_tap_cnt(203) => dbg_calib_dq_tap_cnt(203),
      dbg_calib_dq_tap_cnt(202) => dbg_calib_dq_tap_cnt(202),
      dbg_calib_dq_tap_cnt(201) => dbg_calib_dq_tap_cnt(201),
      dbg_calib_dq_tap_cnt(200) => dbg_calib_dq_tap_cnt(200),
      dbg_calib_dq_tap_cnt(199) => dbg_calib_dq_tap_cnt(199),
      dbg_calib_dq_tap_cnt(198) => dbg_calib_dq_tap_cnt(198),
      dbg_calib_dq_tap_cnt(197) => dbg_calib_dq_tap_cnt(197),
      dbg_calib_dq_tap_cnt(196) => dbg_calib_dq_tap_cnt(196),
      dbg_calib_dq_tap_cnt(195) => dbg_calib_dq_tap_cnt(195),
      dbg_calib_dq_tap_cnt(194) => dbg_calib_dq_tap_cnt(194),
      dbg_calib_dq_tap_cnt(193) => dbg_calib_dq_tap_cnt(193),
      dbg_calib_dq_tap_cnt(192) => dbg_calib_dq_tap_cnt(192),
      dbg_calib_dq_tap_cnt(191) => dbg_calib_dq_tap_cnt(191),
      dbg_calib_dq_tap_cnt(190) => dbg_calib_dq_tap_cnt(190),
      dbg_calib_dq_tap_cnt(189) => dbg_calib_dq_tap_cnt(189),
      dbg_calib_dq_tap_cnt(188) => dbg_calib_dq_tap_cnt(188),
      dbg_calib_dq_tap_cnt(187) => dbg_calib_dq_tap_cnt(187),
      dbg_calib_dq_tap_cnt(186) => dbg_calib_dq_tap_cnt(186),
      dbg_calib_dq_tap_cnt(185) => dbg_calib_dq_tap_cnt(185),
      dbg_calib_dq_tap_cnt(184) => dbg_calib_dq_tap_cnt(184),
      dbg_calib_dq_tap_cnt(183) => dbg_calib_dq_tap_cnt(183),
      dbg_calib_dq_tap_cnt(182) => dbg_calib_dq_tap_cnt(182),
      dbg_calib_dq_tap_cnt(181) => dbg_calib_dq_tap_cnt(181),
      dbg_calib_dq_tap_cnt(180) => dbg_calib_dq_tap_cnt(180),
      dbg_calib_dq_tap_cnt(179) => dbg_calib_dq_tap_cnt(179),
      dbg_calib_dq_tap_cnt(178) => dbg_calib_dq_tap_cnt(178),
      dbg_calib_dq_tap_cnt(177) => dbg_calib_dq_tap_cnt(177),
      dbg_calib_dq_tap_cnt(176) => dbg_calib_dq_tap_cnt(176),
      dbg_calib_dq_tap_cnt(175) => dbg_calib_dq_tap_cnt(175),
      dbg_calib_dq_tap_cnt(174) => dbg_calib_dq_tap_cnt(174),
      dbg_calib_dq_tap_cnt(173) => dbg_calib_dq_tap_cnt(173),
      dbg_calib_dq_tap_cnt(172) => dbg_calib_dq_tap_cnt(172),
      dbg_calib_dq_tap_cnt(171) => dbg_calib_dq_tap_cnt(171),
      dbg_calib_dq_tap_cnt(170) => dbg_calib_dq_tap_cnt(170),
      dbg_calib_dq_tap_cnt(169) => dbg_calib_dq_tap_cnt(169),
      dbg_calib_dq_tap_cnt(168) => dbg_calib_dq_tap_cnt(168),
      dbg_calib_dq_tap_cnt(167) => dbg_calib_dq_tap_cnt(167),
      dbg_calib_dq_tap_cnt(166) => dbg_calib_dq_tap_cnt(166),
      dbg_calib_dq_tap_cnt(165) => dbg_calib_dq_tap_cnt(165),
      dbg_calib_dq_tap_cnt(164) => dbg_calib_dq_tap_cnt(164),
      dbg_calib_dq_tap_cnt(163) => dbg_calib_dq_tap_cnt(163),
      dbg_calib_dq_tap_cnt(162) => dbg_calib_dq_tap_cnt(162),
      dbg_calib_dq_tap_cnt(161) => dbg_calib_dq_tap_cnt(161),
      dbg_calib_dq_tap_cnt(160) => dbg_calib_dq_tap_cnt(160),
      dbg_calib_dq_tap_cnt(159) => dbg_calib_dq_tap_cnt(159),
      dbg_calib_dq_tap_cnt(158) => dbg_calib_dq_tap_cnt(158),
      dbg_calib_dq_tap_cnt(157) => dbg_calib_dq_tap_cnt(157),
      dbg_calib_dq_tap_cnt(156) => dbg_calib_dq_tap_cnt(156),
      dbg_calib_dq_tap_cnt(155) => dbg_calib_dq_tap_cnt(155),
      dbg_calib_dq_tap_cnt(154) => dbg_calib_dq_tap_cnt(154),
      dbg_calib_dq_tap_cnt(153) => dbg_calib_dq_tap_cnt(153),
      dbg_calib_dq_tap_cnt(152) => dbg_calib_dq_tap_cnt(152),
      dbg_calib_dq_tap_cnt(151) => dbg_calib_dq_tap_cnt(151),
      dbg_calib_dq_tap_cnt(150) => dbg_calib_dq_tap_cnt(150),
      dbg_calib_dq_tap_cnt(149) => dbg_calib_dq_tap_cnt(149),
      dbg_calib_dq_tap_cnt(148) => dbg_calib_dq_tap_cnt(148),
      dbg_calib_dq_tap_cnt(147) => dbg_calib_dq_tap_cnt(147),
      dbg_calib_dq_tap_cnt(146) => dbg_calib_dq_tap_cnt(146),
      dbg_calib_dq_tap_cnt(145) => dbg_calib_dq_tap_cnt(145),
      dbg_calib_dq_tap_cnt(144) => dbg_calib_dq_tap_cnt(144),
      dbg_calib_dq_tap_cnt(143) => dbg_calib_dq_tap_cnt(143),
      dbg_calib_dq_tap_cnt(142) => dbg_calib_dq_tap_cnt(142),
      dbg_calib_dq_tap_cnt(141) => dbg_calib_dq_tap_cnt(141),
      dbg_calib_dq_tap_cnt(140) => dbg_calib_dq_tap_cnt(140),
      dbg_calib_dq_tap_cnt(139) => dbg_calib_dq_tap_cnt(139),
      dbg_calib_dq_tap_cnt(138) => dbg_calib_dq_tap_cnt(138),
      dbg_calib_dq_tap_cnt(137) => dbg_calib_dq_tap_cnt(137),
      dbg_calib_dq_tap_cnt(136) => dbg_calib_dq_tap_cnt(136),
      dbg_calib_dq_tap_cnt(135) => dbg_calib_dq_tap_cnt(135),
      dbg_calib_dq_tap_cnt(134) => dbg_calib_dq_tap_cnt(134),
      dbg_calib_dq_tap_cnt(133) => dbg_calib_dq_tap_cnt(133),
      dbg_calib_dq_tap_cnt(132) => dbg_calib_dq_tap_cnt(132),
      dbg_calib_dq_tap_cnt(131) => dbg_calib_dq_tap_cnt(131),
      dbg_calib_dq_tap_cnt(130) => dbg_calib_dq_tap_cnt(130),
      dbg_calib_dq_tap_cnt(129) => dbg_calib_dq_tap_cnt(129),
      dbg_calib_dq_tap_cnt(128) => dbg_calib_dq_tap_cnt(128),
      dbg_calib_dq_tap_cnt(127) => dbg_calib_dq_tap_cnt(127),
      dbg_calib_dq_tap_cnt(126) => dbg_calib_dq_tap_cnt(126),
      dbg_calib_dq_tap_cnt(125) => dbg_calib_dq_tap_cnt(125),
      dbg_calib_dq_tap_cnt(124) => dbg_calib_dq_tap_cnt(124),
      dbg_calib_dq_tap_cnt(123) => dbg_calib_dq_tap_cnt(123),
      dbg_calib_dq_tap_cnt(122) => dbg_calib_dq_tap_cnt(122),
      dbg_calib_dq_tap_cnt(121) => dbg_calib_dq_tap_cnt(121),
      dbg_calib_dq_tap_cnt(120) => dbg_calib_dq_tap_cnt(120),
      dbg_calib_dq_tap_cnt(119) => dbg_calib_dq_tap_cnt(119),
      dbg_calib_dq_tap_cnt(118) => dbg_calib_dq_tap_cnt(118),
      dbg_calib_dq_tap_cnt(117) => dbg_calib_dq_tap_cnt(117),
      dbg_calib_dq_tap_cnt(116) => dbg_calib_dq_tap_cnt(116),
      dbg_calib_dq_tap_cnt(115) => dbg_calib_dq_tap_cnt(115),
      dbg_calib_dq_tap_cnt(114) => dbg_calib_dq_tap_cnt(114),
      dbg_calib_dq_tap_cnt(113) => dbg_calib_dq_tap_cnt(113),
      dbg_calib_dq_tap_cnt(112) => dbg_calib_dq_tap_cnt(112),
      dbg_calib_dq_tap_cnt(111) => dbg_calib_dq_tap_cnt(111),
      dbg_calib_dq_tap_cnt(110) => dbg_calib_dq_tap_cnt(110),
      dbg_calib_dq_tap_cnt(109) => dbg_calib_dq_tap_cnt(109),
      dbg_calib_dq_tap_cnt(108) => dbg_calib_dq_tap_cnt(108),
      dbg_calib_dq_tap_cnt(107) => dbg_calib_dq_tap_cnt(107),
      dbg_calib_dq_tap_cnt(106) => dbg_calib_dq_tap_cnt(106),
      dbg_calib_dq_tap_cnt(105) => dbg_calib_dq_tap_cnt(105),
      dbg_calib_dq_tap_cnt(104) => dbg_calib_dq_tap_cnt(104),
      dbg_calib_dq_tap_cnt(103) => dbg_calib_dq_tap_cnt(103),
      dbg_calib_dq_tap_cnt(102) => dbg_calib_dq_tap_cnt(102),
      dbg_calib_dq_tap_cnt(101) => dbg_calib_dq_tap_cnt(101),
      dbg_calib_dq_tap_cnt(100) => dbg_calib_dq_tap_cnt(100),
      dbg_calib_dq_tap_cnt(99) => dbg_calib_dq_tap_cnt(99),
      dbg_calib_dq_tap_cnt(98) => dbg_calib_dq_tap_cnt(98),
      dbg_calib_dq_tap_cnt(97) => dbg_calib_dq_tap_cnt(97),
      dbg_calib_dq_tap_cnt(96) => dbg_calib_dq_tap_cnt(96),
      dbg_calib_dq_tap_cnt(95) => dbg_calib_dq_tap_cnt(95),
      dbg_calib_dq_tap_cnt(94) => dbg_calib_dq_tap_cnt(94),
      dbg_calib_dq_tap_cnt(93) => dbg_calib_dq_tap_cnt(93),
      dbg_calib_dq_tap_cnt(92) => dbg_calib_dq_tap_cnt(92),
      dbg_calib_dq_tap_cnt(91) => dbg_calib_dq_tap_cnt(91),
      dbg_calib_dq_tap_cnt(90) => dbg_calib_dq_tap_cnt(90),
      dbg_calib_dq_tap_cnt(89) => dbg_calib_dq_tap_cnt(89),
      dbg_calib_dq_tap_cnt(88) => dbg_calib_dq_tap_cnt(88),
      dbg_calib_dq_tap_cnt(87) => dbg_calib_dq_tap_cnt(87),
      dbg_calib_dq_tap_cnt(86) => dbg_calib_dq_tap_cnt(86),
      dbg_calib_dq_tap_cnt(85) => dbg_calib_dq_tap_cnt(85),
      dbg_calib_dq_tap_cnt(84) => dbg_calib_dq_tap_cnt(84),
      dbg_calib_dq_tap_cnt(83) => dbg_calib_dq_tap_cnt(83),
      dbg_calib_dq_tap_cnt(82) => dbg_calib_dq_tap_cnt(82),
      dbg_calib_dq_tap_cnt(81) => dbg_calib_dq_tap_cnt(81),
      dbg_calib_dq_tap_cnt(80) => dbg_calib_dq_tap_cnt(80),
      dbg_calib_dq_tap_cnt(79) => dbg_calib_dq_tap_cnt(79),
      dbg_calib_dq_tap_cnt(78) => dbg_calib_dq_tap_cnt(78),
      dbg_calib_dq_tap_cnt(77) => dbg_calib_dq_tap_cnt(77),
      dbg_calib_dq_tap_cnt(76) => dbg_calib_dq_tap_cnt(76),
      dbg_calib_dq_tap_cnt(75) => dbg_calib_dq_tap_cnt(75),
      dbg_calib_dq_tap_cnt(74) => dbg_calib_dq_tap_cnt(74),
      dbg_calib_dq_tap_cnt(73) => dbg_calib_dq_tap_cnt(73),
      dbg_calib_dq_tap_cnt(72) => dbg_calib_dq_tap_cnt(72),
      dbg_calib_dq_tap_cnt(71) => dbg_calib_dq_tap_cnt(71),
      dbg_calib_dq_tap_cnt(70) => dbg_calib_dq_tap_cnt(70),
      dbg_calib_dq_tap_cnt(69) => dbg_calib_dq_tap_cnt(69),
      dbg_calib_dq_tap_cnt(68) => dbg_calib_dq_tap_cnt(68),
      dbg_calib_dq_tap_cnt(67) => dbg_calib_dq_tap_cnt(67),
      dbg_calib_dq_tap_cnt(66) => dbg_calib_dq_tap_cnt(66),
      dbg_calib_dq_tap_cnt(65) => dbg_calib_dq_tap_cnt(65),
      dbg_calib_dq_tap_cnt(64) => dbg_calib_dq_tap_cnt(64),
      dbg_calib_dq_tap_cnt(63) => dbg_calib_dq_tap_cnt(63),
      dbg_calib_dq_tap_cnt(62) => dbg_calib_dq_tap_cnt(62),
      dbg_calib_dq_tap_cnt(61) => dbg_calib_dq_tap_cnt(61),
      dbg_calib_dq_tap_cnt(60) => dbg_calib_dq_tap_cnt(60),
      dbg_calib_dq_tap_cnt(59) => dbg_calib_dq_tap_cnt(59),
      dbg_calib_dq_tap_cnt(58) => dbg_calib_dq_tap_cnt(58),
      dbg_calib_dq_tap_cnt(57) => dbg_calib_dq_tap_cnt(57),
      dbg_calib_dq_tap_cnt(56) => dbg_calib_dq_tap_cnt(56),
      dbg_calib_dq_tap_cnt(55) => dbg_calib_dq_tap_cnt(55),
      dbg_calib_dq_tap_cnt(54) => dbg_calib_dq_tap_cnt(54),
      dbg_calib_dq_tap_cnt(53) => dbg_calib_dq_tap_cnt(53),
      dbg_calib_dq_tap_cnt(52) => dbg_calib_dq_tap_cnt(52),
      dbg_calib_dq_tap_cnt(51) => dbg_calib_dq_tap_cnt(51),
      dbg_calib_dq_tap_cnt(50) => dbg_calib_dq_tap_cnt(50),
      dbg_calib_dq_tap_cnt(49) => dbg_calib_dq_tap_cnt(49),
      dbg_calib_dq_tap_cnt(48) => dbg_calib_dq_tap_cnt(48),
      dbg_calib_dq_tap_cnt(47) => dbg_calib_dq_tap_cnt(47),
      dbg_calib_dq_tap_cnt(46) => dbg_calib_dq_tap_cnt(46),
      dbg_calib_dq_tap_cnt(45) => dbg_calib_dq_tap_cnt(45),
      dbg_calib_dq_tap_cnt(44) => dbg_calib_dq_tap_cnt(44),
      dbg_calib_dq_tap_cnt(43) => dbg_calib_dq_tap_cnt(43),
      dbg_calib_dq_tap_cnt(42) => dbg_calib_dq_tap_cnt(42),
      dbg_calib_dq_tap_cnt(41) => dbg_calib_dq_tap_cnt(41),
      dbg_calib_dq_tap_cnt(40) => dbg_calib_dq_tap_cnt(40),
      dbg_calib_dq_tap_cnt(39) => dbg_calib_dq_tap_cnt(39),
      dbg_calib_dq_tap_cnt(38) => dbg_calib_dq_tap_cnt(38),
      dbg_calib_dq_tap_cnt(37) => dbg_calib_dq_tap_cnt(37),
      dbg_calib_dq_tap_cnt(36) => dbg_calib_dq_tap_cnt(36),
      dbg_calib_dq_tap_cnt(35) => dbg_calib_dq_tap_cnt(35),
      dbg_calib_dq_tap_cnt(34) => dbg_calib_dq_tap_cnt(34),
      dbg_calib_dq_tap_cnt(33) => dbg_calib_dq_tap_cnt(33),
      dbg_calib_dq_tap_cnt(32) => dbg_calib_dq_tap_cnt(32),
      dbg_calib_dq_tap_cnt(31) => dbg_calib_dq_tap_cnt(31),
      dbg_calib_dq_tap_cnt(30) => dbg_calib_dq_tap_cnt(30),
      dbg_calib_dq_tap_cnt(29) => dbg_calib_dq_tap_cnt(29),
      dbg_calib_dq_tap_cnt(28) => dbg_calib_dq_tap_cnt(28),
      dbg_calib_dq_tap_cnt(27) => dbg_calib_dq_tap_cnt(27),
      dbg_calib_dq_tap_cnt(26) => dbg_calib_dq_tap_cnt(26),
      dbg_calib_dq_tap_cnt(25) => dbg_calib_dq_tap_cnt(25),
      dbg_calib_dq_tap_cnt(24) => dbg_calib_dq_tap_cnt(24),
      dbg_calib_dq_tap_cnt(23) => dbg_calib_dq_tap_cnt(23),
      dbg_calib_dq_tap_cnt(22) => dbg_calib_dq_tap_cnt(22),
      dbg_calib_dq_tap_cnt(21) => dbg_calib_dq_tap_cnt(21),
      dbg_calib_dq_tap_cnt(20) => dbg_calib_dq_tap_cnt(20),
      dbg_calib_dq_tap_cnt(19) => dbg_calib_dq_tap_cnt(19),
      dbg_calib_dq_tap_cnt(18) => dbg_calib_dq_tap_cnt(18),
      dbg_calib_dq_tap_cnt(17) => dbg_calib_dq_tap_cnt(17),
      dbg_calib_dq_tap_cnt(16) => dbg_calib_dq_tap_cnt(16),
      dbg_calib_dq_tap_cnt(15) => dbg_calib_dq_tap_cnt(15),
      dbg_calib_dq_tap_cnt(14) => dbg_calib_dq_tap_cnt(14),
      dbg_calib_dq_tap_cnt(13) => dbg_calib_dq_tap_cnt(13),
      dbg_calib_dq_tap_cnt(12) => dbg_calib_dq_tap_cnt(12),
      dbg_calib_dq_tap_cnt(11) => dbg_calib_dq_tap_cnt(11),
      dbg_calib_dq_tap_cnt(10) => dbg_calib_dq_tap_cnt(10),
      dbg_calib_dq_tap_cnt(9) => dbg_calib_dq_tap_cnt(9),
      dbg_calib_dq_tap_cnt(8) => dbg_calib_dq_tap_cnt(8),
      dbg_calib_dq_tap_cnt(7) => dbg_calib_dq_tap_cnt(7),
      dbg_calib_dq_tap_cnt(6) => dbg_calib_dq_tap_cnt(6),
      dbg_calib_dq_tap_cnt(5) => dbg_calib_dq_tap_cnt(5),
      dbg_calib_dq_tap_cnt(4) => dbg_calib_dq_tap_cnt(4),
      dbg_calib_dq_tap_cnt(3) => dbg_calib_dq_tap_cnt(3),
      dbg_calib_dq_tap_cnt(2) => dbg_calib_dq_tap_cnt(2),
      dbg_calib_dq_tap_cnt(1) => dbg_calib_dq_tap_cnt(1),
      dbg_calib_dq_tap_cnt(0) => dbg_calib_dq_tap_cnt(0),
      ddr_ck_n(1) => ddr2_ck_n(1),
      ddr_ck_n(0) => ddr2_ck_n(0),
      dbg_calib_rden_dly(39) => dbg_calib_rden_dly(39),
      dbg_calib_rden_dly(38) => dbg_calib_rden_dly(38),
      dbg_calib_rden_dly(37) => dbg_calib_rden_dly(37),
      dbg_calib_rden_dly(36) => dbg_calib_rden_dly(36),
      dbg_calib_rden_dly(35) => dbg_calib_rden_dly(35),
      dbg_calib_rden_dly(34) => dbg_calib_rden_dly(34),
      dbg_calib_rden_dly(33) => dbg_calib_rden_dly(33),
      dbg_calib_rden_dly(32) => dbg_calib_rden_dly(32),
      dbg_calib_rden_dly(31) => dbg_calib_rden_dly(31),
      dbg_calib_rden_dly(30) => dbg_calib_rden_dly(30),
      dbg_calib_rden_dly(29) => dbg_calib_rden_dly(29),
      dbg_calib_rden_dly(28) => dbg_calib_rden_dly(28),
      dbg_calib_rden_dly(27) => dbg_calib_rden_dly(27),
      dbg_calib_rden_dly(26) => dbg_calib_rden_dly(26),
      dbg_calib_rden_dly(25) => dbg_calib_rden_dly(25),
      dbg_calib_rden_dly(24) => dbg_calib_rden_dly(24),
      dbg_calib_rden_dly(23) => dbg_calib_rden_dly(23),
      dbg_calib_rden_dly(22) => dbg_calib_rden_dly(22),
      dbg_calib_rden_dly(21) => dbg_calib_rden_dly(21),
      dbg_calib_rden_dly(20) => dbg_calib_rden_dly(20),
      dbg_calib_rden_dly(19) => dbg_calib_rden_dly(19),
      dbg_calib_rden_dly(18) => dbg_calib_rden_dly(18),
      dbg_calib_rden_dly(17) => dbg_calib_rden_dly(17),
      dbg_calib_rden_dly(16) => dbg_calib_rden_dly(16),
      dbg_calib_rden_dly(15) => dbg_calib_rden_dly(15),
      dbg_calib_rden_dly(14) => dbg_calib_rden_dly(14),
      dbg_calib_rden_dly(13) => dbg_calib_rden_dly(13),
      dbg_calib_rden_dly(12) => dbg_calib_rden_dly(12),
      dbg_calib_rden_dly(11) => dbg_calib_rden_dly(11),
      dbg_calib_rden_dly(10) => dbg_calib_rden_dly(10),
      dbg_calib_rden_dly(9) => dbg_calib_rden_dly(9),
      dbg_calib_rden_dly(8) => dbg_calib_rden_dly(8),
      dbg_calib_rden_dly(7) => dbg_calib_rden_dly(7),
      dbg_calib_rden_dly(6) => dbg_calib_rden_dly(6),
      dbg_calib_rden_dly(5) => dbg_calib_rden_dly(5),
      dbg_calib_rden_dly(4) => dbg_calib_rden_dly(4),
      dbg_calib_rden_dly(3) => dbg_calib_rden_dly(3),
      dbg_calib_rden_dly(2) => dbg_calib_rden_dly(2),
      dbg_calib_rden_dly(1) => dbg_calib_rden_dly(1),
      dbg_calib_rden_dly(0) => dbg_calib_rden_dly(0),
      ddr_cs_n(1) => ddr2_cs_n(1),
      ddr_cs_n(0) => ddr2_cs_n(0),
      rd_ecc_error(1) => rd_ecc_error(1),
      rd_ecc_error(0) => rd_ecc_error(0),
      ddr_addr(13) => ddr2_a(13),
      ddr_addr(12) => ddr2_a(12),
      ddr_addr(11) => ddr2_a(11),
      ddr_addr(10) => ddr2_a(10),
      ddr_addr(9) => ddr2_a(9),
      ddr_addr(8) => ddr2_a(8),
      ddr_addr(7) => ddr2_a(7),
      ddr_addr(6) => ddr2_a(6),
      ddr_addr(5) => ddr2_a(5),
      ddr_addr(4) => ddr2_a(4),
      ddr_addr(3) => ddr2_a(3),
      ddr_addr(2) => ddr2_a(2),
      ddr_addr(1) => ddr2_a(1),
      ddr_addr(0) => ddr2_a(0),
      dbg_calib_gate_dly(39) => dbg_calib_gate_dly(39),
      dbg_calib_gate_dly(38) => dbg_calib_gate_dly(38),
      dbg_calib_gate_dly(37) => dbg_calib_gate_dly(37),
      dbg_calib_gate_dly(36) => dbg_calib_gate_dly(36),
      dbg_calib_gate_dly(35) => dbg_calib_gate_dly(35),
      dbg_calib_gate_dly(34) => dbg_calib_gate_dly(34),
      dbg_calib_gate_dly(33) => dbg_calib_gate_dly(33),
      dbg_calib_gate_dly(32) => dbg_calib_gate_dly(32),
      dbg_calib_gate_dly(31) => dbg_calib_gate_dly(31),
      dbg_calib_gate_dly(30) => dbg_calib_gate_dly(30),
      dbg_calib_gate_dly(29) => dbg_calib_gate_dly(29),
      dbg_calib_gate_dly(28) => dbg_calib_gate_dly(28),
      dbg_calib_gate_dly(27) => dbg_calib_gate_dly(27),
      dbg_calib_gate_dly(26) => dbg_calib_gate_dly(26),
      dbg_calib_gate_dly(25) => dbg_calib_gate_dly(25),
      dbg_calib_gate_dly(24) => dbg_calib_gate_dly(24),
      dbg_calib_gate_dly(23) => dbg_calib_gate_dly(23),
      dbg_calib_gate_dly(22) => dbg_calib_gate_dly(22),
      dbg_calib_gate_dly(21) => dbg_calib_gate_dly(21),
      dbg_calib_gate_dly(20) => dbg_calib_gate_dly(20),
      dbg_calib_gate_dly(19) => dbg_calib_gate_dly(19),
      dbg_calib_gate_dly(18) => dbg_calib_gate_dly(18),
      dbg_calib_gate_dly(17) => dbg_calib_gate_dly(17),
      dbg_calib_gate_dly(16) => dbg_calib_gate_dly(16),
      dbg_calib_gate_dly(15) => dbg_calib_gate_dly(15),
      dbg_calib_gate_dly(14) => dbg_calib_gate_dly(14),
      dbg_calib_gate_dly(13) => dbg_calib_gate_dly(13),
      dbg_calib_gate_dly(12) => dbg_calib_gate_dly(12),
      dbg_calib_gate_dly(11) => dbg_calib_gate_dly(11),
      dbg_calib_gate_dly(10) => dbg_calib_gate_dly(10),
      dbg_calib_gate_dly(9) => dbg_calib_gate_dly(9),
      dbg_calib_gate_dly(8) => dbg_calib_gate_dly(8),
      dbg_calib_gate_dly(7) => dbg_calib_gate_dly(7),
      dbg_calib_gate_dly(6) => dbg_calib_gate_dly(6),
      dbg_calib_gate_dly(5) => dbg_calib_gate_dly(5),
      dbg_calib_gate_dly(4) => dbg_calib_gate_dly(4),
      dbg_calib_gate_dly(3) => dbg_calib_gate_dly(3),
      dbg_calib_gate_dly(2) => dbg_calib_gate_dly(2),
      dbg_calib_gate_dly(1) => dbg_calib_gate_dly(1),
      dbg_calib_gate_dly(0) => dbg_calib_gate_dly(0),
      dbg_calib_rd_data_sel(7) => dbg_calib_rd_data_sel(7),
      dbg_calib_rd_data_sel(6) => dbg_calib_rd_data_sel(6),
      dbg_calib_rd_data_sel(5) => dbg_calib_rd_data_sel(5),
      dbg_calib_rd_data_sel(4) => dbg_calib_rd_data_sel(4),
      dbg_calib_rd_data_sel(3) => dbg_calib_rd_data_sel(3),
      dbg_calib_rd_data_sel(2) => dbg_calib_rd_data_sel(2),
      dbg_calib_rd_data_sel(1) => dbg_calib_rd_data_sel(1),
      dbg_calib_rd_data_sel(0) => dbg_calib_rd_data_sel(0),
      ddr_ba(2) => ddr2_ba(2),
      ddr_ba(1) => ddr2_ba(1),
      ddr_ba(0) => ddr2_ba(0),
      ddr_odt(1) => ddr2_odt(1),
      ddr_odt(0) => ddr2_odt(0),
      ddr_ck(1) => ddr2_ck(1),
      ddr_ck(0) => ddr2_ck(0),
      ddr_dm(7) => ddr2_dm(7),
      ddr_dm(6) => ddr2_dm(6),
      ddr_dm(5) => ddr2_dm(5),
      ddr_dm(4) => ddr2_dm(4),
      ddr_dm(3) => ddr2_dm(3),
      ddr_dm(2) => ddr2_dm(2),
      ddr_dm(1) => ddr2_dm(1),
      ddr_dm(0) => ddr2_dm(0),
      dbg_calib_done(3) => dbg_calib_done(3),
      dbg_calib_done(2) => dbg_calib_done(2),
      dbg_calib_done(1) => dbg_calib_done(1),
      dbg_calib_done(0) => dbg_calib_done(0),
      rd_data_fifo_out(127) => rd_data_fifo_out(127),
      rd_data_fifo_out(126) => rd_data_fifo_out(126),
      rd_data_fifo_out(125) => rd_data_fifo_out(125),
      rd_data_fifo_out(124) => rd_data_fifo_out(124),
      rd_data_fifo_out(123) => rd_data_fifo_out(123),
      rd_data_fifo_out(122) => rd_data_fifo_out(122),
      rd_data_fifo_out(121) => rd_data_fifo_out(121),
      rd_data_fifo_out(120) => rd_data_fifo_out(120),
      rd_data_fifo_out(119) => rd_data_fifo_out(119),
      rd_data_fifo_out(118) => rd_data_fifo_out(118),
      rd_data_fifo_out(117) => rd_data_fifo_out(117),
      rd_data_fifo_out(116) => rd_data_fifo_out(116),
      rd_data_fifo_out(115) => rd_data_fifo_out(115),
      rd_data_fifo_out(114) => rd_data_fifo_out(114),
      rd_data_fifo_out(113) => rd_data_fifo_out(113),
      rd_data_fifo_out(112) => rd_data_fifo_out(112),
      rd_data_fifo_out(111) => rd_data_fifo_out(111),
      rd_data_fifo_out(110) => rd_data_fifo_out(110),
      rd_data_fifo_out(109) => rd_data_fifo_out(109),
      rd_data_fifo_out(108) => rd_data_fifo_out(108),
      rd_data_fifo_out(107) => rd_data_fifo_out(107),
      rd_data_fifo_out(106) => rd_data_fifo_out(106),
      rd_data_fifo_out(105) => rd_data_fifo_out(105),
      rd_data_fifo_out(104) => rd_data_fifo_out(104),
      rd_data_fifo_out(103) => rd_data_fifo_out(103),
      rd_data_fifo_out(102) => rd_data_fifo_out(102),
      rd_data_fifo_out(101) => rd_data_fifo_out(101),
      rd_data_fifo_out(100) => rd_data_fifo_out(100),
      rd_data_fifo_out(99) => rd_data_fifo_out(99),
      rd_data_fifo_out(98) => rd_data_fifo_out(98),
      rd_data_fifo_out(97) => rd_data_fifo_out(97),
      rd_data_fifo_out(96) => rd_data_fifo_out(96),
      rd_data_fifo_out(95) => rd_data_fifo_out(95),
      rd_data_fifo_out(94) => rd_data_fifo_out(94),
      rd_data_fifo_out(93) => rd_data_fifo_out(93),
      rd_data_fifo_out(92) => rd_data_fifo_out(92),
      rd_data_fifo_out(91) => rd_data_fifo_out(91),
      rd_data_fifo_out(90) => rd_data_fifo_out(90),
      rd_data_fifo_out(89) => rd_data_fifo_out(89),
      rd_data_fifo_out(88) => rd_data_fifo_out(88),
      rd_data_fifo_out(87) => rd_data_fifo_out(87),
      rd_data_fifo_out(86) => rd_data_fifo_out(86),
      rd_data_fifo_out(85) => rd_data_fifo_out(85),
      rd_data_fifo_out(84) => rd_data_fifo_out(84),
      rd_data_fifo_out(83) => rd_data_fifo_out(83),
      rd_data_fifo_out(82) => rd_data_fifo_out(82),
      rd_data_fifo_out(81) => rd_data_fifo_out(81),
      rd_data_fifo_out(80) => rd_data_fifo_out(80),
      rd_data_fifo_out(79) => rd_data_fifo_out(79),
      rd_data_fifo_out(78) => rd_data_fifo_out(78),
      rd_data_fifo_out(77) => rd_data_fifo_out(77),
      rd_data_fifo_out(76) => rd_data_fifo_out(76),
      rd_data_fifo_out(75) => rd_data_fifo_out(75),
      rd_data_fifo_out(74) => rd_data_fifo_out(74),
      rd_data_fifo_out(73) => rd_data_fifo_out(73),
      rd_data_fifo_out(72) => rd_data_fifo_out(72),
      rd_data_fifo_out(71) => rd_data_fifo_out(71),
      rd_data_fifo_out(70) => rd_data_fifo_out(70),
      rd_data_fifo_out(69) => rd_data_fifo_out(69),
      rd_data_fifo_out(68) => rd_data_fifo_out(68),
      rd_data_fifo_out(67) => rd_data_fifo_out(67),
      rd_data_fifo_out(66) => rd_data_fifo_out(66),
      rd_data_fifo_out(65) => rd_data_fifo_out(65),
      rd_data_fifo_out(64) => rd_data_fifo_out(64),
      rd_data_fifo_out(63) => rd_data_fifo_out(63),
      rd_data_fifo_out(62) => rd_data_fifo_out(62),
      rd_data_fifo_out(61) => rd_data_fifo_out(61),
      rd_data_fifo_out(60) => rd_data_fifo_out(60),
      rd_data_fifo_out(59) => rd_data_fifo_out(59),
      rd_data_fifo_out(58) => rd_data_fifo_out(58),
      rd_data_fifo_out(57) => rd_data_fifo_out(57),
      rd_data_fifo_out(56) => rd_data_fifo_out(56),
      rd_data_fifo_out(55) => rd_data_fifo_out(55),
      rd_data_fifo_out(54) => rd_data_fifo_out(54),
      rd_data_fifo_out(53) => rd_data_fifo_out(53),
      rd_data_fifo_out(52) => rd_data_fifo_out(52),
      rd_data_fifo_out(51) => rd_data_fifo_out(51),
      rd_data_fifo_out(50) => rd_data_fifo_out(50),
      rd_data_fifo_out(49) => rd_data_fifo_out(49),
      rd_data_fifo_out(48) => rd_data_fifo_out(48),
      rd_data_fifo_out(47) => rd_data_fifo_out(47),
      rd_data_fifo_out(46) => rd_data_fifo_out(46),
      rd_data_fifo_out(45) => rd_data_fifo_out(45),
      rd_data_fifo_out(44) => rd_data_fifo_out(44),
      rd_data_fifo_out(43) => rd_data_fifo_out(43),
      rd_data_fifo_out(42) => rd_data_fifo_out(42),
      rd_data_fifo_out(41) => rd_data_fifo_out(41),
      rd_data_fifo_out(40) => rd_data_fifo_out(40),
      rd_data_fifo_out(39) => rd_data_fifo_out(39),
      rd_data_fifo_out(38) => rd_data_fifo_out(38),
      rd_data_fifo_out(37) => rd_data_fifo_out(37),
      rd_data_fifo_out(36) => rd_data_fifo_out(36),
      rd_data_fifo_out(35) => rd_data_fifo_out(35),
      rd_data_fifo_out(34) => rd_data_fifo_out(34),
      rd_data_fifo_out(33) => rd_data_fifo_out(33),
      rd_data_fifo_out(32) => rd_data_fifo_out(32),
      rd_data_fifo_out(31) => rd_data_fifo_out(31),
      rd_data_fifo_out(30) => rd_data_fifo_out(30),
      rd_data_fifo_out(29) => rd_data_fifo_out(29),
      rd_data_fifo_out(28) => rd_data_fifo_out(28),
      rd_data_fifo_out(27) => rd_data_fifo_out(27),
      rd_data_fifo_out(26) => rd_data_fifo_out(26),
      rd_data_fifo_out(25) => rd_data_fifo_out(25),
      rd_data_fifo_out(24) => rd_data_fifo_out(24),
      rd_data_fifo_out(23) => rd_data_fifo_out(23),
      rd_data_fifo_out(22) => rd_data_fifo_out(22),
      rd_data_fifo_out(21) => rd_data_fifo_out(21),
      rd_data_fifo_out(20) => rd_data_fifo_out(20),
      rd_data_fifo_out(19) => rd_data_fifo_out(19),
      rd_data_fifo_out(18) => rd_data_fifo_out(18),
      rd_data_fifo_out(17) => rd_data_fifo_out(17),
      rd_data_fifo_out(16) => rd_data_fifo_out(16),
      rd_data_fifo_out(15) => rd_data_fifo_out(15),
      rd_data_fifo_out(14) => rd_data_fifo_out(14),
      rd_data_fifo_out(13) => rd_data_fifo_out(13),
      rd_data_fifo_out(12) => rd_data_fifo_out(12),
      rd_data_fifo_out(11) => rd_data_fifo_out(11),
      rd_data_fifo_out(10) => rd_data_fifo_out(10),
      rd_data_fifo_out(9) => rd_data_fifo_out(9),
      rd_data_fifo_out(8) => rd_data_fifo_out(8),
      rd_data_fifo_out(7) => rd_data_fifo_out(7),
      rd_data_fifo_out(6) => rd_data_fifo_out(6),
      rd_data_fifo_out(5) => rd_data_fifo_out(5),
      rd_data_fifo_out(4) => rd_data_fifo_out(4),
      rd_data_fifo_out(3) => rd_data_fifo_out(3),
      rd_data_fifo_out(2) => rd_data_fifo_out(2),
      rd_data_fifo_out(1) => rd_data_fifo_out(1),
      rd_data_fifo_out(0) => rd_data_fifo_out(0),
      app_wdf_data(127) => app_wdf_data(127),
      app_wdf_data(126) => app_wdf_data(126),
      app_wdf_data(125) => app_wdf_data(125),
      app_wdf_data(124) => app_wdf_data(124),
      app_wdf_data(123) => app_wdf_data(123),
      app_wdf_data(122) => app_wdf_data(122),
      app_wdf_data(121) => app_wdf_data(121),
      app_wdf_data(120) => app_wdf_data(120),
      app_wdf_data(119) => app_wdf_data(119),
      app_wdf_data(118) => app_wdf_data(118),
      app_wdf_data(117) => app_wdf_data(117),
      app_wdf_data(116) => app_wdf_data(116),
      app_wdf_data(115) => app_wdf_data(115),
      app_wdf_data(114) => app_wdf_data(114),
      app_wdf_data(113) => app_wdf_data(113),
      app_wdf_data(112) => app_wdf_data(112),
      app_wdf_data(111) => app_wdf_data(111),
      app_wdf_data(110) => app_wdf_data(110),
      app_wdf_data(109) => app_wdf_data(109),
      app_wdf_data(108) => app_wdf_data(108),
      app_wdf_data(107) => app_wdf_data(107),
      app_wdf_data(106) => app_wdf_data(106),
      app_wdf_data(105) => app_wdf_data(105),
      app_wdf_data(104) => app_wdf_data(104),
      app_wdf_data(103) => app_wdf_data(103),
      app_wdf_data(102) => app_wdf_data(102),
      app_wdf_data(101) => app_wdf_data(101),
      app_wdf_data(100) => app_wdf_data(100),
      app_wdf_data(99) => app_wdf_data(99),
      app_wdf_data(98) => app_wdf_data(98),
      app_wdf_data(97) => app_wdf_data(97),
      app_wdf_data(96) => app_wdf_data(96),
      app_wdf_data(95) => app_wdf_data(95),
      app_wdf_data(94) => app_wdf_data(94),
      app_wdf_data(93) => app_wdf_data(93),
      app_wdf_data(92) => app_wdf_data(92),
      app_wdf_data(91) => app_wdf_data(91),
      app_wdf_data(90) => app_wdf_data(90),
      app_wdf_data(89) => app_wdf_data(89),
      app_wdf_data(88) => app_wdf_data(88),
      app_wdf_data(87) => app_wdf_data(87),
      app_wdf_data(86) => app_wdf_data(86),
      app_wdf_data(85) => app_wdf_data(85),
      app_wdf_data(84) => app_wdf_data(84),
      app_wdf_data(83) => app_wdf_data(83),
      app_wdf_data(82) => app_wdf_data(82),
      app_wdf_data(81) => app_wdf_data(81),
      app_wdf_data(80) => app_wdf_data(80),
      app_wdf_data(79) => app_wdf_data(79),
      app_wdf_data(78) => app_wdf_data(78),
      app_wdf_data(77) => app_wdf_data(77),
      app_wdf_data(76) => app_wdf_data(76),
      app_wdf_data(75) => app_wdf_data(75),
      app_wdf_data(74) => app_wdf_data(74),
      app_wdf_data(73) => app_wdf_data(73),
      app_wdf_data(72) => app_wdf_data(72),
      app_wdf_data(71) => app_wdf_data(71),
      app_wdf_data(70) => app_wdf_data(70),
      app_wdf_data(69) => app_wdf_data(69),
      app_wdf_data(68) => app_wdf_data(68),
      app_wdf_data(67) => app_wdf_data(67),
      app_wdf_data(66) => app_wdf_data(66),
      app_wdf_data(65) => app_wdf_data(65),
      app_wdf_data(64) => app_wdf_data(64),
      app_wdf_data(63) => app_wdf_data(63),
      app_wdf_data(62) => app_wdf_data(62),
      app_wdf_data(61) => app_wdf_data(61),
      app_wdf_data(60) => app_wdf_data(60),
      app_wdf_data(59) => app_wdf_data(59),
      app_wdf_data(58) => app_wdf_data(58),
      app_wdf_data(57) => app_wdf_data(57),
      app_wdf_data(56) => app_wdf_data(56),
      app_wdf_data(55) => app_wdf_data(55),
      app_wdf_data(54) => app_wdf_data(54),
      app_wdf_data(53) => app_wdf_data(53),
      app_wdf_data(52) => app_wdf_data(52),
      app_wdf_data(51) => app_wdf_data(51),
      app_wdf_data(50) => app_wdf_data(50),
      app_wdf_data(49) => app_wdf_data(49),
      app_wdf_data(48) => app_wdf_data(48),
      app_wdf_data(47) => app_wdf_data(47),
      app_wdf_data(46) => app_wdf_data(46),
      app_wdf_data(45) => app_wdf_data(45),
      app_wdf_data(44) => app_wdf_data(44),
      app_wdf_data(43) => app_wdf_data(43),
      app_wdf_data(42) => app_wdf_data(42),
      app_wdf_data(41) => app_wdf_data(41),
      app_wdf_data(40) => app_wdf_data(40),
      app_wdf_data(39) => app_wdf_data(39),
      app_wdf_data(38) => app_wdf_data(38),
      app_wdf_data(37) => app_wdf_data(37),
      app_wdf_data(36) => app_wdf_data(36),
      app_wdf_data(35) => app_wdf_data(35),
      app_wdf_data(34) => app_wdf_data(34),
      app_wdf_data(33) => app_wdf_data(33),
      app_wdf_data(32) => app_wdf_data(32),
      app_wdf_data(31) => app_wdf_data(31),
      app_wdf_data(30) => app_wdf_data(30),
      app_wdf_data(29) => app_wdf_data(29),
      app_wdf_data(28) => app_wdf_data(28),
      app_wdf_data(27) => app_wdf_data(27),
      app_wdf_data(26) => app_wdf_data(26),
      app_wdf_data(25) => app_wdf_data(25),
      app_wdf_data(24) => app_wdf_data(24),
      app_wdf_data(23) => app_wdf_data(23),
      app_wdf_data(22) => app_wdf_data(22),
      app_wdf_data(21) => app_wdf_data(21),
      app_wdf_data(20) => app_wdf_data(20),
      app_wdf_data(19) => app_wdf_data(19),
      app_wdf_data(18) => app_wdf_data(18),
      app_wdf_data(17) => app_wdf_data(17),
      app_wdf_data(16) => app_wdf_data(16),
      app_wdf_data(15) => app_wdf_data(15),
      app_wdf_data(14) => app_wdf_data(14),
      app_wdf_data(13) => app_wdf_data(13),
      app_wdf_data(12) => app_wdf_data(12),
      app_wdf_data(11) => app_wdf_data(11),
      app_wdf_data(10) => app_wdf_data(10),
      app_wdf_data(9) => app_wdf_data(9),
      app_wdf_data(8) => app_wdf_data(8),
      app_wdf_data(7) => app_wdf_data(7),
      app_wdf_data(6) => app_wdf_data(6),
      app_wdf_data(5) => app_wdf_data(5),
      app_wdf_data(4) => app_wdf_data(4),
      app_wdf_data(3) => app_wdf_data(3),
      app_wdf_data(2) => app_wdf_data(2),
      app_wdf_data(1) => app_wdf_data(1),
      app_wdf_data(0) => app_wdf_data(0),
      app_wdf_mask_data(15) => NLW_u_mem_if_top_app_wdf_mask_data_15_UNCONNECTED,
      app_wdf_mask_data(14) => NLW_u_mem_if_top_app_wdf_mask_data_14_UNCONNECTED,
      app_wdf_mask_data(13) => NLW_u_mem_if_top_app_wdf_mask_data_13_UNCONNECTED,
      app_wdf_mask_data(12) => NLW_u_mem_if_top_app_wdf_mask_data_12_UNCONNECTED,
      app_wdf_mask_data(11) => NLW_u_mem_if_top_app_wdf_mask_data_11_UNCONNECTED,
      app_wdf_mask_data(10) => NLW_u_mem_if_top_app_wdf_mask_data_10_UNCONNECTED,
      app_wdf_mask_data(9) => NLW_u_mem_if_top_app_wdf_mask_data_9_UNCONNECTED,
      app_wdf_mask_data(8) => NLW_u_mem_if_top_app_wdf_mask_data_8_UNCONNECTED,
      app_wdf_mask_data(7) => NLW_u_mem_if_top_app_wdf_mask_data_7_UNCONNECTED,
      app_wdf_mask_data(6) => NLW_u_mem_if_top_app_wdf_mask_data_6_UNCONNECTED,
      app_wdf_mask_data(5) => NLW_u_mem_if_top_app_wdf_mask_data_5_UNCONNECTED,
      app_wdf_mask_data(4) => NLW_u_mem_if_top_app_wdf_mask_data_4_UNCONNECTED,
      app_wdf_mask_data(3) => NLW_u_mem_if_top_app_wdf_mask_data_3_UNCONNECTED,
      app_wdf_mask_data(2) => NLW_u_mem_if_top_app_wdf_mask_data_2_UNCONNECTED,
      app_wdf_mask_data(1) => NLW_u_mem_if_top_app_wdf_mask_data_1_UNCONNECTED,
      app_wdf_mask_data(0) => NLW_u_mem_if_top_app_wdf_mask_data_0_UNCONNECTED,
      dbg_sel_idel_gate(3) => NLW_u_mem_if_top_dbg_sel_idel_gate_3_UNCONNECTED,
      dbg_sel_idel_gate(2) => NLW_u_mem_if_top_dbg_sel_idel_gate_2_UNCONNECTED,
      dbg_sel_idel_gate(1) => NLW_u_mem_if_top_dbg_sel_idel_gate_1_UNCONNECTED,
      dbg_sel_idel_gate(0) => NLW_u_mem_if_top_dbg_sel_idel_gate_0_UNCONNECTED,
      app_af_addr(30) => app_af_addr(30),
      app_af_addr(29) => app_af_addr(29),
      app_af_addr(28) => app_af_addr(28),
      app_af_addr(27) => app_af_addr(27),
      app_af_addr(26) => app_af_addr(26),
      app_af_addr(25) => app_af_addr(25),
      app_af_addr(24) => app_af_addr(24),
      app_af_addr(23) => app_af_addr(23),
      app_af_addr(22) => app_af_addr(22),
      app_af_addr(21) => app_af_addr(21),
      app_af_addr(20) => app_af_addr(20),
      app_af_addr(19) => app_af_addr(19),
      app_af_addr(18) => app_af_addr(18),
      app_af_addr(17) => app_af_addr(17),
      app_af_addr(16) => app_af_addr(16),
      app_af_addr(15) => app_af_addr(15),
      app_af_addr(14) => app_af_addr(14),
      app_af_addr(13) => app_af_addr(13),
      app_af_addr(12) => app_af_addr(12),
      app_af_addr(11) => app_af_addr(11),
      app_af_addr(10) => app_af_addr(10),
      app_af_addr(9) => app_af_addr(9),
      app_af_addr(8) => app_af_addr(8),
      app_af_addr(7) => app_af_addr(7),
      app_af_addr(6) => app_af_addr(6),
      app_af_addr(5) => app_af_addr(5),
      app_af_addr(4) => app_af_addr(4),
      app_af_addr(3) => app_af_addr(3),
      app_af_addr(2) => app_af_addr(2),
      app_af_addr(1) => app_af_addr(1),
      app_af_addr(0) => app_af_addr(0),
      app_af_cmd(2) => app_af_cmd(2),
      app_af_cmd(1) => app_af_cmd(1),
      app_af_cmd(0) => app_af_cmd(0),
      dbg_sel_idel_dqs(3) => NLW_u_mem_if_top_dbg_sel_idel_dqs_3_UNCONNECTED,
      dbg_sel_idel_dqs(2) => NLW_u_mem_if_top_dbg_sel_idel_dqs_2_UNCONNECTED,
      dbg_sel_idel_dqs(1) => NLW_u_mem_if_top_dbg_sel_idel_dqs_1_UNCONNECTED,
      dbg_sel_idel_dqs(0) => NLW_u_mem_if_top_dbg_sel_idel_dqs_0_UNCONNECTED,
      dbg_sel_idel_dq(5) => NLW_u_mem_if_top_dbg_sel_idel_dq_5_UNCONNECTED,
      dbg_sel_idel_dq(4) => NLW_u_mem_if_top_dbg_sel_idel_dq_4_UNCONNECTED,
      dbg_sel_idel_dq(3) => NLW_u_mem_if_top_dbg_sel_idel_dq_3_UNCONNECTED,
      dbg_sel_idel_dq(2) => NLW_u_mem_if_top_dbg_sel_idel_dq_2_UNCONNECTED,
      dbg_sel_idel_dq(1) => NLW_u_mem_if_top_dbg_sel_idel_dq_1_UNCONNECTED,
      dbg_sel_idel_dq(0) => NLW_u_mem_if_top_dbg_sel_idel_dq_0_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_idelay_ctrl is
  port (
    clk200 : in STD_LOGIC := 'X'; 
    rst200 : in STD_LOGIC := 'X'; 
    idelay_ctrl_rdy : out STD_LOGIC 
  );
end ddr2_idelay_ctrl;

architecture Structure of ddr2_idelay_ctrl is
begin
  u_idelayctrl : IDELAYCTRL
    port map (
      REFCLK => clk200,
      RST => rst200,
      RDY => idelay_ctrl_rdy
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr2_infrastructure is
  port (
    rst0 : out STD_LOGIC; 
    sys_rst_n : in STD_LOGIC := 'X'; 
    clk0 : in STD_LOGIC := 'X'; 
    clk200 : in STD_LOGIC := 'X'; 
    rstdiv0 : out STD_LOGIC; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    locked : in STD_LOGIC := 'X'; 
    rst200 : out STD_LOGIC; 
    rst90 : out STD_LOGIC; 
    idelay_ctrl_rdy : in STD_LOGIC := 'X' 
  );
end ddr2_infrastructure;

architecture Structure of ddr2_infrastructure is
  signal N0 : STD_LOGIC; 
  signal locked_inv : STD_LOGIC; 
  signal rst_tmp : STD_LOGIC; 
  signal rst0_sync_r : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal rst200_sync_r : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal rst90_sync_r : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal rstdiv0_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 ); 
begin
  rst0 <= rst0_sync_r(24);
  rstdiv0 <= rstdiv0_sync_r(11);
  rst200 <= rst200_sync_r(24);
  rst90 <= rst90_sync_r(24);
  XST_GND : GND
    port map (
      G => N0
    );
  rst200_sync_r_0 : FDP
    port map (
      C => clk200,
      D => N0,
      PRE => locked_inv,
      Q => rst200_sync_r(0)
    );
  rst200_sync_r_1 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(0),
      PRE => locked_inv,
      Q => rst200_sync_r(1)
    );
  rst200_sync_r_2 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(1),
      PRE => locked_inv,
      Q => rst200_sync_r(2)
    );
  rst200_sync_r_3 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(2),
      PRE => locked_inv,
      Q => rst200_sync_r(3)
    );
  rst200_sync_r_4 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(3),
      PRE => locked_inv,
      Q => rst200_sync_r(4)
    );
  rst200_sync_r_5 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(4),
      PRE => locked_inv,
      Q => rst200_sync_r(5)
    );
  rst200_sync_r_6 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(5),
      PRE => locked_inv,
      Q => rst200_sync_r(6)
    );
  rst200_sync_r_7 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(6),
      PRE => locked_inv,
      Q => rst200_sync_r(7)
    );
  rst200_sync_r_8 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(7),
      PRE => locked_inv,
      Q => rst200_sync_r(8)
    );
  rst200_sync_r_9 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(8),
      PRE => locked_inv,
      Q => rst200_sync_r(9)
    );
  rst200_sync_r_10 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(9),
      PRE => locked_inv,
      Q => rst200_sync_r(10)
    );
  rst200_sync_r_11 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(10),
      PRE => locked_inv,
      Q => rst200_sync_r(11)
    );
  rst200_sync_r_12 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(11),
      PRE => locked_inv,
      Q => rst200_sync_r(12)
    );
  rst200_sync_r_13 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(12),
      PRE => locked_inv,
      Q => rst200_sync_r(13)
    );
  rst200_sync_r_14 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(13),
      PRE => locked_inv,
      Q => rst200_sync_r(14)
    );
  rst200_sync_r_15 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(14),
      PRE => locked_inv,
      Q => rst200_sync_r(15)
    );
  rst200_sync_r_16 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(15),
      PRE => locked_inv,
      Q => rst200_sync_r(16)
    );
  rst200_sync_r_17 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(16),
      PRE => locked_inv,
      Q => rst200_sync_r(17)
    );
  rst200_sync_r_18 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(17),
      PRE => locked_inv,
      Q => rst200_sync_r(18)
    );
  rst200_sync_r_19 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(18),
      PRE => locked_inv,
      Q => rst200_sync_r(19)
    );
  rst200_sync_r_20 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(19),
      PRE => locked_inv,
      Q => rst200_sync_r(20)
    );
  rst200_sync_r_21 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(20),
      PRE => locked_inv,
      Q => rst200_sync_r(21)
    );
  rst200_sync_r_22 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(21),
      PRE => locked_inv,
      Q => rst200_sync_r(22)
    );
  rst200_sync_r_23 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(22),
      PRE => locked_inv,
      Q => rst200_sync_r(23)
    );
  rst200_sync_r_24 : FDP
    port map (
      C => clk200,
      D => rst200_sync_r(23),
      PRE => locked_inv,
      Q => rst200_sync_r(24)
    );
  rst90_sync_r_0 : FDP
    port map (
      C => clk90,
      D => N0,
      PRE => rst_tmp,
      Q => rst90_sync_r(0)
    );
  rst90_sync_r_1 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(0),
      PRE => rst_tmp,
      Q => rst90_sync_r(1)
    );
  rst90_sync_r_2 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(1),
      PRE => rst_tmp,
      Q => rst90_sync_r(2)
    );
  rst90_sync_r_3 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(2),
      PRE => rst_tmp,
      Q => rst90_sync_r(3)
    );
  rst90_sync_r_4 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(3),
      PRE => rst_tmp,
      Q => rst90_sync_r(4)
    );
  rst90_sync_r_5 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(4),
      PRE => rst_tmp,
      Q => rst90_sync_r(5)
    );
  rst90_sync_r_6 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(5),
      PRE => rst_tmp,
      Q => rst90_sync_r(6)
    );
  rst90_sync_r_7 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(6),
      PRE => rst_tmp,
      Q => rst90_sync_r(7)
    );
  rst90_sync_r_8 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(7),
      PRE => rst_tmp,
      Q => rst90_sync_r(8)
    );
  rst90_sync_r_9 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(8),
      PRE => rst_tmp,
      Q => rst90_sync_r(9)
    );
  rst90_sync_r_10 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(9),
      PRE => rst_tmp,
      Q => rst90_sync_r(10)
    );
  rst90_sync_r_11 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(10),
      PRE => rst_tmp,
      Q => rst90_sync_r(11)
    );
  rst90_sync_r_12 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(11),
      PRE => rst_tmp,
      Q => rst90_sync_r(12)
    );
  rst90_sync_r_13 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(12),
      PRE => rst_tmp,
      Q => rst90_sync_r(13)
    );
  rst90_sync_r_14 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(13),
      PRE => rst_tmp,
      Q => rst90_sync_r(14)
    );
  rst90_sync_r_15 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(14),
      PRE => rst_tmp,
      Q => rst90_sync_r(15)
    );
  rst90_sync_r_16 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(15),
      PRE => rst_tmp,
      Q => rst90_sync_r(16)
    );
  rst90_sync_r_17 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(16),
      PRE => rst_tmp,
      Q => rst90_sync_r(17)
    );
  rst90_sync_r_18 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(17),
      PRE => rst_tmp,
      Q => rst90_sync_r(18)
    );
  rst90_sync_r_19 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(18),
      PRE => rst_tmp,
      Q => rst90_sync_r(19)
    );
  rst90_sync_r_20 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(19),
      PRE => rst_tmp,
      Q => rst90_sync_r(20)
    );
  rst90_sync_r_21 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(20),
      PRE => rst_tmp,
      Q => rst90_sync_r(21)
    );
  rst90_sync_r_22 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(21),
      PRE => rst_tmp,
      Q => rst90_sync_r(22)
    );
  rst90_sync_r_23 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(22),
      PRE => rst_tmp,
      Q => rst90_sync_r(23)
    );
  rst90_sync_r_24 : FDP
    port map (
      C => clk90,
      D => rst90_sync_r(23),
      PRE => rst_tmp,
      Q => rst90_sync_r(24)
    );
  rst0_sync_r_0 : FDP
    port map (
      C => clk0,
      D => N0,
      PRE => rst_tmp,
      Q => rst0_sync_r(0)
    );
  rst0_sync_r_1 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(0),
      PRE => rst_tmp,
      Q => rst0_sync_r(1)
    );
  rst0_sync_r_2 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(1),
      PRE => rst_tmp,
      Q => rst0_sync_r(2)
    );
  rst0_sync_r_3 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(2),
      PRE => rst_tmp,
      Q => rst0_sync_r(3)
    );
  rst0_sync_r_4 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(3),
      PRE => rst_tmp,
      Q => rst0_sync_r(4)
    );
  rst0_sync_r_5 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(4),
      PRE => rst_tmp,
      Q => rst0_sync_r(5)
    );
  rst0_sync_r_6 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(5),
      PRE => rst_tmp,
      Q => rst0_sync_r(6)
    );
  rst0_sync_r_7 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(6),
      PRE => rst_tmp,
      Q => rst0_sync_r(7)
    );
  rst0_sync_r_8 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(7),
      PRE => rst_tmp,
      Q => rst0_sync_r(8)
    );
  rst0_sync_r_9 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(8),
      PRE => rst_tmp,
      Q => rst0_sync_r(9)
    );
  rst0_sync_r_10 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(9),
      PRE => rst_tmp,
      Q => rst0_sync_r(10)
    );
  rst0_sync_r_11 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(10),
      PRE => rst_tmp,
      Q => rst0_sync_r(11)
    );
  rst0_sync_r_12 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(11),
      PRE => rst_tmp,
      Q => rst0_sync_r(12)
    );
  rst0_sync_r_13 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(12),
      PRE => rst_tmp,
      Q => rst0_sync_r(13)
    );
  rst0_sync_r_14 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(13),
      PRE => rst_tmp,
      Q => rst0_sync_r(14)
    );
  rst0_sync_r_15 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(14),
      PRE => rst_tmp,
      Q => rst0_sync_r(15)
    );
  rst0_sync_r_16 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(15),
      PRE => rst_tmp,
      Q => rst0_sync_r(16)
    );
  rst0_sync_r_17 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(16),
      PRE => rst_tmp,
      Q => rst0_sync_r(17)
    );
  rst0_sync_r_18 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(17),
      PRE => rst_tmp,
      Q => rst0_sync_r(18)
    );
  rst0_sync_r_19 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(18),
      PRE => rst_tmp,
      Q => rst0_sync_r(19)
    );
  rst0_sync_r_20 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(19),
      PRE => rst_tmp,
      Q => rst0_sync_r(20)
    );
  rst0_sync_r_21 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(20),
      PRE => rst_tmp,
      Q => rst0_sync_r(21)
    );
  rst0_sync_r_22 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(21),
      PRE => rst_tmp,
      Q => rst0_sync_r(22)
    );
  rst0_sync_r_23 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(22),
      PRE => rst_tmp,
      Q => rst0_sync_r(23)
    );
  rst0_sync_r_24 : FDP
    port map (
      C => clk0,
      D => rst0_sync_r(23),
      PRE => rst_tmp,
      Q => rst0_sync_r(24)
    );
  rstdiv0_sync_r_0 : FDP
    port map (
      C => clkdiv0,
      D => N0,
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(0)
    );
  rstdiv0_sync_r_1 : FDP
    port map (
      C => clkdiv0,
      D => rstdiv0_sync_r(0),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(1)
    );
  rstdiv0_sync_r_2 : FDP
    port map (
      C => clkdiv0,
      D => rstdiv0_sync_r(1),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(2)
    );
  rstdiv0_sync_r_3 : FDP
    port map (
      C => clkdiv0,
      D => rstdiv0_sync_r(2),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(3)
    );
  rstdiv0_sync_r_4 : FDP
    port map (
      C => clkdiv0,
      D => rstdiv0_sync_r(3),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(4)
    );
  rstdiv0_sync_r_5 : FDP
    port map (
      C => clkdiv0,
      D => rstdiv0_sync_r(4),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(5)
    );
  rstdiv0_sync_r_6 : FDP
    port map (
      C => clkdiv0,
      D => rstdiv0_sync_r(5),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(6)
    );
  rstdiv0_sync_r_7 : FDP
    port map (
      C => clkdiv0,
      D => rstdiv0_sync_r(6),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(7)
    );
  rstdiv0_sync_r_8 : FDP
    port map (
      C => clkdiv0,
      D => rstdiv0_sync_r(7),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(8)
    );
  rstdiv0_sync_r_9 : FDP
    port map (
      C => clkdiv0,
      D => rstdiv0_sync_r(8),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(9)
    );
  rstdiv0_sync_r_10 : FDP
    port map (
      C => clkdiv0,
      D => rstdiv0_sync_r(9),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(10)
    );
  rstdiv0_sync_r_11 : FDP
    port map (
      C => clkdiv0,
      D => rstdiv0_sync_r(10),
      PRE => rst_tmp,
      Q => rstdiv0_sync_r(11)
    );
  rst_tmp1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => idelay_ctrl_rdy,
      I1 => sys_rst_n,
      I2 => locked,
      O => rst_tmp
    );
  locked_inv1_INV_0 : INV
    port map (
      I => locked,
      O => locked_inv
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity mig_top is
  port (
    ddr2_cas_n : out STD_LOGIC; 
    rd_data_valid : out STD_LOGIC; 
    app_wdf_afull : out STD_LOGIC; 
    app_wdf_wren : in STD_LOGIC := 'X'; 
    sys_rst_n : in STD_LOGIC := 'X'; 
    ddr2_we_n : out STD_LOGIC; 
    clk0 : in STD_LOGIC := 'X'; 
    rst0_tb : out STD_LOGIC; 
    app_af_wren : in STD_LOGIC := 'X'; 
    clk200 : in STD_LOGIC := 'X'; 
    clk0_tb : out STD_LOGIC; 
    ddr2_ras_n : out STD_LOGIC; 
    clk90 : in STD_LOGIC := 'X'; 
    clkdiv0 : in STD_LOGIC := 'X'; 
    locked : in STD_LOGIC := 'X'; 
    app_af_afull : out STD_LOGIC; 
    phy_init_done : out STD_LOGIC; 
    ddr2_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ddr2_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_a : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
    ddr2_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    rd_data_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
    app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
    app_wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    app_af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
    app_af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ) 
  );
end mig_top;

architecture Structure of mig_top is
  component ddr2_infrastructure
    port (
      rst0 : out STD_LOGIC; 
      sys_rst_n : in STD_LOGIC := 'X'; 
      clk0 : in STD_LOGIC := 'X'; 
      clk200 : in STD_LOGIC := 'X'; 
      rstdiv0 : out STD_LOGIC; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      locked : in STD_LOGIC := 'X'; 
      rst200 : out STD_LOGIC; 
      rst90 : out STD_LOGIC; 
      idelay_ctrl_rdy : in STD_LOGIC := 'X' 
    );
  end component;
  component ddr2_idelay_ctrl
    port (
      clk200 : in STD_LOGIC := 'X'; 
      rst200 : in STD_LOGIC := 'X'; 
      idelay_ctrl_rdy : out STD_LOGIC 
    );
  end component;
  component ddr2_top
    port (
      ddr2_cas_n : out STD_LOGIC; 
      rd_data_valid : out STD_LOGIC; 
      dbg_idel_down_dq : in STD_LOGIC := 'X'; 
      app_wdf_afull : out STD_LOGIC; 
      app_wdf_wren : in STD_LOGIC := 'X'; 
      dbg_idel_down_all : in STD_LOGIC := 'X'; 
      rst0 : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_up_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_up_gate : in STD_LOGIC := 'X'; 
      ddr2_we_n : out STD_LOGIC; 
      clk0 : in STD_LOGIC := 'X'; 
      app_af_wren : in STD_LOGIC := 'X'; 
      rstdiv0 : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_gate : in STD_LOGIC := 'X'; 
      ddr2_ras_n : out STD_LOGIC; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      dbg_idel_down_dqs : in STD_LOGIC := 'X'; 
      dbg_idel_down_gate : in STD_LOGIC := 'X'; 
      dbg_idel_up_dq : in STD_LOGIC := 'X'; 
      dbg_idel_up_all : in STD_LOGIC := 'X'; 
      app_af_afull : out STD_LOGIC; 
      rst90 : in STD_LOGIC := 'X'; 
      dbg_sel_all_idel_dq : in STD_LOGIC := 'X'; 
      phy_init_done : out STD_LOGIC; 
      ddr2_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr2_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
      ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dbg_calib_gate_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
      dbg_calib_dqs_tap_cnt : out STD_LOGIC_VECTOR ( 47 downto 0 ); 
      dbg_calib_err : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      ddr2_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      dbg_calib_dq_tap_cnt : out STD_LOGIC_VECTOR ( 383 downto 0 ); 
      dbg_calib_rden_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
      rd_ecc_error : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      dbg_calib_gate_dly : out STD_LOGIC_VECTOR ( 39 downto 0 ); 
      dbg_calib_rd_data_sel : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr2_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr2_a : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
      ddr2_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      dbg_calib_done : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      rd_data_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
      app_wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      dbg_sel_idel_gate : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      app_af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
      app_af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      dbg_sel_idel_dqs : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      dbg_sel_idel_dq : in STD_LOGIC_VECTOR ( 5 downto 0 ) 
    );
  end component;
  signal NlwRenamedSignal_clk0_tb : STD_LOGIC; 
  signal idelay_ctrl_rdy : STD_LOGIC; 
  signal NlwRenamedSig_OI_rst0_tb : STD_LOGIC; 
  signal rst200 : STD_LOGIC; 
  signal rst90 : STD_LOGIC; 
  signal rstdiv0 : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_idel_down_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_idel_down_all_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_all_idel_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_idel_up_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_idel_up_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_all_idel_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_idel_down_dqs_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_idel_down_gate_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_idel_up_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_idel_up_all_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_all_idel_dq_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_err_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_err_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_err_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_err_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_383_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_382_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_381_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_380_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_379_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_378_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_377_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_376_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_375_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_374_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_373_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_372_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_371_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_370_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_369_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_368_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_367_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_366_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_365_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_364_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_363_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_362_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_361_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_360_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_359_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_358_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_357_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_356_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_355_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_354_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_353_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_352_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_351_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_350_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_349_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_348_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_347_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_346_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_345_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_344_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_343_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_342_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_341_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_340_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_339_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_338_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_337_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_336_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_335_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_334_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_333_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_332_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_331_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_330_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_329_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_328_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_327_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_326_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_325_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_324_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_323_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_322_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_321_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_320_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_319_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_318_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_317_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_316_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_315_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_314_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_313_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_312_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_311_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_310_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_309_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_308_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_307_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_306_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_305_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_304_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_303_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_302_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_301_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_300_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_299_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_298_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_297_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_296_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_295_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_294_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_293_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_292_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_291_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_290_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_289_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_288_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_287_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_286_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_285_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_284_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_283_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_282_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_281_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_280_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_279_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_278_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_277_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_276_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_275_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_274_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_273_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_272_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_271_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_270_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_269_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_268_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_267_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_266_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_265_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_264_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_263_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_262_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_261_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_260_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_259_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_258_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_257_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_256_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_255_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_254_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_253_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_252_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_251_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_250_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_249_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_248_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_247_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_246_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_245_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_244_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_243_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_242_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_241_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_240_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_239_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_238_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_237_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_236_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_235_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_234_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_233_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_232_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_231_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_230_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_229_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_228_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_227_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_226_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_225_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_224_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_223_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_222_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_221_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_220_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_219_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_218_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_217_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_216_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_215_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_214_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_213_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_212_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_211_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_210_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_209_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_208_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_207_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_206_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_205_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_204_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_203_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_202_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_201_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_200_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_199_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_198_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_197_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_196_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_195_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_194_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_193_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_192_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_191_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_190_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_189_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_188_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_187_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_186_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_185_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_184_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_183_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_182_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_181_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_180_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_179_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_178_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_177_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_176_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_175_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_174_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_173_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_172_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_171_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_170_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_169_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_168_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_167_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_166_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_165_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_164_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_163_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_162_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_161_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_160_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_159_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_158_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_157_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_156_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_155_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_154_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_153_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_152_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_151_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_150_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_149_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_148_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_147_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_146_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_145_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_144_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_143_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_142_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_141_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_140_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_139_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_138_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_137_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_136_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_135_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_134_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_133_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_132_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_131_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_130_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_129_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_128_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_127_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_126_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_125_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_124_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_123_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_122_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_121_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_120_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_119_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_118_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_117_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_116_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_115_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_114_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_113_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_112_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_111_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_110_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_109_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_108_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_107_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_106_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_105_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_104_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_103_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_102_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_101_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_100_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_99_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_98_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_97_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_96_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_95_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_94_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_93_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_92_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_91_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_90_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_89_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_88_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_87_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_86_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_85_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_84_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_83_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_82_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_81_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_80_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_79_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_78_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_77_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_76_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_75_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_74_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_73_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_72_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_71_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_70_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_69_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_68_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_67_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_66_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_65_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_64_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_63_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_62_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_61_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_60_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_59_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_58_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_57_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_56_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_55_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_54_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_53_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_52_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_51_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_50_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_49_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_48_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rden_dly_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_rd_ecc_error_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_rd_ecc_error_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_gate_dly_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_done_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_done_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_done_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_calib_done_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_app_wdf_mask_data_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_gate_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_gate_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_gate_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_gate_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_dqs_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_dqs_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_dqs_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_dqs_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_dq_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_dq_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_dq_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_dq_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_dq_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_ddr2_top_0_dbg_sel_idel_dq_0_UNCONNECTED : STD_LOGIC; 
begin
  NlwRenamedSignal_clk0_tb <= clk0;
  rst0_tb <= NlwRenamedSig_OI_rst0_tb;
  clk0_tb <= NlwRenamedSignal_clk0_tb;
  u_ddr2_infrastructure : ddr2_infrastructure
    port map (
      rst0 => NlwRenamedSig_OI_rst0_tb,
      sys_rst_n => sys_rst_n,
      clk0 => NlwRenamedSignal_clk0_tb,
      clk200 => clk200,
      rstdiv0 => rstdiv0,
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      locked => locked,
      rst200 => rst200,
      rst90 => rst90,
      idelay_ctrl_rdy => idelay_ctrl_rdy
    );
  u_ddr2_idelay_ctrl : ddr2_idelay_ctrl
    port map (
      clk200 => clk200,
      rst200 => rst200,
      idelay_ctrl_rdy => idelay_ctrl_rdy
    );
  u_ddr2_top_0 : ddr2_top
    port map (
      ddr2_cas_n => ddr2_cas_n,
      rd_data_valid => rd_data_valid,
      dbg_idel_down_dq => NLW_u_ddr2_top_0_dbg_idel_down_dq_UNCONNECTED,
      app_wdf_afull => app_wdf_afull,
      app_wdf_wren => app_wdf_wren,
      dbg_idel_down_all => NLW_u_ddr2_top_0_dbg_idel_down_all_UNCONNECTED,
      rst0 => NlwRenamedSig_OI_rst0_tb,
      dbg_sel_all_idel_dqs => NLW_u_ddr2_top_0_dbg_sel_all_idel_dqs_UNCONNECTED,
      dbg_idel_up_dqs => NLW_u_ddr2_top_0_dbg_idel_up_dqs_UNCONNECTED,
      dbg_idel_up_gate => NLW_u_ddr2_top_0_dbg_idel_up_gate_UNCONNECTED,
      ddr2_we_n => ddr2_we_n,
      clk0 => NlwRenamedSignal_clk0_tb,
      app_af_wren => app_af_wren,
      rstdiv0 => rstdiv0,
      dbg_sel_all_idel_gate => NLW_u_ddr2_top_0_dbg_sel_all_idel_gate_UNCONNECTED,
      ddr2_ras_n => ddr2_ras_n,
      clk90 => clk90,
      clkdiv0 => clkdiv0,
      dbg_idel_down_dqs => NLW_u_ddr2_top_0_dbg_idel_down_dqs_UNCONNECTED,
      dbg_idel_down_gate => NLW_u_ddr2_top_0_dbg_idel_down_gate_UNCONNECTED,
      dbg_idel_up_dq => NLW_u_ddr2_top_0_dbg_idel_up_dq_UNCONNECTED,
      dbg_idel_up_all => NLW_u_ddr2_top_0_dbg_idel_up_all_UNCONNECTED,
      app_af_afull => app_af_afull,
      rst90 => rst90,
      dbg_sel_all_idel_dq => NLW_u_ddr2_top_0_dbg_sel_all_idel_dq_UNCONNECTED,
      phy_init_done => phy_init_done,
      ddr2_dqs(7) => ddr2_dqs(7),
      ddr2_dqs(6) => ddr2_dqs(6),
      ddr2_dqs(5) => ddr2_dqs(5),
      ddr2_dqs(4) => ddr2_dqs(4),
      ddr2_dqs(3) => ddr2_dqs(3),
      ddr2_dqs(2) => ddr2_dqs(2),
      ddr2_dqs(1) => ddr2_dqs(1),
      ddr2_dqs(0) => ddr2_dqs(0),
      ddr2_dq(63) => ddr2_dq(63),
      ddr2_dq(62) => ddr2_dq(62),
      ddr2_dq(61) => ddr2_dq(61),
      ddr2_dq(60) => ddr2_dq(60),
      ddr2_dq(59) => ddr2_dq(59),
      ddr2_dq(58) => ddr2_dq(58),
      ddr2_dq(57) => ddr2_dq(57),
      ddr2_dq(56) => ddr2_dq(56),
      ddr2_dq(55) => ddr2_dq(55),
      ddr2_dq(54) => ddr2_dq(54),
      ddr2_dq(53) => ddr2_dq(53),
      ddr2_dq(52) => ddr2_dq(52),
      ddr2_dq(51) => ddr2_dq(51),
      ddr2_dq(50) => ddr2_dq(50),
      ddr2_dq(49) => ddr2_dq(49),
      ddr2_dq(48) => ddr2_dq(48),
      ddr2_dq(47) => ddr2_dq(47),
      ddr2_dq(46) => ddr2_dq(46),
      ddr2_dq(45) => ddr2_dq(45),
      ddr2_dq(44) => ddr2_dq(44),
      ddr2_dq(43) => ddr2_dq(43),
      ddr2_dq(42) => ddr2_dq(42),
      ddr2_dq(41) => ddr2_dq(41),
      ddr2_dq(40) => ddr2_dq(40),
      ddr2_dq(39) => ddr2_dq(39),
      ddr2_dq(38) => ddr2_dq(38),
      ddr2_dq(37) => ddr2_dq(37),
      ddr2_dq(36) => ddr2_dq(36),
      ddr2_dq(35) => ddr2_dq(35),
      ddr2_dq(34) => ddr2_dq(34),
      ddr2_dq(33) => ddr2_dq(33),
      ddr2_dq(32) => ddr2_dq(32),
      ddr2_dq(31) => ddr2_dq(31),
      ddr2_dq(30) => ddr2_dq(30),
      ddr2_dq(29) => ddr2_dq(29),
      ddr2_dq(28) => ddr2_dq(28),
      ddr2_dq(27) => ddr2_dq(27),
      ddr2_dq(26) => ddr2_dq(26),
      ddr2_dq(25) => ddr2_dq(25),
      ddr2_dq(24) => ddr2_dq(24),
      ddr2_dq(23) => ddr2_dq(23),
      ddr2_dq(22) => ddr2_dq(22),
      ddr2_dq(21) => ddr2_dq(21),
      ddr2_dq(20) => ddr2_dq(20),
      ddr2_dq(19) => ddr2_dq(19),
      ddr2_dq(18) => ddr2_dq(18),
      ddr2_dq(17) => ddr2_dq(17),
      ddr2_dq(16) => ddr2_dq(16),
      ddr2_dq(15) => ddr2_dq(15),
      ddr2_dq(14) => ddr2_dq(14),
      ddr2_dq(13) => ddr2_dq(13),
      ddr2_dq(12) => ddr2_dq(12),
      ddr2_dq(11) => ddr2_dq(11),
      ddr2_dq(10) => ddr2_dq(10),
      ddr2_dq(9) => ddr2_dq(9),
      ddr2_dq(8) => ddr2_dq(8),
      ddr2_dq(7) => ddr2_dq(7),
      ddr2_dq(6) => ddr2_dq(6),
      ddr2_dq(5) => ddr2_dq(5),
      ddr2_dq(4) => ddr2_dq(4),
      ddr2_dq(3) => ddr2_dq(3),
      ddr2_dq(2) => ddr2_dq(2),
      ddr2_dq(1) => ddr2_dq(1),
      ddr2_dq(0) => ddr2_dq(0),
      ddr2_dqs_n(7) => ddr2_dqs_n(7),
      ddr2_dqs_n(6) => ddr2_dqs_n(6),
      ddr2_dqs_n(5) => ddr2_dqs_n(5),
      ddr2_dqs_n(4) => ddr2_dqs_n(4),
      ddr2_dqs_n(3) => ddr2_dqs_n(3),
      ddr2_dqs_n(2) => ddr2_dqs_n(2),
      ddr2_dqs_n(1) => ddr2_dqs_n(1),
      ddr2_dqs_n(0) => ddr2_dqs_n(0),
      dbg_calib_gate_tap_cnt(47) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_47_UNCONNECTED,
      dbg_calib_gate_tap_cnt(46) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_46_UNCONNECTED,
      dbg_calib_gate_tap_cnt(45) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_45_UNCONNECTED,
      dbg_calib_gate_tap_cnt(44) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_44_UNCONNECTED,
      dbg_calib_gate_tap_cnt(43) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_43_UNCONNECTED,
      dbg_calib_gate_tap_cnt(42) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_42_UNCONNECTED,
      dbg_calib_gate_tap_cnt(41) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_41_UNCONNECTED,
      dbg_calib_gate_tap_cnt(40) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_40_UNCONNECTED,
      dbg_calib_gate_tap_cnt(39) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_39_UNCONNECTED,
      dbg_calib_gate_tap_cnt(38) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_38_UNCONNECTED,
      dbg_calib_gate_tap_cnt(37) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_37_UNCONNECTED,
      dbg_calib_gate_tap_cnt(36) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_36_UNCONNECTED,
      dbg_calib_gate_tap_cnt(35) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_35_UNCONNECTED,
      dbg_calib_gate_tap_cnt(34) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_34_UNCONNECTED,
      dbg_calib_gate_tap_cnt(33) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_33_UNCONNECTED,
      dbg_calib_gate_tap_cnt(32) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_32_UNCONNECTED,
      dbg_calib_gate_tap_cnt(31) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_31_UNCONNECTED,
      dbg_calib_gate_tap_cnt(30) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_30_UNCONNECTED,
      dbg_calib_gate_tap_cnt(29) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_29_UNCONNECTED,
      dbg_calib_gate_tap_cnt(28) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_28_UNCONNECTED,
      dbg_calib_gate_tap_cnt(27) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_27_UNCONNECTED,
      dbg_calib_gate_tap_cnt(26) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_26_UNCONNECTED,
      dbg_calib_gate_tap_cnt(25) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_25_UNCONNECTED,
      dbg_calib_gate_tap_cnt(24) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_24_UNCONNECTED,
      dbg_calib_gate_tap_cnt(23) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_23_UNCONNECTED,
      dbg_calib_gate_tap_cnt(22) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_22_UNCONNECTED,
      dbg_calib_gate_tap_cnt(21) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_21_UNCONNECTED,
      dbg_calib_gate_tap_cnt(20) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_20_UNCONNECTED,
      dbg_calib_gate_tap_cnt(19) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_19_UNCONNECTED,
      dbg_calib_gate_tap_cnt(18) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_18_UNCONNECTED,
      dbg_calib_gate_tap_cnt(17) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_17_UNCONNECTED,
      dbg_calib_gate_tap_cnt(16) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_16_UNCONNECTED,
      dbg_calib_gate_tap_cnt(15) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_15_UNCONNECTED,
      dbg_calib_gate_tap_cnt(14) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_14_UNCONNECTED,
      dbg_calib_gate_tap_cnt(13) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_13_UNCONNECTED,
      dbg_calib_gate_tap_cnt(12) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_12_UNCONNECTED,
      dbg_calib_gate_tap_cnt(11) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_11_UNCONNECTED,
      dbg_calib_gate_tap_cnt(10) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_10_UNCONNECTED,
      dbg_calib_gate_tap_cnt(9) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_9_UNCONNECTED,
      dbg_calib_gate_tap_cnt(8) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_8_UNCONNECTED,
      dbg_calib_gate_tap_cnt(7) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_7_UNCONNECTED,
      dbg_calib_gate_tap_cnt(6) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_6_UNCONNECTED,
      dbg_calib_gate_tap_cnt(5) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_5_UNCONNECTED,
      dbg_calib_gate_tap_cnt(4) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_4_UNCONNECTED,
      dbg_calib_gate_tap_cnt(3) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_3_UNCONNECTED,
      dbg_calib_gate_tap_cnt(2) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_2_UNCONNECTED,
      dbg_calib_gate_tap_cnt(1) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_1_UNCONNECTED,
      dbg_calib_gate_tap_cnt(0) => NLW_u_ddr2_top_0_dbg_calib_gate_tap_cnt_0_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(47) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_47_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(46) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_46_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(45) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_45_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(44) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_44_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(43) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_43_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(42) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_42_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(41) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_41_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(40) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_40_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(39) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_39_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(38) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_38_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(37) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_37_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(36) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_36_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(35) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_35_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(34) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_34_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(33) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_33_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(32) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_32_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(31) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_31_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(30) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_30_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(29) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_29_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(28) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_28_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(27) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_27_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(26) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_26_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(25) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_25_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(24) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_24_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(23) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_23_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(22) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_22_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(21) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_21_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(20) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_20_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(19) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_19_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(18) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_18_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(17) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_17_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(16) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_16_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(15) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_15_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(14) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_14_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(13) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_13_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(12) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_12_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(11) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_11_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(10) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_10_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(9) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_9_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(8) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_8_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(7) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_7_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(6) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_6_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(5) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_5_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(4) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_4_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(3) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_3_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(2) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_2_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(1) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_1_UNCONNECTED,
      dbg_calib_dqs_tap_cnt(0) => NLW_u_ddr2_top_0_dbg_calib_dqs_tap_cnt_0_UNCONNECTED,
      dbg_calib_err(3) => NLW_u_ddr2_top_0_dbg_calib_err_3_UNCONNECTED,
      dbg_calib_err(2) => NLW_u_ddr2_top_0_dbg_calib_err_2_UNCONNECTED,
      dbg_calib_err(1) => NLW_u_ddr2_top_0_dbg_calib_err_1_UNCONNECTED,
      dbg_calib_err(0) => NLW_u_ddr2_top_0_dbg_calib_err_0_UNCONNECTED,
      ddr2_cke(1) => ddr2_cke(1),
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_ck_n(1) => ddr2_ck_n(1),
      ddr2_ck_n(0) => ddr2_ck_n(0),
      ddr2_cs_n(1) => ddr2_cs_n(1),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      dbg_calib_dq_tap_cnt(383) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_383_UNCONNECTED,
      dbg_calib_dq_tap_cnt(382) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_382_UNCONNECTED,
      dbg_calib_dq_tap_cnt(381) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_381_UNCONNECTED,
      dbg_calib_dq_tap_cnt(380) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_380_UNCONNECTED,
      dbg_calib_dq_tap_cnt(379) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_379_UNCONNECTED,
      dbg_calib_dq_tap_cnt(378) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_378_UNCONNECTED,
      dbg_calib_dq_tap_cnt(377) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_377_UNCONNECTED,
      dbg_calib_dq_tap_cnt(376) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_376_UNCONNECTED,
      dbg_calib_dq_tap_cnt(375) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_375_UNCONNECTED,
      dbg_calib_dq_tap_cnt(374) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_374_UNCONNECTED,
      dbg_calib_dq_tap_cnt(373) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_373_UNCONNECTED,
      dbg_calib_dq_tap_cnt(372) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_372_UNCONNECTED,
      dbg_calib_dq_tap_cnt(371) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_371_UNCONNECTED,
      dbg_calib_dq_tap_cnt(370) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_370_UNCONNECTED,
      dbg_calib_dq_tap_cnt(369) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_369_UNCONNECTED,
      dbg_calib_dq_tap_cnt(368) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_368_UNCONNECTED,
      dbg_calib_dq_tap_cnt(367) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_367_UNCONNECTED,
      dbg_calib_dq_tap_cnt(366) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_366_UNCONNECTED,
      dbg_calib_dq_tap_cnt(365) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_365_UNCONNECTED,
      dbg_calib_dq_tap_cnt(364) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_364_UNCONNECTED,
      dbg_calib_dq_tap_cnt(363) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_363_UNCONNECTED,
      dbg_calib_dq_tap_cnt(362) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_362_UNCONNECTED,
      dbg_calib_dq_tap_cnt(361) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_361_UNCONNECTED,
      dbg_calib_dq_tap_cnt(360) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_360_UNCONNECTED,
      dbg_calib_dq_tap_cnt(359) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_359_UNCONNECTED,
      dbg_calib_dq_tap_cnt(358) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_358_UNCONNECTED,
      dbg_calib_dq_tap_cnt(357) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_357_UNCONNECTED,
      dbg_calib_dq_tap_cnt(356) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_356_UNCONNECTED,
      dbg_calib_dq_tap_cnt(355) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_355_UNCONNECTED,
      dbg_calib_dq_tap_cnt(354) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_354_UNCONNECTED,
      dbg_calib_dq_tap_cnt(353) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_353_UNCONNECTED,
      dbg_calib_dq_tap_cnt(352) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_352_UNCONNECTED,
      dbg_calib_dq_tap_cnt(351) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_351_UNCONNECTED,
      dbg_calib_dq_tap_cnt(350) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_350_UNCONNECTED,
      dbg_calib_dq_tap_cnt(349) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_349_UNCONNECTED,
      dbg_calib_dq_tap_cnt(348) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_348_UNCONNECTED,
      dbg_calib_dq_tap_cnt(347) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_347_UNCONNECTED,
      dbg_calib_dq_tap_cnt(346) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_346_UNCONNECTED,
      dbg_calib_dq_tap_cnt(345) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_345_UNCONNECTED,
      dbg_calib_dq_tap_cnt(344) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_344_UNCONNECTED,
      dbg_calib_dq_tap_cnt(343) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_343_UNCONNECTED,
      dbg_calib_dq_tap_cnt(342) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_342_UNCONNECTED,
      dbg_calib_dq_tap_cnt(341) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_341_UNCONNECTED,
      dbg_calib_dq_tap_cnt(340) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_340_UNCONNECTED,
      dbg_calib_dq_tap_cnt(339) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_339_UNCONNECTED,
      dbg_calib_dq_tap_cnt(338) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_338_UNCONNECTED,
      dbg_calib_dq_tap_cnt(337) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_337_UNCONNECTED,
      dbg_calib_dq_tap_cnt(336) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_336_UNCONNECTED,
      dbg_calib_dq_tap_cnt(335) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_335_UNCONNECTED,
      dbg_calib_dq_tap_cnt(334) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_334_UNCONNECTED,
      dbg_calib_dq_tap_cnt(333) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_333_UNCONNECTED,
      dbg_calib_dq_tap_cnt(332) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_332_UNCONNECTED,
      dbg_calib_dq_tap_cnt(331) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_331_UNCONNECTED,
      dbg_calib_dq_tap_cnt(330) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_330_UNCONNECTED,
      dbg_calib_dq_tap_cnt(329) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_329_UNCONNECTED,
      dbg_calib_dq_tap_cnt(328) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_328_UNCONNECTED,
      dbg_calib_dq_tap_cnt(327) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_327_UNCONNECTED,
      dbg_calib_dq_tap_cnt(326) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_326_UNCONNECTED,
      dbg_calib_dq_tap_cnt(325) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_325_UNCONNECTED,
      dbg_calib_dq_tap_cnt(324) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_324_UNCONNECTED,
      dbg_calib_dq_tap_cnt(323) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_323_UNCONNECTED,
      dbg_calib_dq_tap_cnt(322) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_322_UNCONNECTED,
      dbg_calib_dq_tap_cnt(321) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_321_UNCONNECTED,
      dbg_calib_dq_tap_cnt(320) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_320_UNCONNECTED,
      dbg_calib_dq_tap_cnt(319) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_319_UNCONNECTED,
      dbg_calib_dq_tap_cnt(318) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_318_UNCONNECTED,
      dbg_calib_dq_tap_cnt(317) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_317_UNCONNECTED,
      dbg_calib_dq_tap_cnt(316) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_316_UNCONNECTED,
      dbg_calib_dq_tap_cnt(315) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_315_UNCONNECTED,
      dbg_calib_dq_tap_cnt(314) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_314_UNCONNECTED,
      dbg_calib_dq_tap_cnt(313) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_313_UNCONNECTED,
      dbg_calib_dq_tap_cnt(312) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_312_UNCONNECTED,
      dbg_calib_dq_tap_cnt(311) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_311_UNCONNECTED,
      dbg_calib_dq_tap_cnt(310) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_310_UNCONNECTED,
      dbg_calib_dq_tap_cnt(309) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_309_UNCONNECTED,
      dbg_calib_dq_tap_cnt(308) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_308_UNCONNECTED,
      dbg_calib_dq_tap_cnt(307) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_307_UNCONNECTED,
      dbg_calib_dq_tap_cnt(306) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_306_UNCONNECTED,
      dbg_calib_dq_tap_cnt(305) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_305_UNCONNECTED,
      dbg_calib_dq_tap_cnt(304) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_304_UNCONNECTED,
      dbg_calib_dq_tap_cnt(303) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_303_UNCONNECTED,
      dbg_calib_dq_tap_cnt(302) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_302_UNCONNECTED,
      dbg_calib_dq_tap_cnt(301) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_301_UNCONNECTED,
      dbg_calib_dq_tap_cnt(300) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_300_UNCONNECTED,
      dbg_calib_dq_tap_cnt(299) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_299_UNCONNECTED,
      dbg_calib_dq_tap_cnt(298) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_298_UNCONNECTED,
      dbg_calib_dq_tap_cnt(297) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_297_UNCONNECTED,
      dbg_calib_dq_tap_cnt(296) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_296_UNCONNECTED,
      dbg_calib_dq_tap_cnt(295) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_295_UNCONNECTED,
      dbg_calib_dq_tap_cnt(294) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_294_UNCONNECTED,
      dbg_calib_dq_tap_cnt(293) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_293_UNCONNECTED,
      dbg_calib_dq_tap_cnt(292) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_292_UNCONNECTED,
      dbg_calib_dq_tap_cnt(291) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_291_UNCONNECTED,
      dbg_calib_dq_tap_cnt(290) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_290_UNCONNECTED,
      dbg_calib_dq_tap_cnt(289) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_289_UNCONNECTED,
      dbg_calib_dq_tap_cnt(288) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_288_UNCONNECTED,
      dbg_calib_dq_tap_cnt(287) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_287_UNCONNECTED,
      dbg_calib_dq_tap_cnt(286) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_286_UNCONNECTED,
      dbg_calib_dq_tap_cnt(285) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_285_UNCONNECTED,
      dbg_calib_dq_tap_cnt(284) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_284_UNCONNECTED,
      dbg_calib_dq_tap_cnt(283) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_283_UNCONNECTED,
      dbg_calib_dq_tap_cnt(282) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_282_UNCONNECTED,
      dbg_calib_dq_tap_cnt(281) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_281_UNCONNECTED,
      dbg_calib_dq_tap_cnt(280) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_280_UNCONNECTED,
      dbg_calib_dq_tap_cnt(279) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_279_UNCONNECTED,
      dbg_calib_dq_tap_cnt(278) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_278_UNCONNECTED,
      dbg_calib_dq_tap_cnt(277) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_277_UNCONNECTED,
      dbg_calib_dq_tap_cnt(276) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_276_UNCONNECTED,
      dbg_calib_dq_tap_cnt(275) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_275_UNCONNECTED,
      dbg_calib_dq_tap_cnt(274) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_274_UNCONNECTED,
      dbg_calib_dq_tap_cnt(273) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_273_UNCONNECTED,
      dbg_calib_dq_tap_cnt(272) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_272_UNCONNECTED,
      dbg_calib_dq_tap_cnt(271) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_271_UNCONNECTED,
      dbg_calib_dq_tap_cnt(270) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_270_UNCONNECTED,
      dbg_calib_dq_tap_cnt(269) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_269_UNCONNECTED,
      dbg_calib_dq_tap_cnt(268) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_268_UNCONNECTED,
      dbg_calib_dq_tap_cnt(267) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_267_UNCONNECTED,
      dbg_calib_dq_tap_cnt(266) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_266_UNCONNECTED,
      dbg_calib_dq_tap_cnt(265) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_265_UNCONNECTED,
      dbg_calib_dq_tap_cnt(264) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_264_UNCONNECTED,
      dbg_calib_dq_tap_cnt(263) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_263_UNCONNECTED,
      dbg_calib_dq_tap_cnt(262) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_262_UNCONNECTED,
      dbg_calib_dq_tap_cnt(261) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_261_UNCONNECTED,
      dbg_calib_dq_tap_cnt(260) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_260_UNCONNECTED,
      dbg_calib_dq_tap_cnt(259) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_259_UNCONNECTED,
      dbg_calib_dq_tap_cnt(258) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_258_UNCONNECTED,
      dbg_calib_dq_tap_cnt(257) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_257_UNCONNECTED,
      dbg_calib_dq_tap_cnt(256) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_256_UNCONNECTED,
      dbg_calib_dq_tap_cnt(255) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_255_UNCONNECTED,
      dbg_calib_dq_tap_cnt(254) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_254_UNCONNECTED,
      dbg_calib_dq_tap_cnt(253) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_253_UNCONNECTED,
      dbg_calib_dq_tap_cnt(252) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_252_UNCONNECTED,
      dbg_calib_dq_tap_cnt(251) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_251_UNCONNECTED,
      dbg_calib_dq_tap_cnt(250) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_250_UNCONNECTED,
      dbg_calib_dq_tap_cnt(249) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_249_UNCONNECTED,
      dbg_calib_dq_tap_cnt(248) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_248_UNCONNECTED,
      dbg_calib_dq_tap_cnt(247) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_247_UNCONNECTED,
      dbg_calib_dq_tap_cnt(246) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_246_UNCONNECTED,
      dbg_calib_dq_tap_cnt(245) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_245_UNCONNECTED,
      dbg_calib_dq_tap_cnt(244) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_244_UNCONNECTED,
      dbg_calib_dq_tap_cnt(243) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_243_UNCONNECTED,
      dbg_calib_dq_tap_cnt(242) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_242_UNCONNECTED,
      dbg_calib_dq_tap_cnt(241) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_241_UNCONNECTED,
      dbg_calib_dq_tap_cnt(240) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_240_UNCONNECTED,
      dbg_calib_dq_tap_cnt(239) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_239_UNCONNECTED,
      dbg_calib_dq_tap_cnt(238) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_238_UNCONNECTED,
      dbg_calib_dq_tap_cnt(237) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_237_UNCONNECTED,
      dbg_calib_dq_tap_cnt(236) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_236_UNCONNECTED,
      dbg_calib_dq_tap_cnt(235) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_235_UNCONNECTED,
      dbg_calib_dq_tap_cnt(234) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_234_UNCONNECTED,
      dbg_calib_dq_tap_cnt(233) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_233_UNCONNECTED,
      dbg_calib_dq_tap_cnt(232) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_232_UNCONNECTED,
      dbg_calib_dq_tap_cnt(231) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_231_UNCONNECTED,
      dbg_calib_dq_tap_cnt(230) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_230_UNCONNECTED,
      dbg_calib_dq_tap_cnt(229) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_229_UNCONNECTED,
      dbg_calib_dq_tap_cnt(228) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_228_UNCONNECTED,
      dbg_calib_dq_tap_cnt(227) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_227_UNCONNECTED,
      dbg_calib_dq_tap_cnt(226) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_226_UNCONNECTED,
      dbg_calib_dq_tap_cnt(225) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_225_UNCONNECTED,
      dbg_calib_dq_tap_cnt(224) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_224_UNCONNECTED,
      dbg_calib_dq_tap_cnt(223) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_223_UNCONNECTED,
      dbg_calib_dq_tap_cnt(222) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_222_UNCONNECTED,
      dbg_calib_dq_tap_cnt(221) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_221_UNCONNECTED,
      dbg_calib_dq_tap_cnt(220) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_220_UNCONNECTED,
      dbg_calib_dq_tap_cnt(219) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_219_UNCONNECTED,
      dbg_calib_dq_tap_cnt(218) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_218_UNCONNECTED,
      dbg_calib_dq_tap_cnt(217) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_217_UNCONNECTED,
      dbg_calib_dq_tap_cnt(216) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_216_UNCONNECTED,
      dbg_calib_dq_tap_cnt(215) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_215_UNCONNECTED,
      dbg_calib_dq_tap_cnt(214) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_214_UNCONNECTED,
      dbg_calib_dq_tap_cnt(213) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_213_UNCONNECTED,
      dbg_calib_dq_tap_cnt(212) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_212_UNCONNECTED,
      dbg_calib_dq_tap_cnt(211) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_211_UNCONNECTED,
      dbg_calib_dq_tap_cnt(210) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_210_UNCONNECTED,
      dbg_calib_dq_tap_cnt(209) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_209_UNCONNECTED,
      dbg_calib_dq_tap_cnt(208) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_208_UNCONNECTED,
      dbg_calib_dq_tap_cnt(207) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_207_UNCONNECTED,
      dbg_calib_dq_tap_cnt(206) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_206_UNCONNECTED,
      dbg_calib_dq_tap_cnt(205) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_205_UNCONNECTED,
      dbg_calib_dq_tap_cnt(204) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_204_UNCONNECTED,
      dbg_calib_dq_tap_cnt(203) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_203_UNCONNECTED,
      dbg_calib_dq_tap_cnt(202) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_202_UNCONNECTED,
      dbg_calib_dq_tap_cnt(201) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_201_UNCONNECTED,
      dbg_calib_dq_tap_cnt(200) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_200_UNCONNECTED,
      dbg_calib_dq_tap_cnt(199) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_199_UNCONNECTED,
      dbg_calib_dq_tap_cnt(198) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_198_UNCONNECTED,
      dbg_calib_dq_tap_cnt(197) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_197_UNCONNECTED,
      dbg_calib_dq_tap_cnt(196) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_196_UNCONNECTED,
      dbg_calib_dq_tap_cnt(195) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_195_UNCONNECTED,
      dbg_calib_dq_tap_cnt(194) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_194_UNCONNECTED,
      dbg_calib_dq_tap_cnt(193) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_193_UNCONNECTED,
      dbg_calib_dq_tap_cnt(192) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_192_UNCONNECTED,
      dbg_calib_dq_tap_cnt(191) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_191_UNCONNECTED,
      dbg_calib_dq_tap_cnt(190) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_190_UNCONNECTED,
      dbg_calib_dq_tap_cnt(189) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_189_UNCONNECTED,
      dbg_calib_dq_tap_cnt(188) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_188_UNCONNECTED,
      dbg_calib_dq_tap_cnt(187) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_187_UNCONNECTED,
      dbg_calib_dq_tap_cnt(186) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_186_UNCONNECTED,
      dbg_calib_dq_tap_cnt(185) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_185_UNCONNECTED,
      dbg_calib_dq_tap_cnt(184) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_184_UNCONNECTED,
      dbg_calib_dq_tap_cnt(183) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_183_UNCONNECTED,
      dbg_calib_dq_tap_cnt(182) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_182_UNCONNECTED,
      dbg_calib_dq_tap_cnt(181) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_181_UNCONNECTED,
      dbg_calib_dq_tap_cnt(180) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_180_UNCONNECTED,
      dbg_calib_dq_tap_cnt(179) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_179_UNCONNECTED,
      dbg_calib_dq_tap_cnt(178) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_178_UNCONNECTED,
      dbg_calib_dq_tap_cnt(177) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_177_UNCONNECTED,
      dbg_calib_dq_tap_cnt(176) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_176_UNCONNECTED,
      dbg_calib_dq_tap_cnt(175) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_175_UNCONNECTED,
      dbg_calib_dq_tap_cnt(174) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_174_UNCONNECTED,
      dbg_calib_dq_tap_cnt(173) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_173_UNCONNECTED,
      dbg_calib_dq_tap_cnt(172) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_172_UNCONNECTED,
      dbg_calib_dq_tap_cnt(171) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_171_UNCONNECTED,
      dbg_calib_dq_tap_cnt(170) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_170_UNCONNECTED,
      dbg_calib_dq_tap_cnt(169) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_169_UNCONNECTED,
      dbg_calib_dq_tap_cnt(168) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_168_UNCONNECTED,
      dbg_calib_dq_tap_cnt(167) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_167_UNCONNECTED,
      dbg_calib_dq_tap_cnt(166) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_166_UNCONNECTED,
      dbg_calib_dq_tap_cnt(165) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_165_UNCONNECTED,
      dbg_calib_dq_tap_cnt(164) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_164_UNCONNECTED,
      dbg_calib_dq_tap_cnt(163) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_163_UNCONNECTED,
      dbg_calib_dq_tap_cnt(162) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_162_UNCONNECTED,
      dbg_calib_dq_tap_cnt(161) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_161_UNCONNECTED,
      dbg_calib_dq_tap_cnt(160) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_160_UNCONNECTED,
      dbg_calib_dq_tap_cnt(159) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_159_UNCONNECTED,
      dbg_calib_dq_tap_cnt(158) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_158_UNCONNECTED,
      dbg_calib_dq_tap_cnt(157) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_157_UNCONNECTED,
      dbg_calib_dq_tap_cnt(156) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_156_UNCONNECTED,
      dbg_calib_dq_tap_cnt(155) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_155_UNCONNECTED,
      dbg_calib_dq_tap_cnt(154) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_154_UNCONNECTED,
      dbg_calib_dq_tap_cnt(153) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_153_UNCONNECTED,
      dbg_calib_dq_tap_cnt(152) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_152_UNCONNECTED,
      dbg_calib_dq_tap_cnt(151) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_151_UNCONNECTED,
      dbg_calib_dq_tap_cnt(150) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_150_UNCONNECTED,
      dbg_calib_dq_tap_cnt(149) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_149_UNCONNECTED,
      dbg_calib_dq_tap_cnt(148) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_148_UNCONNECTED,
      dbg_calib_dq_tap_cnt(147) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_147_UNCONNECTED,
      dbg_calib_dq_tap_cnt(146) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_146_UNCONNECTED,
      dbg_calib_dq_tap_cnt(145) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_145_UNCONNECTED,
      dbg_calib_dq_tap_cnt(144) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_144_UNCONNECTED,
      dbg_calib_dq_tap_cnt(143) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_143_UNCONNECTED,
      dbg_calib_dq_tap_cnt(142) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_142_UNCONNECTED,
      dbg_calib_dq_tap_cnt(141) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_141_UNCONNECTED,
      dbg_calib_dq_tap_cnt(140) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_140_UNCONNECTED,
      dbg_calib_dq_tap_cnt(139) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_139_UNCONNECTED,
      dbg_calib_dq_tap_cnt(138) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_138_UNCONNECTED,
      dbg_calib_dq_tap_cnt(137) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_137_UNCONNECTED,
      dbg_calib_dq_tap_cnt(136) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_136_UNCONNECTED,
      dbg_calib_dq_tap_cnt(135) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_135_UNCONNECTED,
      dbg_calib_dq_tap_cnt(134) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_134_UNCONNECTED,
      dbg_calib_dq_tap_cnt(133) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_133_UNCONNECTED,
      dbg_calib_dq_tap_cnt(132) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_132_UNCONNECTED,
      dbg_calib_dq_tap_cnt(131) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_131_UNCONNECTED,
      dbg_calib_dq_tap_cnt(130) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_130_UNCONNECTED,
      dbg_calib_dq_tap_cnt(129) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_129_UNCONNECTED,
      dbg_calib_dq_tap_cnt(128) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_128_UNCONNECTED,
      dbg_calib_dq_tap_cnt(127) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_127_UNCONNECTED,
      dbg_calib_dq_tap_cnt(126) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_126_UNCONNECTED,
      dbg_calib_dq_tap_cnt(125) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_125_UNCONNECTED,
      dbg_calib_dq_tap_cnt(124) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_124_UNCONNECTED,
      dbg_calib_dq_tap_cnt(123) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_123_UNCONNECTED,
      dbg_calib_dq_tap_cnt(122) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_122_UNCONNECTED,
      dbg_calib_dq_tap_cnt(121) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_121_UNCONNECTED,
      dbg_calib_dq_tap_cnt(120) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_120_UNCONNECTED,
      dbg_calib_dq_tap_cnt(119) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_119_UNCONNECTED,
      dbg_calib_dq_tap_cnt(118) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_118_UNCONNECTED,
      dbg_calib_dq_tap_cnt(117) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_117_UNCONNECTED,
      dbg_calib_dq_tap_cnt(116) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_116_UNCONNECTED,
      dbg_calib_dq_tap_cnt(115) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_115_UNCONNECTED,
      dbg_calib_dq_tap_cnt(114) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_114_UNCONNECTED,
      dbg_calib_dq_tap_cnt(113) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_113_UNCONNECTED,
      dbg_calib_dq_tap_cnt(112) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_112_UNCONNECTED,
      dbg_calib_dq_tap_cnt(111) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_111_UNCONNECTED,
      dbg_calib_dq_tap_cnt(110) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_110_UNCONNECTED,
      dbg_calib_dq_tap_cnt(109) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_109_UNCONNECTED,
      dbg_calib_dq_tap_cnt(108) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_108_UNCONNECTED,
      dbg_calib_dq_tap_cnt(107) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_107_UNCONNECTED,
      dbg_calib_dq_tap_cnt(106) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_106_UNCONNECTED,
      dbg_calib_dq_tap_cnt(105) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_105_UNCONNECTED,
      dbg_calib_dq_tap_cnt(104) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_104_UNCONNECTED,
      dbg_calib_dq_tap_cnt(103) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_103_UNCONNECTED,
      dbg_calib_dq_tap_cnt(102) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_102_UNCONNECTED,
      dbg_calib_dq_tap_cnt(101) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_101_UNCONNECTED,
      dbg_calib_dq_tap_cnt(100) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_100_UNCONNECTED,
      dbg_calib_dq_tap_cnt(99) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_99_UNCONNECTED,
      dbg_calib_dq_tap_cnt(98) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_98_UNCONNECTED,
      dbg_calib_dq_tap_cnt(97) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_97_UNCONNECTED,
      dbg_calib_dq_tap_cnt(96) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_96_UNCONNECTED,
      dbg_calib_dq_tap_cnt(95) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_95_UNCONNECTED,
      dbg_calib_dq_tap_cnt(94) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_94_UNCONNECTED,
      dbg_calib_dq_tap_cnt(93) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_93_UNCONNECTED,
      dbg_calib_dq_tap_cnt(92) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_92_UNCONNECTED,
      dbg_calib_dq_tap_cnt(91) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_91_UNCONNECTED,
      dbg_calib_dq_tap_cnt(90) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_90_UNCONNECTED,
      dbg_calib_dq_tap_cnt(89) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_89_UNCONNECTED,
      dbg_calib_dq_tap_cnt(88) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_88_UNCONNECTED,
      dbg_calib_dq_tap_cnt(87) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_87_UNCONNECTED,
      dbg_calib_dq_tap_cnt(86) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_86_UNCONNECTED,
      dbg_calib_dq_tap_cnt(85) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_85_UNCONNECTED,
      dbg_calib_dq_tap_cnt(84) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_84_UNCONNECTED,
      dbg_calib_dq_tap_cnt(83) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_83_UNCONNECTED,
      dbg_calib_dq_tap_cnt(82) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_82_UNCONNECTED,
      dbg_calib_dq_tap_cnt(81) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_81_UNCONNECTED,
      dbg_calib_dq_tap_cnt(80) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_80_UNCONNECTED,
      dbg_calib_dq_tap_cnt(79) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_79_UNCONNECTED,
      dbg_calib_dq_tap_cnt(78) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_78_UNCONNECTED,
      dbg_calib_dq_tap_cnt(77) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_77_UNCONNECTED,
      dbg_calib_dq_tap_cnt(76) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_76_UNCONNECTED,
      dbg_calib_dq_tap_cnt(75) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_75_UNCONNECTED,
      dbg_calib_dq_tap_cnt(74) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_74_UNCONNECTED,
      dbg_calib_dq_tap_cnt(73) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_73_UNCONNECTED,
      dbg_calib_dq_tap_cnt(72) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_72_UNCONNECTED,
      dbg_calib_dq_tap_cnt(71) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_71_UNCONNECTED,
      dbg_calib_dq_tap_cnt(70) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_70_UNCONNECTED,
      dbg_calib_dq_tap_cnt(69) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_69_UNCONNECTED,
      dbg_calib_dq_tap_cnt(68) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_68_UNCONNECTED,
      dbg_calib_dq_tap_cnt(67) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_67_UNCONNECTED,
      dbg_calib_dq_tap_cnt(66) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_66_UNCONNECTED,
      dbg_calib_dq_tap_cnt(65) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_65_UNCONNECTED,
      dbg_calib_dq_tap_cnt(64) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_64_UNCONNECTED,
      dbg_calib_dq_tap_cnt(63) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_63_UNCONNECTED,
      dbg_calib_dq_tap_cnt(62) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_62_UNCONNECTED,
      dbg_calib_dq_tap_cnt(61) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_61_UNCONNECTED,
      dbg_calib_dq_tap_cnt(60) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_60_UNCONNECTED,
      dbg_calib_dq_tap_cnt(59) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_59_UNCONNECTED,
      dbg_calib_dq_tap_cnt(58) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_58_UNCONNECTED,
      dbg_calib_dq_tap_cnt(57) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_57_UNCONNECTED,
      dbg_calib_dq_tap_cnt(56) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_56_UNCONNECTED,
      dbg_calib_dq_tap_cnt(55) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_55_UNCONNECTED,
      dbg_calib_dq_tap_cnt(54) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_54_UNCONNECTED,
      dbg_calib_dq_tap_cnt(53) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_53_UNCONNECTED,
      dbg_calib_dq_tap_cnt(52) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_52_UNCONNECTED,
      dbg_calib_dq_tap_cnt(51) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_51_UNCONNECTED,
      dbg_calib_dq_tap_cnt(50) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_50_UNCONNECTED,
      dbg_calib_dq_tap_cnt(49) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_49_UNCONNECTED,
      dbg_calib_dq_tap_cnt(48) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_48_UNCONNECTED,
      dbg_calib_dq_tap_cnt(47) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_47_UNCONNECTED,
      dbg_calib_dq_tap_cnt(46) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_46_UNCONNECTED,
      dbg_calib_dq_tap_cnt(45) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_45_UNCONNECTED,
      dbg_calib_dq_tap_cnt(44) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_44_UNCONNECTED,
      dbg_calib_dq_tap_cnt(43) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_43_UNCONNECTED,
      dbg_calib_dq_tap_cnt(42) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_42_UNCONNECTED,
      dbg_calib_dq_tap_cnt(41) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_41_UNCONNECTED,
      dbg_calib_dq_tap_cnt(40) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_40_UNCONNECTED,
      dbg_calib_dq_tap_cnt(39) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_39_UNCONNECTED,
      dbg_calib_dq_tap_cnt(38) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_38_UNCONNECTED,
      dbg_calib_dq_tap_cnt(37) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_37_UNCONNECTED,
      dbg_calib_dq_tap_cnt(36) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_36_UNCONNECTED,
      dbg_calib_dq_tap_cnt(35) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_35_UNCONNECTED,
      dbg_calib_dq_tap_cnt(34) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_34_UNCONNECTED,
      dbg_calib_dq_tap_cnt(33) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_33_UNCONNECTED,
      dbg_calib_dq_tap_cnt(32) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_32_UNCONNECTED,
      dbg_calib_dq_tap_cnt(31) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_31_UNCONNECTED,
      dbg_calib_dq_tap_cnt(30) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_30_UNCONNECTED,
      dbg_calib_dq_tap_cnt(29) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_29_UNCONNECTED,
      dbg_calib_dq_tap_cnt(28) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_28_UNCONNECTED,
      dbg_calib_dq_tap_cnt(27) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_27_UNCONNECTED,
      dbg_calib_dq_tap_cnt(26) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_26_UNCONNECTED,
      dbg_calib_dq_tap_cnt(25) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_25_UNCONNECTED,
      dbg_calib_dq_tap_cnt(24) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_24_UNCONNECTED,
      dbg_calib_dq_tap_cnt(23) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_23_UNCONNECTED,
      dbg_calib_dq_tap_cnt(22) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_22_UNCONNECTED,
      dbg_calib_dq_tap_cnt(21) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_21_UNCONNECTED,
      dbg_calib_dq_tap_cnt(20) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_20_UNCONNECTED,
      dbg_calib_dq_tap_cnt(19) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_19_UNCONNECTED,
      dbg_calib_dq_tap_cnt(18) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_18_UNCONNECTED,
      dbg_calib_dq_tap_cnt(17) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_17_UNCONNECTED,
      dbg_calib_dq_tap_cnt(16) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_16_UNCONNECTED,
      dbg_calib_dq_tap_cnt(15) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_15_UNCONNECTED,
      dbg_calib_dq_tap_cnt(14) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_14_UNCONNECTED,
      dbg_calib_dq_tap_cnt(13) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_13_UNCONNECTED,
      dbg_calib_dq_tap_cnt(12) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_12_UNCONNECTED,
      dbg_calib_dq_tap_cnt(11) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_11_UNCONNECTED,
      dbg_calib_dq_tap_cnt(10) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_10_UNCONNECTED,
      dbg_calib_dq_tap_cnt(9) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_9_UNCONNECTED,
      dbg_calib_dq_tap_cnt(8) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_8_UNCONNECTED,
      dbg_calib_dq_tap_cnt(7) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_7_UNCONNECTED,
      dbg_calib_dq_tap_cnt(6) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_6_UNCONNECTED,
      dbg_calib_dq_tap_cnt(5) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_5_UNCONNECTED,
      dbg_calib_dq_tap_cnt(4) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_4_UNCONNECTED,
      dbg_calib_dq_tap_cnt(3) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_3_UNCONNECTED,
      dbg_calib_dq_tap_cnt(2) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_2_UNCONNECTED,
      dbg_calib_dq_tap_cnt(1) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_1_UNCONNECTED,
      dbg_calib_dq_tap_cnt(0) => NLW_u_ddr2_top_0_dbg_calib_dq_tap_cnt_0_UNCONNECTED,
      dbg_calib_rden_dly(39) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_39_UNCONNECTED,
      dbg_calib_rden_dly(38) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_38_UNCONNECTED,
      dbg_calib_rden_dly(37) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_37_UNCONNECTED,
      dbg_calib_rden_dly(36) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_36_UNCONNECTED,
      dbg_calib_rden_dly(35) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_35_UNCONNECTED,
      dbg_calib_rden_dly(34) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_34_UNCONNECTED,
      dbg_calib_rden_dly(33) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_33_UNCONNECTED,
      dbg_calib_rden_dly(32) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_32_UNCONNECTED,
      dbg_calib_rden_dly(31) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_31_UNCONNECTED,
      dbg_calib_rden_dly(30) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_30_UNCONNECTED,
      dbg_calib_rden_dly(29) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_29_UNCONNECTED,
      dbg_calib_rden_dly(28) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_28_UNCONNECTED,
      dbg_calib_rden_dly(27) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_27_UNCONNECTED,
      dbg_calib_rden_dly(26) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_26_UNCONNECTED,
      dbg_calib_rden_dly(25) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_25_UNCONNECTED,
      dbg_calib_rden_dly(24) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_24_UNCONNECTED,
      dbg_calib_rden_dly(23) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_23_UNCONNECTED,
      dbg_calib_rden_dly(22) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_22_UNCONNECTED,
      dbg_calib_rden_dly(21) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_21_UNCONNECTED,
      dbg_calib_rden_dly(20) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_20_UNCONNECTED,
      dbg_calib_rden_dly(19) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_19_UNCONNECTED,
      dbg_calib_rden_dly(18) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_18_UNCONNECTED,
      dbg_calib_rden_dly(17) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_17_UNCONNECTED,
      dbg_calib_rden_dly(16) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_16_UNCONNECTED,
      dbg_calib_rden_dly(15) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_15_UNCONNECTED,
      dbg_calib_rden_dly(14) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_14_UNCONNECTED,
      dbg_calib_rden_dly(13) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_13_UNCONNECTED,
      dbg_calib_rden_dly(12) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_12_UNCONNECTED,
      dbg_calib_rden_dly(11) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_11_UNCONNECTED,
      dbg_calib_rden_dly(10) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_10_UNCONNECTED,
      dbg_calib_rden_dly(9) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_9_UNCONNECTED,
      dbg_calib_rden_dly(8) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_8_UNCONNECTED,
      dbg_calib_rden_dly(7) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_7_UNCONNECTED,
      dbg_calib_rden_dly(6) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_6_UNCONNECTED,
      dbg_calib_rden_dly(5) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_5_UNCONNECTED,
      dbg_calib_rden_dly(4) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_4_UNCONNECTED,
      dbg_calib_rden_dly(3) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_3_UNCONNECTED,
      dbg_calib_rden_dly(2) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_2_UNCONNECTED,
      dbg_calib_rden_dly(1) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_1_UNCONNECTED,
      dbg_calib_rden_dly(0) => NLW_u_ddr2_top_0_dbg_calib_rden_dly_0_UNCONNECTED,
      rd_ecc_error(1) => NLW_u_ddr2_top_0_rd_ecc_error_1_UNCONNECTED,
      rd_ecc_error(0) => NLW_u_ddr2_top_0_rd_ecc_error_0_UNCONNECTED,
      ddr2_ba(2) => ddr2_ba(2),
      ddr2_ba(1) => ddr2_ba(1),
      ddr2_ba(0) => ddr2_ba(0),
      dbg_calib_gate_dly(39) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_39_UNCONNECTED,
      dbg_calib_gate_dly(38) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_38_UNCONNECTED,
      dbg_calib_gate_dly(37) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_37_UNCONNECTED,
      dbg_calib_gate_dly(36) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_36_UNCONNECTED,
      dbg_calib_gate_dly(35) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_35_UNCONNECTED,
      dbg_calib_gate_dly(34) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_34_UNCONNECTED,
      dbg_calib_gate_dly(33) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_33_UNCONNECTED,
      dbg_calib_gate_dly(32) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_32_UNCONNECTED,
      dbg_calib_gate_dly(31) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_31_UNCONNECTED,
      dbg_calib_gate_dly(30) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_30_UNCONNECTED,
      dbg_calib_gate_dly(29) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_29_UNCONNECTED,
      dbg_calib_gate_dly(28) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_28_UNCONNECTED,
      dbg_calib_gate_dly(27) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_27_UNCONNECTED,
      dbg_calib_gate_dly(26) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_26_UNCONNECTED,
      dbg_calib_gate_dly(25) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_25_UNCONNECTED,
      dbg_calib_gate_dly(24) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_24_UNCONNECTED,
      dbg_calib_gate_dly(23) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_23_UNCONNECTED,
      dbg_calib_gate_dly(22) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_22_UNCONNECTED,
      dbg_calib_gate_dly(21) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_21_UNCONNECTED,
      dbg_calib_gate_dly(20) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_20_UNCONNECTED,
      dbg_calib_gate_dly(19) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_19_UNCONNECTED,
      dbg_calib_gate_dly(18) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_18_UNCONNECTED,
      dbg_calib_gate_dly(17) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_17_UNCONNECTED,
      dbg_calib_gate_dly(16) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_16_UNCONNECTED,
      dbg_calib_gate_dly(15) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_15_UNCONNECTED,
      dbg_calib_gate_dly(14) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_14_UNCONNECTED,
      dbg_calib_gate_dly(13) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_13_UNCONNECTED,
      dbg_calib_gate_dly(12) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_12_UNCONNECTED,
      dbg_calib_gate_dly(11) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_11_UNCONNECTED,
      dbg_calib_gate_dly(10) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_10_UNCONNECTED,
      dbg_calib_gate_dly(9) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_9_UNCONNECTED,
      dbg_calib_gate_dly(8) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_8_UNCONNECTED,
      dbg_calib_gate_dly(7) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_7_UNCONNECTED,
      dbg_calib_gate_dly(6) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_6_UNCONNECTED,
      dbg_calib_gate_dly(5) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_5_UNCONNECTED,
      dbg_calib_gate_dly(4) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_4_UNCONNECTED,
      dbg_calib_gate_dly(3) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_3_UNCONNECTED,
      dbg_calib_gate_dly(2) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_2_UNCONNECTED,
      dbg_calib_gate_dly(1) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_1_UNCONNECTED,
      dbg_calib_gate_dly(0) => NLW_u_ddr2_top_0_dbg_calib_gate_dly_0_UNCONNECTED,
      dbg_calib_rd_data_sel(7) => NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_7_UNCONNECTED,
      dbg_calib_rd_data_sel(6) => NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_6_UNCONNECTED,
      dbg_calib_rd_data_sel(5) => NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_5_UNCONNECTED,
      dbg_calib_rd_data_sel(4) => NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_4_UNCONNECTED,
      dbg_calib_rd_data_sel(3) => NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_3_UNCONNECTED,
      dbg_calib_rd_data_sel(2) => NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_2_UNCONNECTED,
      dbg_calib_rd_data_sel(1) => NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_1_UNCONNECTED,
      dbg_calib_rd_data_sel(0) => NLW_u_ddr2_top_0_dbg_calib_rd_data_sel_0_UNCONNECTED,
      ddr2_ck(1) => ddr2_ck(1),
      ddr2_ck(0) => ddr2_ck(0),
      ddr2_dm(7) => ddr2_dm(7),
      ddr2_dm(6) => ddr2_dm(6),
      ddr2_dm(5) => ddr2_dm(5),
      ddr2_dm(4) => ddr2_dm(4),
      ddr2_dm(3) => ddr2_dm(3),
      ddr2_dm(2) => ddr2_dm(2),
      ddr2_dm(1) => ddr2_dm(1),
      ddr2_dm(0) => ddr2_dm(0),
      ddr2_a(13) => ddr2_a(13),
      ddr2_a(12) => ddr2_a(12),
      ddr2_a(11) => ddr2_a(11),
      ddr2_a(10) => ddr2_a(10),
      ddr2_a(9) => ddr2_a(9),
      ddr2_a(8) => ddr2_a(8),
      ddr2_a(7) => ddr2_a(7),
      ddr2_a(6) => ddr2_a(6),
      ddr2_a(5) => ddr2_a(5),
      ddr2_a(4) => ddr2_a(4),
      ddr2_a(3) => ddr2_a(3),
      ddr2_a(2) => ddr2_a(2),
      ddr2_a(1) => ddr2_a(1),
      ddr2_a(0) => ddr2_a(0),
      ddr2_odt(1) => ddr2_odt(1),
      ddr2_odt(0) => ddr2_odt(0),
      dbg_calib_done(3) => NLW_u_ddr2_top_0_dbg_calib_done_3_UNCONNECTED,
      dbg_calib_done(2) => NLW_u_ddr2_top_0_dbg_calib_done_2_UNCONNECTED,
      dbg_calib_done(1) => NLW_u_ddr2_top_0_dbg_calib_done_1_UNCONNECTED,
      dbg_calib_done(0) => NLW_u_ddr2_top_0_dbg_calib_done_0_UNCONNECTED,
      rd_data_fifo_out(127) => rd_data_fifo_out(127),
      rd_data_fifo_out(126) => rd_data_fifo_out(126),
      rd_data_fifo_out(125) => rd_data_fifo_out(125),
      rd_data_fifo_out(124) => rd_data_fifo_out(124),
      rd_data_fifo_out(123) => rd_data_fifo_out(123),
      rd_data_fifo_out(122) => rd_data_fifo_out(122),
      rd_data_fifo_out(121) => rd_data_fifo_out(121),
      rd_data_fifo_out(120) => rd_data_fifo_out(120),
      rd_data_fifo_out(119) => rd_data_fifo_out(119),
      rd_data_fifo_out(118) => rd_data_fifo_out(118),
      rd_data_fifo_out(117) => rd_data_fifo_out(117),
      rd_data_fifo_out(116) => rd_data_fifo_out(116),
      rd_data_fifo_out(115) => rd_data_fifo_out(115),
      rd_data_fifo_out(114) => rd_data_fifo_out(114),
      rd_data_fifo_out(113) => rd_data_fifo_out(113),
      rd_data_fifo_out(112) => rd_data_fifo_out(112),
      rd_data_fifo_out(111) => rd_data_fifo_out(111),
      rd_data_fifo_out(110) => rd_data_fifo_out(110),
      rd_data_fifo_out(109) => rd_data_fifo_out(109),
      rd_data_fifo_out(108) => rd_data_fifo_out(108),
      rd_data_fifo_out(107) => rd_data_fifo_out(107),
      rd_data_fifo_out(106) => rd_data_fifo_out(106),
      rd_data_fifo_out(105) => rd_data_fifo_out(105),
      rd_data_fifo_out(104) => rd_data_fifo_out(104),
      rd_data_fifo_out(103) => rd_data_fifo_out(103),
      rd_data_fifo_out(102) => rd_data_fifo_out(102),
      rd_data_fifo_out(101) => rd_data_fifo_out(101),
      rd_data_fifo_out(100) => rd_data_fifo_out(100),
      rd_data_fifo_out(99) => rd_data_fifo_out(99),
      rd_data_fifo_out(98) => rd_data_fifo_out(98),
      rd_data_fifo_out(97) => rd_data_fifo_out(97),
      rd_data_fifo_out(96) => rd_data_fifo_out(96),
      rd_data_fifo_out(95) => rd_data_fifo_out(95),
      rd_data_fifo_out(94) => rd_data_fifo_out(94),
      rd_data_fifo_out(93) => rd_data_fifo_out(93),
      rd_data_fifo_out(92) => rd_data_fifo_out(92),
      rd_data_fifo_out(91) => rd_data_fifo_out(91),
      rd_data_fifo_out(90) => rd_data_fifo_out(90),
      rd_data_fifo_out(89) => rd_data_fifo_out(89),
      rd_data_fifo_out(88) => rd_data_fifo_out(88),
      rd_data_fifo_out(87) => rd_data_fifo_out(87),
      rd_data_fifo_out(86) => rd_data_fifo_out(86),
      rd_data_fifo_out(85) => rd_data_fifo_out(85),
      rd_data_fifo_out(84) => rd_data_fifo_out(84),
      rd_data_fifo_out(83) => rd_data_fifo_out(83),
      rd_data_fifo_out(82) => rd_data_fifo_out(82),
      rd_data_fifo_out(81) => rd_data_fifo_out(81),
      rd_data_fifo_out(80) => rd_data_fifo_out(80),
      rd_data_fifo_out(79) => rd_data_fifo_out(79),
      rd_data_fifo_out(78) => rd_data_fifo_out(78),
      rd_data_fifo_out(77) => rd_data_fifo_out(77),
      rd_data_fifo_out(76) => rd_data_fifo_out(76),
      rd_data_fifo_out(75) => rd_data_fifo_out(75),
      rd_data_fifo_out(74) => rd_data_fifo_out(74),
      rd_data_fifo_out(73) => rd_data_fifo_out(73),
      rd_data_fifo_out(72) => rd_data_fifo_out(72),
      rd_data_fifo_out(71) => rd_data_fifo_out(71),
      rd_data_fifo_out(70) => rd_data_fifo_out(70),
      rd_data_fifo_out(69) => rd_data_fifo_out(69),
      rd_data_fifo_out(68) => rd_data_fifo_out(68),
      rd_data_fifo_out(67) => rd_data_fifo_out(67),
      rd_data_fifo_out(66) => rd_data_fifo_out(66),
      rd_data_fifo_out(65) => rd_data_fifo_out(65),
      rd_data_fifo_out(64) => rd_data_fifo_out(64),
      rd_data_fifo_out(63) => rd_data_fifo_out(63),
      rd_data_fifo_out(62) => rd_data_fifo_out(62),
      rd_data_fifo_out(61) => rd_data_fifo_out(61),
      rd_data_fifo_out(60) => rd_data_fifo_out(60),
      rd_data_fifo_out(59) => rd_data_fifo_out(59),
      rd_data_fifo_out(58) => rd_data_fifo_out(58),
      rd_data_fifo_out(57) => rd_data_fifo_out(57),
      rd_data_fifo_out(56) => rd_data_fifo_out(56),
      rd_data_fifo_out(55) => rd_data_fifo_out(55),
      rd_data_fifo_out(54) => rd_data_fifo_out(54),
      rd_data_fifo_out(53) => rd_data_fifo_out(53),
      rd_data_fifo_out(52) => rd_data_fifo_out(52),
      rd_data_fifo_out(51) => rd_data_fifo_out(51),
      rd_data_fifo_out(50) => rd_data_fifo_out(50),
      rd_data_fifo_out(49) => rd_data_fifo_out(49),
      rd_data_fifo_out(48) => rd_data_fifo_out(48),
      rd_data_fifo_out(47) => rd_data_fifo_out(47),
      rd_data_fifo_out(46) => rd_data_fifo_out(46),
      rd_data_fifo_out(45) => rd_data_fifo_out(45),
      rd_data_fifo_out(44) => rd_data_fifo_out(44),
      rd_data_fifo_out(43) => rd_data_fifo_out(43),
      rd_data_fifo_out(42) => rd_data_fifo_out(42),
      rd_data_fifo_out(41) => rd_data_fifo_out(41),
      rd_data_fifo_out(40) => rd_data_fifo_out(40),
      rd_data_fifo_out(39) => rd_data_fifo_out(39),
      rd_data_fifo_out(38) => rd_data_fifo_out(38),
      rd_data_fifo_out(37) => rd_data_fifo_out(37),
      rd_data_fifo_out(36) => rd_data_fifo_out(36),
      rd_data_fifo_out(35) => rd_data_fifo_out(35),
      rd_data_fifo_out(34) => rd_data_fifo_out(34),
      rd_data_fifo_out(33) => rd_data_fifo_out(33),
      rd_data_fifo_out(32) => rd_data_fifo_out(32),
      rd_data_fifo_out(31) => rd_data_fifo_out(31),
      rd_data_fifo_out(30) => rd_data_fifo_out(30),
      rd_data_fifo_out(29) => rd_data_fifo_out(29),
      rd_data_fifo_out(28) => rd_data_fifo_out(28),
      rd_data_fifo_out(27) => rd_data_fifo_out(27),
      rd_data_fifo_out(26) => rd_data_fifo_out(26),
      rd_data_fifo_out(25) => rd_data_fifo_out(25),
      rd_data_fifo_out(24) => rd_data_fifo_out(24),
      rd_data_fifo_out(23) => rd_data_fifo_out(23),
      rd_data_fifo_out(22) => rd_data_fifo_out(22),
      rd_data_fifo_out(21) => rd_data_fifo_out(21),
      rd_data_fifo_out(20) => rd_data_fifo_out(20),
      rd_data_fifo_out(19) => rd_data_fifo_out(19),
      rd_data_fifo_out(18) => rd_data_fifo_out(18),
      rd_data_fifo_out(17) => rd_data_fifo_out(17),
      rd_data_fifo_out(16) => rd_data_fifo_out(16),
      rd_data_fifo_out(15) => rd_data_fifo_out(15),
      rd_data_fifo_out(14) => rd_data_fifo_out(14),
      rd_data_fifo_out(13) => rd_data_fifo_out(13),
      rd_data_fifo_out(12) => rd_data_fifo_out(12),
      rd_data_fifo_out(11) => rd_data_fifo_out(11),
      rd_data_fifo_out(10) => rd_data_fifo_out(10),
      rd_data_fifo_out(9) => rd_data_fifo_out(9),
      rd_data_fifo_out(8) => rd_data_fifo_out(8),
      rd_data_fifo_out(7) => rd_data_fifo_out(7),
      rd_data_fifo_out(6) => rd_data_fifo_out(6),
      rd_data_fifo_out(5) => rd_data_fifo_out(5),
      rd_data_fifo_out(4) => rd_data_fifo_out(4),
      rd_data_fifo_out(3) => rd_data_fifo_out(3),
      rd_data_fifo_out(2) => rd_data_fifo_out(2),
      rd_data_fifo_out(1) => rd_data_fifo_out(1),
      rd_data_fifo_out(0) => rd_data_fifo_out(0),
      app_wdf_data(127) => app_wdf_data(127),
      app_wdf_data(126) => app_wdf_data(126),
      app_wdf_data(125) => app_wdf_data(125),
      app_wdf_data(124) => app_wdf_data(124),
      app_wdf_data(123) => app_wdf_data(123),
      app_wdf_data(122) => app_wdf_data(122),
      app_wdf_data(121) => app_wdf_data(121),
      app_wdf_data(120) => app_wdf_data(120),
      app_wdf_data(119) => app_wdf_data(119),
      app_wdf_data(118) => app_wdf_data(118),
      app_wdf_data(117) => app_wdf_data(117),
      app_wdf_data(116) => app_wdf_data(116),
      app_wdf_data(115) => app_wdf_data(115),
      app_wdf_data(114) => app_wdf_data(114),
      app_wdf_data(113) => app_wdf_data(113),
      app_wdf_data(112) => app_wdf_data(112),
      app_wdf_data(111) => app_wdf_data(111),
      app_wdf_data(110) => app_wdf_data(110),
      app_wdf_data(109) => app_wdf_data(109),
      app_wdf_data(108) => app_wdf_data(108),
      app_wdf_data(107) => app_wdf_data(107),
      app_wdf_data(106) => app_wdf_data(106),
      app_wdf_data(105) => app_wdf_data(105),
      app_wdf_data(104) => app_wdf_data(104),
      app_wdf_data(103) => app_wdf_data(103),
      app_wdf_data(102) => app_wdf_data(102),
      app_wdf_data(101) => app_wdf_data(101),
      app_wdf_data(100) => app_wdf_data(100),
      app_wdf_data(99) => app_wdf_data(99),
      app_wdf_data(98) => app_wdf_data(98),
      app_wdf_data(97) => app_wdf_data(97),
      app_wdf_data(96) => app_wdf_data(96),
      app_wdf_data(95) => app_wdf_data(95),
      app_wdf_data(94) => app_wdf_data(94),
      app_wdf_data(93) => app_wdf_data(93),
      app_wdf_data(92) => app_wdf_data(92),
      app_wdf_data(91) => app_wdf_data(91),
      app_wdf_data(90) => app_wdf_data(90),
      app_wdf_data(89) => app_wdf_data(89),
      app_wdf_data(88) => app_wdf_data(88),
      app_wdf_data(87) => app_wdf_data(87),
      app_wdf_data(86) => app_wdf_data(86),
      app_wdf_data(85) => app_wdf_data(85),
      app_wdf_data(84) => app_wdf_data(84),
      app_wdf_data(83) => app_wdf_data(83),
      app_wdf_data(82) => app_wdf_data(82),
      app_wdf_data(81) => app_wdf_data(81),
      app_wdf_data(80) => app_wdf_data(80),
      app_wdf_data(79) => app_wdf_data(79),
      app_wdf_data(78) => app_wdf_data(78),
      app_wdf_data(77) => app_wdf_data(77),
      app_wdf_data(76) => app_wdf_data(76),
      app_wdf_data(75) => app_wdf_data(75),
      app_wdf_data(74) => app_wdf_data(74),
      app_wdf_data(73) => app_wdf_data(73),
      app_wdf_data(72) => app_wdf_data(72),
      app_wdf_data(71) => app_wdf_data(71),
      app_wdf_data(70) => app_wdf_data(70),
      app_wdf_data(69) => app_wdf_data(69),
      app_wdf_data(68) => app_wdf_data(68),
      app_wdf_data(67) => app_wdf_data(67),
      app_wdf_data(66) => app_wdf_data(66),
      app_wdf_data(65) => app_wdf_data(65),
      app_wdf_data(64) => app_wdf_data(64),
      app_wdf_data(63) => app_wdf_data(63),
      app_wdf_data(62) => app_wdf_data(62),
      app_wdf_data(61) => app_wdf_data(61),
      app_wdf_data(60) => app_wdf_data(60),
      app_wdf_data(59) => app_wdf_data(59),
      app_wdf_data(58) => app_wdf_data(58),
      app_wdf_data(57) => app_wdf_data(57),
      app_wdf_data(56) => app_wdf_data(56),
      app_wdf_data(55) => app_wdf_data(55),
      app_wdf_data(54) => app_wdf_data(54),
      app_wdf_data(53) => app_wdf_data(53),
      app_wdf_data(52) => app_wdf_data(52),
      app_wdf_data(51) => app_wdf_data(51),
      app_wdf_data(50) => app_wdf_data(50),
      app_wdf_data(49) => app_wdf_data(49),
      app_wdf_data(48) => app_wdf_data(48),
      app_wdf_data(47) => app_wdf_data(47),
      app_wdf_data(46) => app_wdf_data(46),
      app_wdf_data(45) => app_wdf_data(45),
      app_wdf_data(44) => app_wdf_data(44),
      app_wdf_data(43) => app_wdf_data(43),
      app_wdf_data(42) => app_wdf_data(42),
      app_wdf_data(41) => app_wdf_data(41),
      app_wdf_data(40) => app_wdf_data(40),
      app_wdf_data(39) => app_wdf_data(39),
      app_wdf_data(38) => app_wdf_data(38),
      app_wdf_data(37) => app_wdf_data(37),
      app_wdf_data(36) => app_wdf_data(36),
      app_wdf_data(35) => app_wdf_data(35),
      app_wdf_data(34) => app_wdf_data(34),
      app_wdf_data(33) => app_wdf_data(33),
      app_wdf_data(32) => app_wdf_data(32),
      app_wdf_data(31) => app_wdf_data(31),
      app_wdf_data(30) => app_wdf_data(30),
      app_wdf_data(29) => app_wdf_data(29),
      app_wdf_data(28) => app_wdf_data(28),
      app_wdf_data(27) => app_wdf_data(27),
      app_wdf_data(26) => app_wdf_data(26),
      app_wdf_data(25) => app_wdf_data(25),
      app_wdf_data(24) => app_wdf_data(24),
      app_wdf_data(23) => app_wdf_data(23),
      app_wdf_data(22) => app_wdf_data(22),
      app_wdf_data(21) => app_wdf_data(21),
      app_wdf_data(20) => app_wdf_data(20),
      app_wdf_data(19) => app_wdf_data(19),
      app_wdf_data(18) => app_wdf_data(18),
      app_wdf_data(17) => app_wdf_data(17),
      app_wdf_data(16) => app_wdf_data(16),
      app_wdf_data(15) => app_wdf_data(15),
      app_wdf_data(14) => app_wdf_data(14),
      app_wdf_data(13) => app_wdf_data(13),
      app_wdf_data(12) => app_wdf_data(12),
      app_wdf_data(11) => app_wdf_data(11),
      app_wdf_data(10) => app_wdf_data(10),
      app_wdf_data(9) => app_wdf_data(9),
      app_wdf_data(8) => app_wdf_data(8),
      app_wdf_data(7) => app_wdf_data(7),
      app_wdf_data(6) => app_wdf_data(6),
      app_wdf_data(5) => app_wdf_data(5),
      app_wdf_data(4) => app_wdf_data(4),
      app_wdf_data(3) => app_wdf_data(3),
      app_wdf_data(2) => app_wdf_data(2),
      app_wdf_data(1) => app_wdf_data(1),
      app_wdf_data(0) => app_wdf_data(0),
      app_wdf_mask_data(15) => NLW_u_ddr2_top_0_app_wdf_mask_data_15_UNCONNECTED,
      app_wdf_mask_data(14) => NLW_u_ddr2_top_0_app_wdf_mask_data_14_UNCONNECTED,
      app_wdf_mask_data(13) => NLW_u_ddr2_top_0_app_wdf_mask_data_13_UNCONNECTED,
      app_wdf_mask_data(12) => NLW_u_ddr2_top_0_app_wdf_mask_data_12_UNCONNECTED,
      app_wdf_mask_data(11) => NLW_u_ddr2_top_0_app_wdf_mask_data_11_UNCONNECTED,
      app_wdf_mask_data(10) => NLW_u_ddr2_top_0_app_wdf_mask_data_10_UNCONNECTED,
      app_wdf_mask_data(9) => NLW_u_ddr2_top_0_app_wdf_mask_data_9_UNCONNECTED,
      app_wdf_mask_data(8) => NLW_u_ddr2_top_0_app_wdf_mask_data_8_UNCONNECTED,
      app_wdf_mask_data(7) => NLW_u_ddr2_top_0_app_wdf_mask_data_7_UNCONNECTED,
      app_wdf_mask_data(6) => NLW_u_ddr2_top_0_app_wdf_mask_data_6_UNCONNECTED,
      app_wdf_mask_data(5) => NLW_u_ddr2_top_0_app_wdf_mask_data_5_UNCONNECTED,
      app_wdf_mask_data(4) => NLW_u_ddr2_top_0_app_wdf_mask_data_4_UNCONNECTED,
      app_wdf_mask_data(3) => NLW_u_ddr2_top_0_app_wdf_mask_data_3_UNCONNECTED,
      app_wdf_mask_data(2) => NLW_u_ddr2_top_0_app_wdf_mask_data_2_UNCONNECTED,
      app_wdf_mask_data(1) => NLW_u_ddr2_top_0_app_wdf_mask_data_1_UNCONNECTED,
      app_wdf_mask_data(0) => NLW_u_ddr2_top_0_app_wdf_mask_data_0_UNCONNECTED,
      dbg_sel_idel_gate(3) => NLW_u_ddr2_top_0_dbg_sel_idel_gate_3_UNCONNECTED,
      dbg_sel_idel_gate(2) => NLW_u_ddr2_top_0_dbg_sel_idel_gate_2_UNCONNECTED,
      dbg_sel_idel_gate(1) => NLW_u_ddr2_top_0_dbg_sel_idel_gate_1_UNCONNECTED,
      dbg_sel_idel_gate(0) => NLW_u_ddr2_top_0_dbg_sel_idel_gate_0_UNCONNECTED,
      app_af_addr(30) => app_af_addr(30),
      app_af_addr(29) => app_af_addr(29),
      app_af_addr(28) => app_af_addr(28),
      app_af_addr(27) => app_af_addr(27),
      app_af_addr(26) => app_af_addr(26),
      app_af_addr(25) => app_af_addr(25),
      app_af_addr(24) => app_af_addr(24),
      app_af_addr(23) => app_af_addr(23),
      app_af_addr(22) => app_af_addr(22),
      app_af_addr(21) => app_af_addr(21),
      app_af_addr(20) => app_af_addr(20),
      app_af_addr(19) => app_af_addr(19),
      app_af_addr(18) => app_af_addr(18),
      app_af_addr(17) => app_af_addr(17),
      app_af_addr(16) => app_af_addr(16),
      app_af_addr(15) => app_af_addr(15),
      app_af_addr(14) => app_af_addr(14),
      app_af_addr(13) => app_af_addr(13),
      app_af_addr(12) => app_af_addr(12),
      app_af_addr(11) => app_af_addr(11),
      app_af_addr(10) => app_af_addr(10),
      app_af_addr(9) => app_af_addr(9),
      app_af_addr(8) => app_af_addr(8),
      app_af_addr(7) => app_af_addr(7),
      app_af_addr(6) => app_af_addr(6),
      app_af_addr(5) => app_af_addr(5),
      app_af_addr(4) => app_af_addr(4),
      app_af_addr(3) => app_af_addr(3),
      app_af_addr(2) => app_af_addr(2),
      app_af_addr(1) => app_af_addr(1),
      app_af_addr(0) => app_af_addr(0),
      app_af_cmd(2) => app_af_cmd(2),
      app_af_cmd(1) => app_af_cmd(1),
      app_af_cmd(0) => app_af_cmd(0),
      dbg_sel_idel_dqs(3) => NLW_u_ddr2_top_0_dbg_sel_idel_dqs_3_UNCONNECTED,
      dbg_sel_idel_dqs(2) => NLW_u_ddr2_top_0_dbg_sel_idel_dqs_2_UNCONNECTED,
      dbg_sel_idel_dqs(1) => NLW_u_ddr2_top_0_dbg_sel_idel_dqs_1_UNCONNECTED,
      dbg_sel_idel_dqs(0) => NLW_u_ddr2_top_0_dbg_sel_idel_dqs_0_UNCONNECTED,
      dbg_sel_idel_dq(5) => NLW_u_ddr2_top_0_dbg_sel_idel_dq_5_UNCONNECTED,
      dbg_sel_idel_dq(4) => NLW_u_ddr2_top_0_dbg_sel_idel_dq_4_UNCONNECTED,
      dbg_sel_idel_dq(3) => NLW_u_ddr2_top_0_dbg_sel_idel_dq_3_UNCONNECTED,
      dbg_sel_idel_dq(2) => NLW_u_ddr2_top_0_dbg_sel_idel_dq_2_UNCONNECTED,
      dbg_sel_idel_dq(1) => NLW_u_ddr2_top_0_dbg_sel_idel_dq_1_UNCONNECTED,
      dbg_sel_idel_dq(0) => NLW_u_ddr2_top_0_dbg_sel_idel_dq_0_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity MEM_IO_Verilog is
  port (
    mem_clk0 : in STD_LOGIC := 'X'; 
    ddr2_cas_n : out STD_LOGIC; 
    mem_read_enable : in STD_LOGIC := 'X'; 
    mem_clk200 : in STD_LOGIC := 'X'; 
    system_clk : in STD_LOGIC := 'X'; 
    rd_ab_fifo_data_valid : out STD_LOGIC; 
    mem_preload_done : out STD_LOGIC; 
    dmd_get_data : in STD_LOGIC := 'X'; 
    system_reset : in STD_LOGIC := 'X'; 
    rd_cd_fifo_data_valid : out STD_LOGIC; 
    mem_clk2x90 : in STD_LOGIC := 'X'; 
    ddr2_we_n : out STD_LOGIC; 
    mem_init_done : out STD_LOGIC; 
    mem_rd_fifo_reset : in STD_LOGIC := 'X'; 
    wr_valid : in STD_LOGIC := 'X'; 
    mem_get_data : out STD_LOGIC; 
    mem_clk2x : in STD_LOGIC := 'X'; 
    ddr2_ras_n : out STD_LOGIC; 
    wr_data_valid : in STD_LOGIC := 'X'; 
    pll_mem_locked : in STD_LOGIC := 'X'; 
    rd_ab_fifo_valid : out STD_LOGIC; 
    rd_cd_fifo_valid : out STD_LOGIC; 
    ddr2_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rd_pattern_id : out STD_LOGIC_VECTOR ( 14 downto 0 ); 
    ddr2_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ddr2_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_a : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
    ddr2_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    rd_cd_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
    rd_ab_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
    update_mode : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    wr_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
    num_patterns : in STD_LOGIC_VECTOR ( 14 downto 0 ) 
  );
end MEM_IO_Verilog;

architecture Structure of MEM_IO_Verilog is
  component mig_top
    port (
      ddr2_cas_n : out STD_LOGIC; 
      rd_data_valid : out STD_LOGIC; 
      app_wdf_afull : out STD_LOGIC; 
      app_wdf_wren : in STD_LOGIC := 'X'; 
      sys_rst_n : in STD_LOGIC := 'X'; 
      ddr2_we_n : out STD_LOGIC; 
      clk0 : in STD_LOGIC := 'X'; 
      rst0_tb : out STD_LOGIC; 
      app_af_wren : in STD_LOGIC := 'X'; 
      clk200 : in STD_LOGIC := 'X'; 
      clk0_tb : out STD_LOGIC; 
      ddr2_ras_n : out STD_LOGIC; 
      clk90 : in STD_LOGIC := 'X'; 
      clkdiv0 : in STD_LOGIC := 'X'; 
      locked : in STD_LOGIC := 'X'; 
      app_af_afull : out STD_LOGIC; 
      phy_init_done : out STD_LOGIC; 
      ddr2_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr2_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
      ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr2_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      ddr2_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr2_a : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
      ddr2_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      rd_data_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
      app_wdf_mask_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      app_af_addr : in STD_LOGIC_VECTOR ( 30 downto 0 ); 
      app_af_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 ) 
    );
  end component;
  component read_fifo
    port (
      rd_en : in STD_LOGIC := 'X'; 
      almost_full : out STD_LOGIC; 
      rst : in STD_LOGIC := 'X'; 
      empty : out STD_LOGIC; 
      wr_en : in STD_LOGIC := 'X'; 
      rd_clk : in STD_LOGIC := 'X'; 
      valid : out STD_LOGIC; 
      full : out STD_LOGIC; 
      prog_empty : out STD_LOGIC; 
      wr_clk : in STD_LOGIC := 'X'; 
      prog_full : out STD_LOGIC; 
      dout : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      din : in STD_LOGIC_VECTOR ( 127 downto 0 ) 
    );
  end component;
  signal Madd_rd_offset_addr_addsub0000_cy_10_rt_16107 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy_11_rt_16109 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy_12_rt_16111 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy_1_rt_16113 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy_2_rt_16115 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy_3_rt_16117 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy_4_rt_16119 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy_5_rt_16121 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy_6_rt_16123 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy_7_rt_16125 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy_8_rt_16127 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy_9_rt_16129 : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_xor_13_rt_16131 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_10_rt_16134 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_11_rt_16136 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_12_rt_16138 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_1_rt_16140 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_2_rt_16142 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_3_rt_16144 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_4_rt_16146 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_5_rt_16148 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_6_rt_16150 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_7_rt_16152 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_8_rt_16154 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_cy_9_rt_16156 : STD_LOGIC; 
  signal Madd_wr_offset_addr_addsub0000_xor_13_rt_16158 : STD_LOGIC; 
  signal Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi_16168 : STD_LOGIC; 
  signal Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi1_16169 : STD_LOGIC; 
  signal Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi2_16170 : STD_LOGIC; 
  signal Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi3_16171 : STD_LOGIC; 
  signal Mcompar_rd_pattern_id1_cmp_ge0000_lutdi_16187 : STD_LOGIC; 
  signal Mcompar_rd_pattern_id1_cmp_ge0000_lutdi1_16188 : STD_LOGIC; 
  signal Mcompar_rd_pattern_id1_cmp_ge0000_lutdi2_16189 : STD_LOGIC; 
  signal Mcompar_rd_pattern_id1_cmp_ge0000_lutdi3_16190 : STD_LOGIC; 
  signal Mcompar_rd_pattern_id1_cmp_ge0000_lutdi4_16191 : STD_LOGIC; 
  signal Mcompar_rd_pattern_id1_cmp_ge0000_lutdi5_16192 : STD_LOGIC; 
  signal Mcompar_rd_pattern_id1_cmp_ge0000_lutdi6_16193 : STD_LOGIC; 
  signal Mcompar_rd_pattern_id1_cmp_ge0000_lutdi7_16194 : STD_LOGIC; 
  signal Mcompar_write_pattern_count_cmp_ge0000_lutdi_16210 : STD_LOGIC; 
  signal Mcompar_write_pattern_count_cmp_ge0000_lutdi1_16211 : STD_LOGIC; 
  signal Mcompar_write_pattern_count_cmp_ge0000_lutdi2_16212 : STD_LOGIC; 
  signal Mcompar_write_pattern_count_cmp_ge0000_lutdi3_16213 : STD_LOGIC; 
  signal Mcompar_write_pattern_count_cmp_ge0000_lutdi4_16214 : STD_LOGIC; 
  signal Mcompar_write_pattern_count_cmp_ge0000_lutdi5_16215 : STD_LOGIC; 
  signal Mcompar_write_pattern_count_cmp_ge0000_lutdi6_16216 : STD_LOGIC; 
  signal Mcompar_write_pattern_count_cmp_ge0000_lutdi7_16217 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_10_rt_16220 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_11_rt_16222 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_12_rt_16224 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_1_rt_16226 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_2_rt_16228 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_3_rt_16230 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_4_rt_16232 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_5_rt_16234 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_6_rt_16236 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_7_rt_16238 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_8_rt_16240 : STD_LOGIC; 
  signal Mcount_rd_data_count_cy_9_rt_16242 : STD_LOGIC; 
  signal Mcount_rd_data_count_xor_13_rt_16244 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_10_rt_16247 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_11_rt_16249 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_12_rt_16251 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_13_rt_16253 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_1_rt_16255 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_2_rt_16257 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_3_rt_16259 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_4_rt_16261 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_5_rt_16263 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_6_rt_16265 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_7_rt_16267 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_8_rt_16269 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_cy_9_rt_16271 : STD_LOGIC; 
  signal Mcount_rd_pattern_id1_xor_14_rt_16273 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_10_rt_16276 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_11_rt_16278 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_12_rt_16280 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_13_rt_16282 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_1_rt_16284 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_2_rt_16286 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_3_rt_16288 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_4_rt_16290 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_5_rt_16292 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_6_rt_16294 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_7_rt_16296 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_8_rt_16298 : STD_LOGIC; 
  signal Mcount_write_pattern_count_cy_9_rt_16300 : STD_LOGIC; 
  signal Mcount_write_pattern_count_xor_14_rt_16302 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal Result_0_1 : STD_LOGIC; 
  signal Result_0_2 : STD_LOGIC; 
  signal Result_10_1 : STD_LOGIC; 
  signal Result_10_2 : STD_LOGIC; 
  signal Result_11_1 : STD_LOGIC; 
  signal Result_11_2 : STD_LOGIC; 
  signal Result_12_1 : STD_LOGIC; 
  signal Result_12_2 : STD_LOGIC; 
  signal Result_13_1 : STD_LOGIC; 
  signal Result_13_2 : STD_LOGIC; 
  signal Result_14_1 : STD_LOGIC; 
  signal Result_1_1 : STD_LOGIC; 
  signal Result_1_2 : STD_LOGIC; 
  signal Result_2_1 : STD_LOGIC; 
  signal Result_2_2 : STD_LOGIC; 
  signal Result_3_1 : STD_LOGIC; 
  signal Result_3_2 : STD_LOGIC; 
  signal Result_4_1 : STD_LOGIC; 
  signal Result_4_2 : STD_LOGIC; 
  signal Result_5_1 : STD_LOGIC; 
  signal Result_5_2 : STD_LOGIC; 
  signal Result_6_1 : STD_LOGIC; 
  signal Result_6_2 : STD_LOGIC; 
  signal Result_7_1 : STD_LOGIC; 
  signal Result_7_2 : STD_LOGIC; 
  signal Result_8_1 : STD_LOGIC; 
  signal Result_8_2 : STD_LOGIC; 
  signal Result_9_1 : STD_LOGIC; 
  signal Result_9_2 : STD_LOGIC; 
  signal app_af_addr_0_Q : STD_LOGIC; 
  signal app_af_addr_10_Q : STD_LOGIC; 
  signal app_af_addr_11_Q : STD_LOGIC; 
  signal app_af_addr_12_Q : STD_LOGIC; 
  signal app_af_addr_13_Q : STD_LOGIC; 
  signal app_af_addr_14_Q : STD_LOGIC; 
  signal app_af_addr_15_Q : STD_LOGIC; 
  signal app_af_addr_16_Q : STD_LOGIC; 
  signal app_af_addr_17_Q : STD_LOGIC; 
  signal app_af_addr_18_Q : STD_LOGIC; 
  signal app_af_addr_19_Q : STD_LOGIC; 
  signal app_af_addr_2_Q : STD_LOGIC; 
  signal app_af_addr_20_Q : STD_LOGIC; 
  signal app_af_addr_21_Q : STD_LOGIC; 
  signal app_af_addr_22_Q : STD_LOGIC; 
  signal app_af_addr_23_Q : STD_LOGIC; 
  signal app_af_addr_24_Q : STD_LOGIC; 
  signal app_af_addr_25_Q : STD_LOGIC; 
  signal app_af_addr_26_Q : STD_LOGIC; 
  signal app_af_addr_27_Q : STD_LOGIC; 
  signal app_af_addr_28_Q : STD_LOGIC; 
  signal app_af_addr_29_Q : STD_LOGIC; 
  signal app_af_addr_3_Q : STD_LOGIC; 
  signal app_af_addr_30_Q : STD_LOGIC; 
  signal app_af_addr_4_Q : STD_LOGIC; 
  signal app_af_addr_5_Q : STD_LOGIC; 
  signal app_af_addr_6_Q : STD_LOGIC; 
  signal app_af_addr_7_Q : STD_LOGIC; 
  signal app_af_addr_8_Q : STD_LOGIC; 
  signal app_af_addr_9_Q : STD_LOGIC; 
  signal app_af_afull : STD_LOGIC; 
  signal app_af_cmd_0_rstpot_16424 : STD_LOGIC; 
  signal app_af_cmd_mux0000_2_1_16425 : STD_LOGIC; 
  signal app_af_wren_16426 : STD_LOGIC; 
  signal app_af_wren_cmp_gt00001_16427 : STD_LOGIC; 
  signal app_af_wren_cmp_gt00002119_16428 : STD_LOGIC; 
  signal app_af_wren_cmp_gt0000213_16429 : STD_LOGIC; 
  signal app_af_wren_cmp_gt0000234_16430 : STD_LOGIC; 
  signal app_af_wren_cmp_gt0000255_16431 : STD_LOGIC; 
  signal app_af_wren_cmp_gt000028_16432 : STD_LOGIC; 
  signal app_af_wren_cmp_gt0000283_16433 : STD_LOGIC; 
  signal app_af_wren_cmp_gt00003 : STD_LOGIC; 
  signal app_af_wren_rstpot_16435 : STD_LOGIC; 
  signal app_wdf_afull : STD_LOGIC; 
  signal app_wdf_mask_data : STD_LOGIC; 
  signal app_wdf_wren_16694 : STD_LOGIC; 
  signal app_wdf_wren_cmp_lt0000 : STD_LOGIC; 
  signal app_wdf_wren_rstpot_16696 : STD_LOGIC; 
  signal burst_indicator_16697 : STD_LOGIC; 
  signal burst_indicator_rstpot_16698 : STD_LOGIC; 
  signal current_state_FSM_FFd1_16699 : STD_LOGIC; 
  signal current_state_FSM_FFd1_In_16700 : STD_LOGIC; 
  signal current_state_FSM_FFd2_16701 : STD_LOGIC; 
  signal current_state_FSM_FFd2_In : STD_LOGIC; 
  signal NlwRenamedSig_OI_mem_get_data1 : STD_LOGIC; 
  signal mem_get_data1_rstpot_16832 : STD_LOGIC; 
  signal NlwRenamedSig_OI_mem_init_done : STD_LOGIC; 
  signal mem_preload_done1_16835 : STD_LOGIC; 
  signal mem_preload_done1_rstpot_16836 : STD_LOGIC; 
  signal mem_preload_done_1q_16837 : STD_LOGIC; 
  signal mem_preload_done_2q_16838 : STD_LOGIC; 
  signal mem_preload_done_3q_16839 : STD_LOGIC; 
  signal mem_read_enable_q1_16841 : STD_LOGIC; 
  signal mem_read_enable_q2_16842 : STD_LOGIC; 
  signal mem_read_enable_q3_16843 : STD_LOGIC; 
  signal mem_read_enable_q4_16844 : STD_LOGIC; 
  signal pattern_read_done1_16860 : STD_LOGIC; 
  signal pattern_read_done1_mux0000_16861 : STD_LOGIC; 
  signal pattern_read_done_q1_16862 : STD_LOGIC; 
  signal rd_ab_fifo_afull : STD_LOGIC; 
  signal rd_ab_fifo_empty : STD_LOGIC; 
  signal rd_ab_fifo_wren_16996 : STD_LOGIC; 
  signal rd_cd_fifo_afull : STD_LOGIC; 
  signal rd_data_count_or0000 : STD_LOGIC; 
  signal rd_data_fifo_out_1q_cmp_ge0000 : STD_LOGIC; 
  signal rd_data_fifo_out_1q_or0000 : STD_LOGIC; 
  signal rd_data_fifo_out_1q_or00002_17400 : STD_LOGIC; 
  signal rd_data_fifo_out_1q_or000041_17401 : STD_LOGIC; 
  signal rd_data_fifo_out_1q_or000094_17402 : STD_LOGIC; 
  signal rd_data_valid : STD_LOGIC; 
  signal rd_pattern_id1_and0000 : STD_LOGIC; 
  signal rd_pattern_id1_cmp_ge0000 : STD_LOGIC; 
  signal rd_pattern_id1_or0000 : STD_LOGIC; 
  signal rst0 : STD_LOGIC; 
  signal system_reset_n : STD_LOGIC; 
  signal write_pattern_count_cmp_ge0000 : STD_LOGIC; 
  signal write_pattern_count_not0001 : STD_LOGIC; 
  signal NLW_u_mig_top_clk0_tb_UNCONNECTED : STD_LOGIC; 
  signal NLW_rd_ab_fifo_almost_full_UNCONNECTED : STD_LOGIC; 
  signal NLW_rd_ab_fifo_empty_UNCONNECTED : STD_LOGIC; 
  signal NLW_rd_ab_fifo_full_UNCONNECTED : STD_LOGIC; 
  signal NLW_rd_cd_fifo_almost_full_UNCONNECTED : STD_LOGIC; 
  signal NLW_rd_cd_fifo_empty_UNCONNECTED : STD_LOGIC; 
  signal NLW_rd_cd_fifo_full_UNCONNECTED : STD_LOGIC; 
  signal NLW_rd_cd_fifo_prog_empty_UNCONNECTED : STD_LOGIC; 
  signal Madd_rd_offset_addr_addsub0000_cy : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal Madd_rd_offset_addr_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Madd_wr_offset_addr_addsub0000_cy : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal Madd_wr_offset_addr_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_rd_pattern_id1_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Mcompar_rd_pattern_id1_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Mcompar_write_pattern_count_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Mcompar_write_pattern_count_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Mcount_rd_data_count_cy : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal Mcount_rd_data_count_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_rd_pattern_id1_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal Mcount_rd_pattern_id1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_write_pattern_count_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal Mcount_write_pattern_count_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Result : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal app_af_addr_mux0000 : STD_LOGIC_VECTOR ( 28 downto 0 ); 
  signal app_af_cmd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal app_wdf_data : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal app_wdf_data_mux0000 : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal data_count : STD_LOGIC_VECTOR ( 11 downto 7 ); 
  signal rd_data_count : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal rd_data_fifo_out : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal rd_data_fifo_out_1q : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal rd_offset_addr : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal rd_offset_addr_addsub0000 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal rd_offset_addr_mux0000 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal NlwRenamedSig_OI_rd_pattern_id1 : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal wr_offset_addr : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal wr_offset_addr_addsub0000 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal wr_offset_addr_mux0000 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal write_pattern_count : STD_LOGIC_VECTOR ( 14 downto 0 ); 
begin
  mem_init_done <= NlwRenamedSig_OI_mem_init_done;
  mem_get_data <= NlwRenamedSig_OI_mem_get_data1;
  rd_pattern_id(14) <= NlwRenamedSig_OI_rd_pattern_id1(14);
  rd_pattern_id(13) <= NlwRenamedSig_OI_rd_pattern_id1(13);
  rd_pattern_id(12) <= NlwRenamedSig_OI_rd_pattern_id1(12);
  rd_pattern_id(11) <= NlwRenamedSig_OI_rd_pattern_id1(11);
  rd_pattern_id(10) <= NlwRenamedSig_OI_rd_pattern_id1(10);
  rd_pattern_id(9) <= NlwRenamedSig_OI_rd_pattern_id1(9);
  rd_pattern_id(8) <= NlwRenamedSig_OI_rd_pattern_id1(8);
  rd_pattern_id(7) <= NlwRenamedSig_OI_rd_pattern_id1(7);
  rd_pattern_id(6) <= NlwRenamedSig_OI_rd_pattern_id1(6);
  rd_pattern_id(5) <= NlwRenamedSig_OI_rd_pattern_id1(5);
  rd_pattern_id(4) <= NlwRenamedSig_OI_rd_pattern_id1(4);
  rd_pattern_id(3) <= NlwRenamedSig_OI_rd_pattern_id1(3);
  rd_pattern_id(2) <= NlwRenamedSig_OI_rd_pattern_id1(2);
  rd_pattern_id(1) <= NlwRenamedSig_OI_rd_pattern_id1(1);
  rd_pattern_id(0) <= NlwRenamedSig_OI_rd_pattern_id1(0);
  XST_GND : GND
    port map (
      G => app_af_addr_0_Q
    );
  XST_VCC : VCC
    port map (
      P => app_wdf_mask_data
    );
  mem_read_enable_q1 : FDR
    port map (
      C => system_clk,
      D => mem_read_enable,
      R => system_reset,
      Q => mem_read_enable_q1_16841
    );
  app_wdf_data_0 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(127),
      R => rst0,
      Q => app_wdf_data(0)
    );
  app_wdf_data_1 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(126),
      R => rst0,
      Q => app_wdf_data(1)
    );
  app_wdf_data_2 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(125),
      R => rst0,
      Q => app_wdf_data(2)
    );
  app_wdf_data_3 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(124),
      R => rst0,
      Q => app_wdf_data(3)
    );
  app_wdf_data_4 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(123),
      R => rst0,
      Q => app_wdf_data(4)
    );
  app_wdf_data_5 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(122),
      R => rst0,
      Q => app_wdf_data(5)
    );
  app_wdf_data_6 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(121),
      R => rst0,
      Q => app_wdf_data(6)
    );
  app_wdf_data_7 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(120),
      R => rst0,
      Q => app_wdf_data(7)
    );
  app_wdf_data_8 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(119),
      R => rst0,
      Q => app_wdf_data(8)
    );
  app_wdf_data_9 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(118),
      R => rst0,
      Q => app_wdf_data(9)
    );
  app_wdf_data_10 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(117),
      R => rst0,
      Q => app_wdf_data(10)
    );
  app_wdf_data_11 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(116),
      R => rst0,
      Q => app_wdf_data(11)
    );
  app_wdf_data_12 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(115),
      R => rst0,
      Q => app_wdf_data(12)
    );
  app_wdf_data_13 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(114),
      R => rst0,
      Q => app_wdf_data(13)
    );
  app_wdf_data_14 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(113),
      R => rst0,
      Q => app_wdf_data(14)
    );
  app_wdf_data_15 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(112),
      R => rst0,
      Q => app_wdf_data(15)
    );
  app_wdf_data_16 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(111),
      R => rst0,
      Q => app_wdf_data(16)
    );
  app_wdf_data_17 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(110),
      R => rst0,
      Q => app_wdf_data(17)
    );
  app_wdf_data_18 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(109),
      R => rst0,
      Q => app_wdf_data(18)
    );
  app_wdf_data_19 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(108),
      R => rst0,
      Q => app_wdf_data(19)
    );
  app_wdf_data_20 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(107),
      R => rst0,
      Q => app_wdf_data(20)
    );
  app_wdf_data_21 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(106),
      R => rst0,
      Q => app_wdf_data(21)
    );
  app_wdf_data_22 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(105),
      R => rst0,
      Q => app_wdf_data(22)
    );
  app_wdf_data_23 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(104),
      R => rst0,
      Q => app_wdf_data(23)
    );
  app_wdf_data_24 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(103),
      R => rst0,
      Q => app_wdf_data(24)
    );
  app_wdf_data_25 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(102),
      R => rst0,
      Q => app_wdf_data(25)
    );
  app_wdf_data_26 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(101),
      R => rst0,
      Q => app_wdf_data(26)
    );
  app_wdf_data_27 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(100),
      R => rst0,
      Q => app_wdf_data(27)
    );
  app_wdf_data_28 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(99),
      R => rst0,
      Q => app_wdf_data(28)
    );
  app_wdf_data_29 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(98),
      R => rst0,
      Q => app_wdf_data(29)
    );
  app_wdf_data_30 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(97),
      R => rst0,
      Q => app_wdf_data(30)
    );
  app_wdf_data_31 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(96),
      R => rst0,
      Q => app_wdf_data(31)
    );
  app_wdf_data_32 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(95),
      R => rst0,
      Q => app_wdf_data(32)
    );
  app_wdf_data_33 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(94),
      R => rst0,
      Q => app_wdf_data(33)
    );
  app_wdf_data_34 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(93),
      R => rst0,
      Q => app_wdf_data(34)
    );
  app_wdf_data_35 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(92),
      R => rst0,
      Q => app_wdf_data(35)
    );
  app_wdf_data_36 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(91),
      R => rst0,
      Q => app_wdf_data(36)
    );
  app_wdf_data_37 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(90),
      R => rst0,
      Q => app_wdf_data(37)
    );
  app_wdf_data_38 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(89),
      R => rst0,
      Q => app_wdf_data(38)
    );
  app_wdf_data_39 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(88),
      R => rst0,
      Q => app_wdf_data(39)
    );
  app_wdf_data_40 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(87),
      R => rst0,
      Q => app_wdf_data(40)
    );
  app_wdf_data_41 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(86),
      R => rst0,
      Q => app_wdf_data(41)
    );
  app_wdf_data_42 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(85),
      R => rst0,
      Q => app_wdf_data(42)
    );
  app_wdf_data_43 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(84),
      R => rst0,
      Q => app_wdf_data(43)
    );
  app_wdf_data_44 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(83),
      R => rst0,
      Q => app_wdf_data(44)
    );
  app_wdf_data_45 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(82),
      R => rst0,
      Q => app_wdf_data(45)
    );
  app_wdf_data_46 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(81),
      R => rst0,
      Q => app_wdf_data(46)
    );
  app_wdf_data_47 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(80),
      R => rst0,
      Q => app_wdf_data(47)
    );
  app_wdf_data_48 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(79),
      R => rst0,
      Q => app_wdf_data(48)
    );
  app_wdf_data_49 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(78),
      R => rst0,
      Q => app_wdf_data(49)
    );
  app_wdf_data_50 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(77),
      R => rst0,
      Q => app_wdf_data(50)
    );
  app_wdf_data_51 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(76),
      R => rst0,
      Q => app_wdf_data(51)
    );
  app_wdf_data_52 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(75),
      R => rst0,
      Q => app_wdf_data(52)
    );
  app_wdf_data_53 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(74),
      R => rst0,
      Q => app_wdf_data(53)
    );
  app_wdf_data_54 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(73),
      R => rst0,
      Q => app_wdf_data(54)
    );
  app_wdf_data_55 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(72),
      R => rst0,
      Q => app_wdf_data(55)
    );
  app_wdf_data_56 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(71),
      R => rst0,
      Q => app_wdf_data(56)
    );
  app_wdf_data_57 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(70),
      R => rst0,
      Q => app_wdf_data(57)
    );
  app_wdf_data_58 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(69),
      R => rst0,
      Q => app_wdf_data(58)
    );
  app_wdf_data_59 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(68),
      R => rst0,
      Q => app_wdf_data(59)
    );
  app_wdf_data_60 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(67),
      R => rst0,
      Q => app_wdf_data(60)
    );
  app_wdf_data_61 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(66),
      R => rst0,
      Q => app_wdf_data(61)
    );
  app_wdf_data_62 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(65),
      R => rst0,
      Q => app_wdf_data(62)
    );
  app_wdf_data_63 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(64),
      R => rst0,
      Q => app_wdf_data(63)
    );
  app_wdf_data_64 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(63),
      R => rst0,
      Q => app_wdf_data(64)
    );
  app_wdf_data_65 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(62),
      R => rst0,
      Q => app_wdf_data(65)
    );
  app_wdf_data_66 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(61),
      R => rst0,
      Q => app_wdf_data(66)
    );
  app_wdf_data_67 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(60),
      R => rst0,
      Q => app_wdf_data(67)
    );
  app_wdf_data_68 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(59),
      R => rst0,
      Q => app_wdf_data(68)
    );
  app_wdf_data_69 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(58),
      R => rst0,
      Q => app_wdf_data(69)
    );
  app_wdf_data_70 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(57),
      R => rst0,
      Q => app_wdf_data(70)
    );
  app_wdf_data_71 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(56),
      R => rst0,
      Q => app_wdf_data(71)
    );
  app_wdf_data_72 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(55),
      R => rst0,
      Q => app_wdf_data(72)
    );
  app_wdf_data_73 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(54),
      R => rst0,
      Q => app_wdf_data(73)
    );
  app_wdf_data_74 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(53),
      R => rst0,
      Q => app_wdf_data(74)
    );
  app_wdf_data_75 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(52),
      R => rst0,
      Q => app_wdf_data(75)
    );
  app_wdf_data_76 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(51),
      R => rst0,
      Q => app_wdf_data(76)
    );
  app_wdf_data_77 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(50),
      R => rst0,
      Q => app_wdf_data(77)
    );
  app_wdf_data_78 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(49),
      R => rst0,
      Q => app_wdf_data(78)
    );
  app_wdf_data_79 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(48),
      R => rst0,
      Q => app_wdf_data(79)
    );
  app_wdf_data_80 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(47),
      R => rst0,
      Q => app_wdf_data(80)
    );
  app_wdf_data_81 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(46),
      R => rst0,
      Q => app_wdf_data(81)
    );
  app_wdf_data_82 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(45),
      R => rst0,
      Q => app_wdf_data(82)
    );
  app_wdf_data_83 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(44),
      R => rst0,
      Q => app_wdf_data(83)
    );
  app_wdf_data_84 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(43),
      R => rst0,
      Q => app_wdf_data(84)
    );
  app_wdf_data_85 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(42),
      R => rst0,
      Q => app_wdf_data(85)
    );
  app_wdf_data_86 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(41),
      R => rst0,
      Q => app_wdf_data(86)
    );
  app_wdf_data_87 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(40),
      R => rst0,
      Q => app_wdf_data(87)
    );
  app_wdf_data_88 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(39),
      R => rst0,
      Q => app_wdf_data(88)
    );
  app_wdf_data_89 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(38),
      R => rst0,
      Q => app_wdf_data(89)
    );
  app_wdf_data_90 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(37),
      R => rst0,
      Q => app_wdf_data(90)
    );
  app_wdf_data_91 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(36),
      R => rst0,
      Q => app_wdf_data(91)
    );
  app_wdf_data_92 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(35),
      R => rst0,
      Q => app_wdf_data(92)
    );
  app_wdf_data_93 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(34),
      R => rst0,
      Q => app_wdf_data(93)
    );
  app_wdf_data_94 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(33),
      R => rst0,
      Q => app_wdf_data(94)
    );
  app_wdf_data_95 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(32),
      R => rst0,
      Q => app_wdf_data(95)
    );
  app_wdf_data_96 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(31),
      R => rst0,
      Q => app_wdf_data(96)
    );
  app_wdf_data_97 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(30),
      R => rst0,
      Q => app_wdf_data(97)
    );
  app_wdf_data_98 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(29),
      R => rst0,
      Q => app_wdf_data(98)
    );
  app_wdf_data_99 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(28),
      R => rst0,
      Q => app_wdf_data(99)
    );
  app_wdf_data_100 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(27),
      R => rst0,
      Q => app_wdf_data(100)
    );
  app_wdf_data_101 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(26),
      R => rst0,
      Q => app_wdf_data(101)
    );
  app_wdf_data_102 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(25),
      R => rst0,
      Q => app_wdf_data(102)
    );
  app_wdf_data_103 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(24),
      R => rst0,
      Q => app_wdf_data(103)
    );
  app_wdf_data_104 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(23),
      R => rst0,
      Q => app_wdf_data(104)
    );
  app_wdf_data_105 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(22),
      R => rst0,
      Q => app_wdf_data(105)
    );
  app_wdf_data_106 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(21),
      R => rst0,
      Q => app_wdf_data(106)
    );
  app_wdf_data_107 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(20),
      R => rst0,
      Q => app_wdf_data(107)
    );
  app_wdf_data_108 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(19),
      R => rst0,
      Q => app_wdf_data(108)
    );
  app_wdf_data_109 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(18),
      R => rst0,
      Q => app_wdf_data(109)
    );
  app_wdf_data_110 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(17),
      R => rst0,
      Q => app_wdf_data(110)
    );
  app_wdf_data_111 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(16),
      R => rst0,
      Q => app_wdf_data(111)
    );
  app_wdf_data_112 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(15),
      R => rst0,
      Q => app_wdf_data(112)
    );
  app_wdf_data_113 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(14),
      R => rst0,
      Q => app_wdf_data(113)
    );
  app_wdf_data_114 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(13),
      R => rst0,
      Q => app_wdf_data(114)
    );
  app_wdf_data_115 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(12),
      R => rst0,
      Q => app_wdf_data(115)
    );
  app_wdf_data_116 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(11),
      R => rst0,
      Q => app_wdf_data(116)
    );
  app_wdf_data_117 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(10),
      R => rst0,
      Q => app_wdf_data(117)
    );
  app_wdf_data_118 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(9),
      R => rst0,
      Q => app_wdf_data(118)
    );
  app_wdf_data_119 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(8),
      R => rst0,
      Q => app_wdf_data(119)
    );
  app_wdf_data_120 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(7),
      R => rst0,
      Q => app_wdf_data(120)
    );
  app_wdf_data_121 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(6),
      R => rst0,
      Q => app_wdf_data(121)
    );
  app_wdf_data_122 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(5),
      R => rst0,
      Q => app_wdf_data(122)
    );
  app_wdf_data_123 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(4),
      R => rst0,
      Q => app_wdf_data(123)
    );
  app_wdf_data_124 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(3),
      R => rst0,
      Q => app_wdf_data(124)
    );
  app_wdf_data_125 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(2),
      R => rst0,
      Q => app_wdf_data(125)
    );
  app_wdf_data_126 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(1),
      R => rst0,
      Q => app_wdf_data(126)
    );
  app_wdf_data_127 : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_data_mux0000(0),
      R => rst0,
      Q => app_wdf_data(127)
    );
  app_af_addr_2 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(28),
      R => rst0,
      Q => app_af_addr_2_Q
    );
  app_af_addr_3 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(27),
      R => rst0,
      Q => app_af_addr_3_Q
    );
  app_af_addr_4 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(26),
      R => rst0,
      Q => app_af_addr_4_Q
    );
  app_af_addr_5 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(25),
      R => rst0,
      Q => app_af_addr_5_Q
    );
  app_af_addr_6 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(24),
      R => rst0,
      Q => app_af_addr_6_Q
    );
  app_af_addr_7 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(23),
      R => rst0,
      Q => app_af_addr_7_Q
    );
  app_af_addr_8 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(22),
      R => rst0,
      Q => app_af_addr_8_Q
    );
  app_af_addr_9 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(21),
      R => rst0,
      Q => app_af_addr_9_Q
    );
  app_af_addr_10 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(20),
      R => rst0,
      Q => app_af_addr_10_Q
    );
  app_af_addr_11 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(19),
      R => rst0,
      Q => app_af_addr_11_Q
    );
  app_af_addr_12 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(18),
      R => rst0,
      Q => app_af_addr_12_Q
    );
  app_af_addr_13 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(17),
      R => rst0,
      Q => app_af_addr_13_Q
    );
  app_af_addr_14 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(16),
      R => rst0,
      Q => app_af_addr_14_Q
    );
  app_af_addr_15 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(15),
      R => rst0,
      Q => app_af_addr_15_Q
    );
  app_af_addr_16 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(14),
      R => rst0,
      Q => app_af_addr_16_Q
    );
  app_af_addr_17 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(13),
      R => rst0,
      Q => app_af_addr_17_Q
    );
  app_af_addr_18 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(12),
      R => rst0,
      Q => app_af_addr_18_Q
    );
  app_af_addr_19 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(11),
      R => rst0,
      Q => app_af_addr_19_Q
    );
  app_af_addr_20 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(10),
      R => rst0,
      Q => app_af_addr_20_Q
    );
  app_af_addr_21 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(9),
      R => rst0,
      Q => app_af_addr_21_Q
    );
  app_af_addr_22 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(8),
      R => rst0,
      Q => app_af_addr_22_Q
    );
  app_af_addr_23 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(7),
      R => rst0,
      Q => app_af_addr_23_Q
    );
  app_af_addr_24 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(6),
      R => rst0,
      Q => app_af_addr_24_Q
    );
  app_af_addr_25 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(5),
      R => rst0,
      Q => app_af_addr_25_Q
    );
  app_af_addr_26 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(4),
      R => rst0,
      Q => app_af_addr_26_Q
    );
  app_af_addr_27 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(3),
      R => rst0,
      Q => app_af_addr_27_Q
    );
  app_af_addr_28 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(2),
      R => rst0,
      Q => app_af_addr_28_Q
    );
  app_af_addr_29 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(1),
      R => rst0,
      Q => app_af_addr_29_Q
    );
  app_af_addr_30 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_addr_mux0000(0),
      R => rst0,
      Q => app_af_addr_30_Q
    );
  rd_ab_fifo_wren : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_mask_data,
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_ab_fifo_wren_16996
    );
  mem_read_enable_q2 : FDR
    port map (
      C => mem_clk2x,
      D => mem_read_enable_q1_16841,
      R => rst0,
      Q => mem_read_enable_q2_16842
    );
  wr_offset_addr_0 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(13),
      R => rst0,
      Q => wr_offset_addr(0)
    );
  wr_offset_addr_1 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(12),
      R => rst0,
      Q => wr_offset_addr(1)
    );
  wr_offset_addr_2 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(11),
      R => rst0,
      Q => wr_offset_addr(2)
    );
  wr_offset_addr_3 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(10),
      R => rst0,
      Q => wr_offset_addr(3)
    );
  wr_offset_addr_4 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(9),
      R => rst0,
      Q => wr_offset_addr(4)
    );
  wr_offset_addr_5 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(8),
      R => rst0,
      Q => wr_offset_addr(5)
    );
  wr_offset_addr_6 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(7),
      R => rst0,
      Q => wr_offset_addr(6)
    );
  wr_offset_addr_7 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(6),
      R => rst0,
      Q => wr_offset_addr(7)
    );
  wr_offset_addr_8 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(5),
      R => rst0,
      Q => wr_offset_addr(8)
    );
  wr_offset_addr_9 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(4),
      R => rst0,
      Q => wr_offset_addr(9)
    );
  wr_offset_addr_10 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(3),
      R => rst0,
      Q => wr_offset_addr(10)
    );
  wr_offset_addr_11 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(2),
      R => rst0,
      Q => wr_offset_addr(11)
    );
  wr_offset_addr_12 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(1),
      R => rst0,
      Q => wr_offset_addr(12)
    );
  wr_offset_addr_13 : FDR
    port map (
      C => mem_clk2x,
      D => wr_offset_addr_mux0000(0),
      R => rst0,
      Q => wr_offset_addr(13)
    );
  rd_offset_addr_0 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(13),
      R => rst0,
      Q => rd_offset_addr(0)
    );
  rd_offset_addr_1 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(12),
      R => rst0,
      Q => rd_offset_addr(1)
    );
  rd_offset_addr_2 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(11),
      R => rst0,
      Q => rd_offset_addr(2)
    );
  rd_offset_addr_3 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(10),
      R => rst0,
      Q => rd_offset_addr(3)
    );
  rd_offset_addr_4 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(9),
      R => rst0,
      Q => rd_offset_addr(4)
    );
  rd_offset_addr_5 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(8),
      R => rst0,
      Q => rd_offset_addr(5)
    );
  rd_offset_addr_6 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(7),
      R => rst0,
      Q => rd_offset_addr(6)
    );
  rd_offset_addr_7 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(6),
      R => rst0,
      Q => rd_offset_addr(7)
    );
  rd_offset_addr_8 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(5),
      R => rst0,
      Q => rd_offset_addr(8)
    );
  rd_offset_addr_9 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(4),
      R => rst0,
      Q => rd_offset_addr(9)
    );
  rd_offset_addr_10 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(3),
      R => rst0,
      Q => rd_offset_addr(10)
    );
  rd_offset_addr_11 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(2),
      R => rst0,
      Q => rd_offset_addr(11)
    );
  rd_offset_addr_12 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(1),
      R => rst0,
      Q => rd_offset_addr(12)
    );
  rd_offset_addr_13 : FDR
    port map (
      C => mem_clk2x,
      D => rd_offset_addr_mux0000(0),
      R => rst0,
      Q => rd_offset_addr(13)
    );
  pattern_read_done1 : FDR
    port map (
      C => mem_clk2x,
      D => pattern_read_done1_mux0000_16861,
      R => rst0,
      Q => pattern_read_done1_16860
    );
  rd_data_fifo_out_1q_0 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(0),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(0)
    );
  rd_data_fifo_out_1q_1 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(1),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(1)
    );
  rd_data_fifo_out_1q_2 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(2),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(2)
    );
  rd_data_fifo_out_1q_3 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(3),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(3)
    );
  rd_data_fifo_out_1q_4 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(4),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(4)
    );
  rd_data_fifo_out_1q_5 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(5),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(5)
    );
  rd_data_fifo_out_1q_6 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(6),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(6)
    );
  rd_data_fifo_out_1q_7 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(7),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(7)
    );
  rd_data_fifo_out_1q_8 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(8),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(8)
    );
  rd_data_fifo_out_1q_9 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(9),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(9)
    );
  rd_data_fifo_out_1q_10 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(10),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(10)
    );
  rd_data_fifo_out_1q_11 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(11),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(11)
    );
  rd_data_fifo_out_1q_12 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(12),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(12)
    );
  rd_data_fifo_out_1q_13 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(13),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(13)
    );
  rd_data_fifo_out_1q_14 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(14),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(14)
    );
  rd_data_fifo_out_1q_15 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(15),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(15)
    );
  rd_data_fifo_out_1q_16 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(16),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(16)
    );
  rd_data_fifo_out_1q_17 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(17),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(17)
    );
  rd_data_fifo_out_1q_18 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(18),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(18)
    );
  rd_data_fifo_out_1q_19 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(19),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(19)
    );
  rd_data_fifo_out_1q_20 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(20),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(20)
    );
  rd_data_fifo_out_1q_21 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(21),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(21)
    );
  rd_data_fifo_out_1q_22 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(22),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(22)
    );
  rd_data_fifo_out_1q_23 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(23),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(23)
    );
  rd_data_fifo_out_1q_24 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(24),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(24)
    );
  rd_data_fifo_out_1q_25 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(25),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(25)
    );
  rd_data_fifo_out_1q_26 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(26),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(26)
    );
  rd_data_fifo_out_1q_27 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(27),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(27)
    );
  rd_data_fifo_out_1q_28 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(28),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(28)
    );
  rd_data_fifo_out_1q_29 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(29),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(29)
    );
  rd_data_fifo_out_1q_30 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(30),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(30)
    );
  rd_data_fifo_out_1q_31 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(31),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(31)
    );
  rd_data_fifo_out_1q_32 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(32),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(32)
    );
  rd_data_fifo_out_1q_33 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(33),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(33)
    );
  rd_data_fifo_out_1q_34 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(34),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(34)
    );
  rd_data_fifo_out_1q_35 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(35),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(35)
    );
  rd_data_fifo_out_1q_36 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(36),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(36)
    );
  rd_data_fifo_out_1q_37 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(37),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(37)
    );
  rd_data_fifo_out_1q_38 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(38),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(38)
    );
  rd_data_fifo_out_1q_39 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(39),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(39)
    );
  rd_data_fifo_out_1q_40 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(40),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(40)
    );
  rd_data_fifo_out_1q_41 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(41),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(41)
    );
  rd_data_fifo_out_1q_42 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(42),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(42)
    );
  rd_data_fifo_out_1q_43 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(43),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(43)
    );
  rd_data_fifo_out_1q_44 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(44),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(44)
    );
  rd_data_fifo_out_1q_45 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(45),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(45)
    );
  rd_data_fifo_out_1q_46 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(46),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(46)
    );
  rd_data_fifo_out_1q_47 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(47),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(47)
    );
  rd_data_fifo_out_1q_48 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(48),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(48)
    );
  rd_data_fifo_out_1q_49 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(49),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(49)
    );
  rd_data_fifo_out_1q_50 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(50),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(50)
    );
  rd_data_fifo_out_1q_51 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(51),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(51)
    );
  rd_data_fifo_out_1q_52 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(52),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(52)
    );
  rd_data_fifo_out_1q_53 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(53),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(53)
    );
  rd_data_fifo_out_1q_54 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(54),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(54)
    );
  rd_data_fifo_out_1q_55 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(55),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(55)
    );
  rd_data_fifo_out_1q_56 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(56),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(56)
    );
  rd_data_fifo_out_1q_57 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(57),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(57)
    );
  rd_data_fifo_out_1q_58 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(58),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(58)
    );
  rd_data_fifo_out_1q_59 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(59),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(59)
    );
  rd_data_fifo_out_1q_60 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(60),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(60)
    );
  rd_data_fifo_out_1q_61 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(61),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(61)
    );
  rd_data_fifo_out_1q_62 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(62),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(62)
    );
  rd_data_fifo_out_1q_63 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(63),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(63)
    );
  rd_data_fifo_out_1q_64 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(64),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(64)
    );
  rd_data_fifo_out_1q_65 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(65),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(65)
    );
  rd_data_fifo_out_1q_66 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(66),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(66)
    );
  rd_data_fifo_out_1q_67 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(67),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(67)
    );
  rd_data_fifo_out_1q_68 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(68),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(68)
    );
  rd_data_fifo_out_1q_69 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(69),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(69)
    );
  rd_data_fifo_out_1q_70 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(70),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(70)
    );
  rd_data_fifo_out_1q_71 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(71),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(71)
    );
  rd_data_fifo_out_1q_72 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(72),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(72)
    );
  rd_data_fifo_out_1q_73 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(73),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(73)
    );
  rd_data_fifo_out_1q_74 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(74),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(74)
    );
  rd_data_fifo_out_1q_75 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(75),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(75)
    );
  rd_data_fifo_out_1q_76 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(76),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(76)
    );
  rd_data_fifo_out_1q_77 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(77),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(77)
    );
  rd_data_fifo_out_1q_78 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(78),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(78)
    );
  rd_data_fifo_out_1q_79 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(79),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(79)
    );
  rd_data_fifo_out_1q_80 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(80),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(80)
    );
  rd_data_fifo_out_1q_81 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(81),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(81)
    );
  rd_data_fifo_out_1q_82 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(82),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(82)
    );
  rd_data_fifo_out_1q_83 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(83),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(83)
    );
  rd_data_fifo_out_1q_84 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(84),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(84)
    );
  rd_data_fifo_out_1q_85 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(85),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(85)
    );
  rd_data_fifo_out_1q_86 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(86),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(86)
    );
  rd_data_fifo_out_1q_87 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(87),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(87)
    );
  rd_data_fifo_out_1q_88 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(88),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(88)
    );
  rd_data_fifo_out_1q_89 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(89),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(89)
    );
  rd_data_fifo_out_1q_90 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(90),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(90)
    );
  rd_data_fifo_out_1q_91 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(91),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(91)
    );
  rd_data_fifo_out_1q_92 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(92),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(92)
    );
  rd_data_fifo_out_1q_93 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(93),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(93)
    );
  rd_data_fifo_out_1q_94 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(94),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(94)
    );
  rd_data_fifo_out_1q_95 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(95),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(95)
    );
  rd_data_fifo_out_1q_96 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(96),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(96)
    );
  rd_data_fifo_out_1q_97 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(97),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(97)
    );
  rd_data_fifo_out_1q_98 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(98),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(98)
    );
  rd_data_fifo_out_1q_99 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(99),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(99)
    );
  rd_data_fifo_out_1q_100 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(100),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(100)
    );
  rd_data_fifo_out_1q_101 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(101),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(101)
    );
  rd_data_fifo_out_1q_102 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(102),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(102)
    );
  rd_data_fifo_out_1q_103 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(103),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(103)
    );
  rd_data_fifo_out_1q_104 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(104),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(104)
    );
  rd_data_fifo_out_1q_105 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(105),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(105)
    );
  rd_data_fifo_out_1q_106 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(106),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(106)
    );
  rd_data_fifo_out_1q_107 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(107),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(107)
    );
  rd_data_fifo_out_1q_108 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(108),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(108)
    );
  rd_data_fifo_out_1q_109 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(109),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(109)
    );
  rd_data_fifo_out_1q_110 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(110),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(110)
    );
  rd_data_fifo_out_1q_111 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(111),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(111)
    );
  rd_data_fifo_out_1q_112 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(112),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(112)
    );
  rd_data_fifo_out_1q_113 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(113),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(113)
    );
  rd_data_fifo_out_1q_114 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(114),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(114)
    );
  rd_data_fifo_out_1q_115 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(115),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(115)
    );
  rd_data_fifo_out_1q_116 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(116),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(116)
    );
  rd_data_fifo_out_1q_117 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(117),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(117)
    );
  rd_data_fifo_out_1q_118 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(118),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(118)
    );
  rd_data_fifo_out_1q_119 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(119),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(119)
    );
  rd_data_fifo_out_1q_120 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(120),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(120)
    );
  rd_data_fifo_out_1q_121 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(121),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(121)
    );
  rd_data_fifo_out_1q_122 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(122),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(122)
    );
  rd_data_fifo_out_1q_123 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(123),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(123)
    );
  rd_data_fifo_out_1q_124 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(124),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(124)
    );
  rd_data_fifo_out_1q_125 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(125),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(125)
    );
  rd_data_fifo_out_1q_126 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(126),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(126)
    );
  rd_data_fifo_out_1q_127 : FDR
    port map (
      C => mem_clk2x,
      D => rd_data_fifo_out(127),
      R => rd_data_fifo_out_1q_or0000,
      Q => rd_data_fifo_out_1q(127)
    );
  mem_read_enable_q3 : FDR
    port map (
      C => mem_clk2x,
      D => mem_read_enable_q2_16842,
      R => rst0,
      Q => mem_read_enable_q3_16843
    );
  pattern_read_done_q1 : FDR
    port map (
      C => mem_clk2x,
      D => pattern_read_done1_16860,
      R => rst0,
      Q => pattern_read_done_q1_16862
    );
  mem_preload_done_3q : FDR
    port map (
      C => mem_clk2x,
      D => mem_preload_done1_16835,
      R => rst0,
      Q => mem_preload_done_3q_16839
    );
  mem_read_enable_q4 : FDR
    port map (
      C => mem_clk2x,
      D => mem_read_enable_q3_16843,
      R => rst0,
      Q => mem_read_enable_q4_16844
    );
  mem_preload_done_1q : FDR
    port map (
      C => system_clk,
      D => mem_preload_done_3q_16839,
      R => system_reset,
      Q => mem_preload_done_1q_16837
    );
  mem_preload_done_2q : FDR
    port map (
      C => system_clk,
      D => mem_preload_done_1q_16837,
      R => system_reset,
      Q => mem_preload_done_2q_16838
    );
  rd_pattern_id1_0 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(0),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(0)
    );
  rd_pattern_id1_1 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(1),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(1)
    );
  rd_pattern_id1_2 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(2),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(2)
    );
  rd_pattern_id1_3 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(3),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(3)
    );
  rd_pattern_id1_4 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(4),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(4)
    );
  rd_pattern_id1_5 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(5),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(5)
    );
  rd_pattern_id1_6 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(6),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(6)
    );
  rd_pattern_id1_7 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(7),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(7)
    );
  rd_pattern_id1_8 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(8),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(8)
    );
  rd_pattern_id1_9 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(9),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(9)
    );
  rd_pattern_id1_10 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(10),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(10)
    );
  rd_pattern_id1_11 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(11),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(11)
    );
  rd_pattern_id1_12 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(12),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(12)
    );
  rd_pattern_id1_13 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(13),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(13)
    );
  rd_pattern_id1_14 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_pattern_id1_and0000,
      D => Result(14),
      R => rd_pattern_id1_or0000,
      Q => NlwRenamedSig_OI_rd_pattern_id1(14)
    );
  write_pattern_count_0 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_0_1,
      R => rst0,
      Q => write_pattern_count(0)
    );
  write_pattern_count_1 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_1_1,
      R => rst0,
      Q => write_pattern_count(1)
    );
  write_pattern_count_2 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_2_1,
      R => rst0,
      Q => write_pattern_count(2)
    );
  write_pattern_count_3 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_3_1,
      R => rst0,
      Q => write_pattern_count(3)
    );
  write_pattern_count_4 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_4_1,
      R => rst0,
      Q => write_pattern_count(4)
    );
  write_pattern_count_5 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_5_1,
      R => rst0,
      Q => write_pattern_count(5)
    );
  write_pattern_count_6 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_6_1,
      R => rst0,
      Q => write_pattern_count(6)
    );
  write_pattern_count_7 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_7_1,
      R => rst0,
      Q => write_pattern_count(7)
    );
  write_pattern_count_8 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_8_1,
      R => rst0,
      Q => write_pattern_count(8)
    );
  write_pattern_count_9 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_9_1,
      R => rst0,
      Q => write_pattern_count(9)
    );
  write_pattern_count_10 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_10_1,
      R => rst0,
      Q => write_pattern_count(10)
    );
  write_pattern_count_11 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_11_1,
      R => rst0,
      Q => write_pattern_count(11)
    );
  write_pattern_count_12 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_12_1,
      R => rst0,
      Q => write_pattern_count(12)
    );
  write_pattern_count_13 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_13_1,
      R => rst0,
      Q => write_pattern_count(13)
    );
  write_pattern_count_14 : FDRE
    port map (
      C => mem_clk2x,
      CE => write_pattern_count_not0001,
      D => Result_14_1,
      R => rst0,
      Q => write_pattern_count(14)
    );
  rd_data_count_0 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_0_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(0)
    );
  rd_data_count_1 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_1_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(1)
    );
  rd_data_count_2 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_2_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(2)
    );
  rd_data_count_3 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_3_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(3)
    );
  rd_data_count_4 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_4_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(4)
    );
  rd_data_count_5 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_5_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(5)
    );
  rd_data_count_6 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_6_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(6)
    );
  rd_data_count_7 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_7_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(7)
    );
  rd_data_count_8 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_8_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(8)
    );
  rd_data_count_9 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_9_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(9)
    );
  rd_data_count_10 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_10_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(10)
    );
  rd_data_count_11 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_11_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(11)
    );
  rd_data_count_12 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_12_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(12)
    );
  rd_data_count_13 : FDRE
    port map (
      C => mem_clk2x,
      CE => rd_data_valid,
      D => Result_13_2,
      R => rd_data_count_or0000,
      Q => rd_data_count(13)
    );
  Madd_wr_offset_addr_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => app_af_addr_0_Q,
      DI => app_wdf_mask_data,
      S => Madd_wr_offset_addr_addsub0000_lut(0),
      O => Madd_wr_offset_addr_addsub0000_cy(0)
    );
  Madd_wr_offset_addr_addsub0000_xor_0_Q : XORCY
    port map (
      CI => app_af_addr_0_Q,
      LI => Madd_wr_offset_addr_addsub0000_lut(0),
      O => wr_offset_addr_addsub0000(0)
    );
  Madd_wr_offset_addr_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(0),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_1_rt_16140,
      O => Madd_wr_offset_addr_addsub0000_cy(1)
    );
  Madd_wr_offset_addr_addsub0000_xor_1_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(0),
      LI => Madd_wr_offset_addr_addsub0000_cy_1_rt_16140,
      O => wr_offset_addr_addsub0000(1)
    );
  Madd_wr_offset_addr_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(1),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_2_rt_16142,
      O => Madd_wr_offset_addr_addsub0000_cy(2)
    );
  Madd_wr_offset_addr_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(1),
      LI => Madd_wr_offset_addr_addsub0000_cy_2_rt_16142,
      O => wr_offset_addr_addsub0000(2)
    );
  Madd_wr_offset_addr_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(2),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_3_rt_16144,
      O => Madd_wr_offset_addr_addsub0000_cy(3)
    );
  Madd_wr_offset_addr_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(2),
      LI => Madd_wr_offset_addr_addsub0000_cy_3_rt_16144,
      O => wr_offset_addr_addsub0000(3)
    );
  Madd_wr_offset_addr_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(3),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_4_rt_16146,
      O => Madd_wr_offset_addr_addsub0000_cy(4)
    );
  Madd_wr_offset_addr_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(3),
      LI => Madd_wr_offset_addr_addsub0000_cy_4_rt_16146,
      O => wr_offset_addr_addsub0000(4)
    );
  Madd_wr_offset_addr_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(4),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_5_rt_16148,
      O => Madd_wr_offset_addr_addsub0000_cy(5)
    );
  Madd_wr_offset_addr_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(4),
      LI => Madd_wr_offset_addr_addsub0000_cy_5_rt_16148,
      O => wr_offset_addr_addsub0000(5)
    );
  Madd_wr_offset_addr_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(5),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_6_rt_16150,
      O => Madd_wr_offset_addr_addsub0000_cy(6)
    );
  Madd_wr_offset_addr_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(5),
      LI => Madd_wr_offset_addr_addsub0000_cy_6_rt_16150,
      O => wr_offset_addr_addsub0000(6)
    );
  Madd_wr_offset_addr_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(6),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_7_rt_16152,
      O => Madd_wr_offset_addr_addsub0000_cy(7)
    );
  Madd_wr_offset_addr_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(6),
      LI => Madd_wr_offset_addr_addsub0000_cy_7_rt_16152,
      O => wr_offset_addr_addsub0000(7)
    );
  Madd_wr_offset_addr_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(7),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_8_rt_16154,
      O => Madd_wr_offset_addr_addsub0000_cy(8)
    );
  Madd_wr_offset_addr_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(7),
      LI => Madd_wr_offset_addr_addsub0000_cy_8_rt_16154,
      O => wr_offset_addr_addsub0000(8)
    );
  Madd_wr_offset_addr_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(8),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_9_rt_16156,
      O => Madd_wr_offset_addr_addsub0000_cy(9)
    );
  Madd_wr_offset_addr_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(8),
      LI => Madd_wr_offset_addr_addsub0000_cy_9_rt_16156,
      O => wr_offset_addr_addsub0000(9)
    );
  Madd_wr_offset_addr_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(9),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_10_rt_16134,
      O => Madd_wr_offset_addr_addsub0000_cy(10)
    );
  Madd_wr_offset_addr_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(9),
      LI => Madd_wr_offset_addr_addsub0000_cy_10_rt_16134,
      O => wr_offset_addr_addsub0000(10)
    );
  Madd_wr_offset_addr_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(10),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_11_rt_16136,
      O => Madd_wr_offset_addr_addsub0000_cy(11)
    );
  Madd_wr_offset_addr_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(10),
      LI => Madd_wr_offset_addr_addsub0000_cy_11_rt_16136,
      O => wr_offset_addr_addsub0000(11)
    );
  Madd_wr_offset_addr_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(11),
      DI => app_af_addr_0_Q,
      S => Madd_wr_offset_addr_addsub0000_cy_12_rt_16138,
      O => Madd_wr_offset_addr_addsub0000_cy(12)
    );
  Madd_wr_offset_addr_addsub0000_xor_12_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(11),
      LI => Madd_wr_offset_addr_addsub0000_cy_12_rt_16138,
      O => wr_offset_addr_addsub0000(12)
    );
  Madd_wr_offset_addr_addsub0000_xor_13_Q : XORCY
    port map (
      CI => Madd_wr_offset_addr_addsub0000_cy(12),
      LI => Madd_wr_offset_addr_addsub0000_xor_13_rt_16158,
      O => wr_offset_addr_addsub0000(13)
    );
  Madd_rd_offset_addr_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => app_af_addr_0_Q,
      DI => app_wdf_mask_data,
      S => Madd_rd_offset_addr_addsub0000_lut(0),
      O => Madd_rd_offset_addr_addsub0000_cy(0)
    );
  Madd_rd_offset_addr_addsub0000_xor_0_Q : XORCY
    port map (
      CI => app_af_addr_0_Q,
      LI => Madd_rd_offset_addr_addsub0000_lut(0),
      O => rd_offset_addr_addsub0000(0)
    );
  Madd_rd_offset_addr_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(0),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_1_rt_16113,
      O => Madd_rd_offset_addr_addsub0000_cy(1)
    );
  Madd_rd_offset_addr_addsub0000_xor_1_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(0),
      LI => Madd_rd_offset_addr_addsub0000_cy_1_rt_16113,
      O => rd_offset_addr_addsub0000(1)
    );
  Madd_rd_offset_addr_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(1),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_2_rt_16115,
      O => Madd_rd_offset_addr_addsub0000_cy(2)
    );
  Madd_rd_offset_addr_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(1),
      LI => Madd_rd_offset_addr_addsub0000_cy_2_rt_16115,
      O => rd_offset_addr_addsub0000(2)
    );
  Madd_rd_offset_addr_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(2),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_3_rt_16117,
      O => Madd_rd_offset_addr_addsub0000_cy(3)
    );
  Madd_rd_offset_addr_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(2),
      LI => Madd_rd_offset_addr_addsub0000_cy_3_rt_16117,
      O => rd_offset_addr_addsub0000(3)
    );
  Madd_rd_offset_addr_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(3),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_4_rt_16119,
      O => Madd_rd_offset_addr_addsub0000_cy(4)
    );
  Madd_rd_offset_addr_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(3),
      LI => Madd_rd_offset_addr_addsub0000_cy_4_rt_16119,
      O => rd_offset_addr_addsub0000(4)
    );
  Madd_rd_offset_addr_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(4),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_5_rt_16121,
      O => Madd_rd_offset_addr_addsub0000_cy(5)
    );
  Madd_rd_offset_addr_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(4),
      LI => Madd_rd_offset_addr_addsub0000_cy_5_rt_16121,
      O => rd_offset_addr_addsub0000(5)
    );
  Madd_rd_offset_addr_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(5),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_6_rt_16123,
      O => Madd_rd_offset_addr_addsub0000_cy(6)
    );
  Madd_rd_offset_addr_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(5),
      LI => Madd_rd_offset_addr_addsub0000_cy_6_rt_16123,
      O => rd_offset_addr_addsub0000(6)
    );
  Madd_rd_offset_addr_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(6),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_7_rt_16125,
      O => Madd_rd_offset_addr_addsub0000_cy(7)
    );
  Madd_rd_offset_addr_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(6),
      LI => Madd_rd_offset_addr_addsub0000_cy_7_rt_16125,
      O => rd_offset_addr_addsub0000(7)
    );
  Madd_rd_offset_addr_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(7),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_8_rt_16127,
      O => Madd_rd_offset_addr_addsub0000_cy(8)
    );
  Madd_rd_offset_addr_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(7),
      LI => Madd_rd_offset_addr_addsub0000_cy_8_rt_16127,
      O => rd_offset_addr_addsub0000(8)
    );
  Madd_rd_offset_addr_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(8),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_9_rt_16129,
      O => Madd_rd_offset_addr_addsub0000_cy(9)
    );
  Madd_rd_offset_addr_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(8),
      LI => Madd_rd_offset_addr_addsub0000_cy_9_rt_16129,
      O => rd_offset_addr_addsub0000(9)
    );
  Madd_rd_offset_addr_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(9),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_10_rt_16107,
      O => Madd_rd_offset_addr_addsub0000_cy(10)
    );
  Madd_rd_offset_addr_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(9),
      LI => Madd_rd_offset_addr_addsub0000_cy_10_rt_16107,
      O => rd_offset_addr_addsub0000(10)
    );
  Madd_rd_offset_addr_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(10),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_11_rt_16109,
      O => Madd_rd_offset_addr_addsub0000_cy(11)
    );
  Madd_rd_offset_addr_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(10),
      LI => Madd_rd_offset_addr_addsub0000_cy_11_rt_16109,
      O => rd_offset_addr_addsub0000(11)
    );
  Madd_rd_offset_addr_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(11),
      DI => app_af_addr_0_Q,
      S => Madd_rd_offset_addr_addsub0000_cy_12_rt_16111,
      O => Madd_rd_offset_addr_addsub0000_cy(12)
    );
  Madd_rd_offset_addr_addsub0000_xor_12_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(11),
      LI => Madd_rd_offset_addr_addsub0000_cy_12_rt_16111,
      O => rd_offset_addr_addsub0000(12)
    );
  Madd_rd_offset_addr_addsub0000_xor_13_Q : XORCY
    port map (
      CI => Madd_rd_offset_addr_addsub0000_cy(12),
      LI => Madd_rd_offset_addr_addsub0000_xor_13_rt_16131,
      O => rd_offset_addr_addsub0000(13)
    );
  Mcompar_write_pattern_count_cmp_ge0000_lutdi : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => write_pattern_count(1),
      I1 => write_pattern_count(0),
      I2 => num_patterns(0),
      I3 => num_patterns(1),
      O => Mcompar_write_pattern_count_cmp_ge0000_lutdi_16210
    );
  Mcompar_write_pattern_count_cmp_ge0000_lut_0_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => write_pattern_count(0),
      I1 => num_patterns(0),
      I2 => write_pattern_count(1),
      I3 => num_patterns(1),
      O => Mcompar_write_pattern_count_cmp_ge0000_lut(0)
    );
  Mcompar_write_pattern_count_cmp_ge0000_cy_0_Q : MUXCY
    port map (
      CI => app_wdf_mask_data,
      DI => Mcompar_write_pattern_count_cmp_ge0000_lutdi_16210,
      S => Mcompar_write_pattern_count_cmp_ge0000_lut(0),
      O => Mcompar_write_pattern_count_cmp_ge0000_cy(0)
    );
  Mcompar_write_pattern_count_cmp_ge0000_lutdi1 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => write_pattern_count(3),
      I1 => write_pattern_count(2),
      I2 => num_patterns(2),
      I3 => num_patterns(3),
      O => Mcompar_write_pattern_count_cmp_ge0000_lutdi1_16211
    );
  Mcompar_write_pattern_count_cmp_ge0000_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => write_pattern_count(2),
      I1 => num_patterns(2),
      I2 => write_pattern_count(3),
      I3 => num_patterns(3),
      O => Mcompar_write_pattern_count_cmp_ge0000_lut(1)
    );
  Mcompar_write_pattern_count_cmp_ge0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_write_pattern_count_cmp_ge0000_cy(0),
      DI => Mcompar_write_pattern_count_cmp_ge0000_lutdi1_16211,
      S => Mcompar_write_pattern_count_cmp_ge0000_lut(1),
      O => Mcompar_write_pattern_count_cmp_ge0000_cy(1)
    );
  Mcompar_write_pattern_count_cmp_ge0000_lutdi2 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => write_pattern_count(5),
      I1 => write_pattern_count(4),
      I2 => num_patterns(4),
      I3 => num_patterns(5),
      O => Mcompar_write_pattern_count_cmp_ge0000_lutdi2_16212
    );
  Mcompar_write_pattern_count_cmp_ge0000_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => write_pattern_count(4),
      I1 => num_patterns(4),
      I2 => write_pattern_count(5),
      I3 => num_patterns(5),
      O => Mcompar_write_pattern_count_cmp_ge0000_lut(2)
    );
  Mcompar_write_pattern_count_cmp_ge0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_write_pattern_count_cmp_ge0000_cy(1),
      DI => Mcompar_write_pattern_count_cmp_ge0000_lutdi2_16212,
      S => Mcompar_write_pattern_count_cmp_ge0000_lut(2),
      O => Mcompar_write_pattern_count_cmp_ge0000_cy(2)
    );
  Mcompar_write_pattern_count_cmp_ge0000_lutdi3 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => write_pattern_count(7),
      I1 => write_pattern_count(6),
      I2 => num_patterns(6),
      I3 => num_patterns(7),
      O => Mcompar_write_pattern_count_cmp_ge0000_lutdi3_16213
    );
  Mcompar_write_pattern_count_cmp_ge0000_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => write_pattern_count(6),
      I1 => num_patterns(6),
      I2 => write_pattern_count(7),
      I3 => num_patterns(7),
      O => Mcompar_write_pattern_count_cmp_ge0000_lut(3)
    );
  Mcompar_write_pattern_count_cmp_ge0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_write_pattern_count_cmp_ge0000_cy(2),
      DI => Mcompar_write_pattern_count_cmp_ge0000_lutdi3_16213,
      S => Mcompar_write_pattern_count_cmp_ge0000_lut(3),
      O => Mcompar_write_pattern_count_cmp_ge0000_cy(3)
    );
  Mcompar_write_pattern_count_cmp_ge0000_lutdi4 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => write_pattern_count(9),
      I1 => write_pattern_count(8),
      I2 => num_patterns(8),
      I3 => num_patterns(9),
      O => Mcompar_write_pattern_count_cmp_ge0000_lutdi4_16214
    );
  Mcompar_write_pattern_count_cmp_ge0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => write_pattern_count(8),
      I1 => num_patterns(8),
      I2 => write_pattern_count(9),
      I3 => num_patterns(9),
      O => Mcompar_write_pattern_count_cmp_ge0000_lut(4)
    );
  Mcompar_write_pattern_count_cmp_ge0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_write_pattern_count_cmp_ge0000_cy(3),
      DI => Mcompar_write_pattern_count_cmp_ge0000_lutdi4_16214,
      S => Mcompar_write_pattern_count_cmp_ge0000_lut(4),
      O => Mcompar_write_pattern_count_cmp_ge0000_cy(4)
    );
  Mcompar_write_pattern_count_cmp_ge0000_lutdi5 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => write_pattern_count(11),
      I1 => write_pattern_count(10),
      I2 => num_patterns(10),
      I3 => num_patterns(11),
      O => Mcompar_write_pattern_count_cmp_ge0000_lutdi5_16215
    );
  Mcompar_write_pattern_count_cmp_ge0000_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => write_pattern_count(10),
      I1 => num_patterns(10),
      I2 => write_pattern_count(11),
      I3 => num_patterns(11),
      O => Mcompar_write_pattern_count_cmp_ge0000_lut(5)
    );
  Mcompar_write_pattern_count_cmp_ge0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_write_pattern_count_cmp_ge0000_cy(4),
      DI => Mcompar_write_pattern_count_cmp_ge0000_lutdi5_16215,
      S => Mcompar_write_pattern_count_cmp_ge0000_lut(5),
      O => Mcompar_write_pattern_count_cmp_ge0000_cy(5)
    );
  Mcompar_write_pattern_count_cmp_ge0000_lutdi6 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => write_pattern_count(13),
      I1 => write_pattern_count(12),
      I2 => num_patterns(12),
      I3 => num_patterns(13),
      O => Mcompar_write_pattern_count_cmp_ge0000_lutdi6_16216
    );
  Mcompar_write_pattern_count_cmp_ge0000_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => write_pattern_count(12),
      I1 => num_patterns(12),
      I2 => write_pattern_count(13),
      I3 => num_patterns(13),
      O => Mcompar_write_pattern_count_cmp_ge0000_lut(6)
    );
  Mcompar_write_pattern_count_cmp_ge0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_write_pattern_count_cmp_ge0000_cy(5),
      DI => Mcompar_write_pattern_count_cmp_ge0000_lutdi6_16216,
      S => Mcompar_write_pattern_count_cmp_ge0000_lut(6),
      O => Mcompar_write_pattern_count_cmp_ge0000_cy(6)
    );
  Mcompar_write_pattern_count_cmp_ge0000_lutdi7 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(14),
      I1 => num_patterns(14),
      O => Mcompar_write_pattern_count_cmp_ge0000_lutdi7_16217
    );
  Mcompar_write_pattern_count_cmp_ge0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => write_pattern_count(14),
      I1 => num_patterns(14),
      O => Mcompar_write_pattern_count_cmp_ge0000_lut(7)
    );
  Mcompar_write_pattern_count_cmp_ge0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_write_pattern_count_cmp_ge0000_cy(6),
      DI => Mcompar_write_pattern_count_cmp_ge0000_lutdi7_16217,
      S => Mcompar_write_pattern_count_cmp_ge0000_lut(7),
      O => write_pattern_count_cmp_ge0000
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi : LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => rd_data_count(1),
      I1 => rd_data_count(3),
      I2 => rd_data_count(0),
      I3 => app_wdf_mask_data,
      I4 => rd_data_count(2),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi_16168
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut_0_Q : LUT5
    generic map(
      INIT => X"00000009"
    )
    port map (
      I0 => rd_data_count(0),
      I1 => app_wdf_mask_data,
      I2 => rd_data_count(1),
      I3 => rd_data_count(2),
      I4 => rd_data_count(3),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut(0)
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy_0_Q : MUXCY
    port map (
      CI => app_wdf_mask_data,
      DI => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi_16168,
      S => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut(0),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy(0)
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi1 : LUT5
    generic map(
      INIT => X"AFAFAF8E"
    )
    port map (
      I0 => rd_data_count(7),
      I1 => rd_data_count(6),
      I2 => data_count(7),
      I3 => rd_data_count(5),
      I4 => rd_data_count(4),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi1_16169
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut_1_Q : LUT5
    generic map(
      INIT => X"00000009"
    )
    port map (
      I0 => data_count(7),
      I1 => rd_data_count(7),
      I2 => rd_data_count(4),
      I3 => rd_data_count(5),
      I4 => rd_data_count(6),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut(1)
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy(0),
      DI => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi1_16169,
      S => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut(1),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy(1)
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi2 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => rd_data_count(9),
      I1 => rd_data_count(8),
      I2 => data_count(8),
      I3 => data_count(9),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi2_16170
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_data_count(8),
      I1 => data_count(8),
      I2 => rd_data_count(9),
      I3 => data_count(9),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut(2)
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy(1),
      DI => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi2_16170,
      S => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut(2),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy(2)
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi3 : LUT5
    generic map(
      INIT => X"5454D554"
    )
    port map (
      I0 => data_count(11),
      I1 => rd_data_count(12),
      I2 => rd_data_count(11),
      I3 => rd_data_count(10),
      I4 => data_count(10),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi3_16171
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut_3_Q : LUT5
    generic map(
      INIT => X"90000009"
    )
    port map (
      I0 => rd_data_count(10),
      I1 => data_count(10),
      I2 => rd_data_count(11),
      I3 => data_count(11),
      I4 => rd_data_count(12),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut(3)
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy(2),
      DI => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lutdi3_16171,
      S => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut(3),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy(3)
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_cy(3),
      DI => rd_data_count(13),
      S => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut(4),
      O => rd_data_fifo_out_1q_cmp_ge0000
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lutdi : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(1),
      I1 => NlwRenamedSig_OI_rd_pattern_id1(0),
      I2 => num_patterns(0),
      I3 => num_patterns(1),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi_16187
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lut_0_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(0),
      I1 => num_patterns(0),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(1),
      I3 => num_patterns(1),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lut(0)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_cy_0_Q : MUXCY
    port map (
      CI => app_wdf_mask_data,
      DI => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi_16187,
      S => Mcompar_rd_pattern_id1_cmp_ge0000_lut(0),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_cy(0)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lutdi1 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(3),
      I1 => NlwRenamedSig_OI_rd_pattern_id1(2),
      I2 => num_patterns(2),
      I3 => num_patterns(3),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi1_16188
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(2),
      I1 => num_patterns(2),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(3),
      I3 => num_patterns(3),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lut(1)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_rd_pattern_id1_cmp_ge0000_cy(0),
      DI => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi1_16188,
      S => Mcompar_rd_pattern_id1_cmp_ge0000_lut(1),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_cy(1)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lutdi2 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(5),
      I1 => NlwRenamedSig_OI_rd_pattern_id1(4),
      I2 => num_patterns(4),
      I3 => num_patterns(5),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi2_16189
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(4),
      I1 => num_patterns(4),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(5),
      I3 => num_patterns(5),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lut(2)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_rd_pattern_id1_cmp_ge0000_cy(1),
      DI => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi2_16189,
      S => Mcompar_rd_pattern_id1_cmp_ge0000_lut(2),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_cy(2)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lutdi3 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(7),
      I1 => NlwRenamedSig_OI_rd_pattern_id1(6),
      I2 => num_patterns(6),
      I3 => num_patterns(7),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi3_16190
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(6),
      I1 => num_patterns(6),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(7),
      I3 => num_patterns(7),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lut(3)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_rd_pattern_id1_cmp_ge0000_cy(2),
      DI => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi3_16190,
      S => Mcompar_rd_pattern_id1_cmp_ge0000_lut(3),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_cy(3)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lutdi4 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(9),
      I1 => NlwRenamedSig_OI_rd_pattern_id1(8),
      I2 => num_patterns(8),
      I3 => num_patterns(9),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi4_16191
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(8),
      I1 => num_patterns(8),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(9),
      I3 => num_patterns(9),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lut(4)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_rd_pattern_id1_cmp_ge0000_cy(3),
      DI => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi4_16191,
      S => Mcompar_rd_pattern_id1_cmp_ge0000_lut(4),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_cy(4)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lutdi5 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(11),
      I1 => NlwRenamedSig_OI_rd_pattern_id1(10),
      I2 => num_patterns(10),
      I3 => num_patterns(11),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi5_16192
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(10),
      I1 => num_patterns(10),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(11),
      I3 => num_patterns(11),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lut(5)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_rd_pattern_id1_cmp_ge0000_cy(4),
      DI => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi5_16192,
      S => Mcompar_rd_pattern_id1_cmp_ge0000_lut(5),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_cy(5)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lutdi6 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(13),
      I1 => NlwRenamedSig_OI_rd_pattern_id1(12),
      I2 => num_patterns(12),
      I3 => num_patterns(13),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi6_16193
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(12),
      I1 => num_patterns(12),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(13),
      I3 => num_patterns(13),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lut(6)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_rd_pattern_id1_cmp_ge0000_cy(5),
      DI => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi6_16193,
      S => Mcompar_rd_pattern_id1_cmp_ge0000_lut(6),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_cy(6)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lutdi7 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(14),
      I1 => num_patterns(14),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi7_16194
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(14),
      I1 => num_patterns(14),
      O => Mcompar_rd_pattern_id1_cmp_ge0000_lut(7)
    );
  Mcompar_rd_pattern_id1_cmp_ge0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_rd_pattern_id1_cmp_ge0000_cy(6),
      DI => Mcompar_rd_pattern_id1_cmp_ge0000_lutdi7_16194,
      S => Mcompar_rd_pattern_id1_cmp_ge0000_lut(7),
      O => rd_pattern_id1_cmp_ge0000
    );
  Mcount_rd_data_count_cy_0_Q : MUXCY
    port map (
      CI => app_af_addr_0_Q,
      DI => app_wdf_mask_data,
      S => Mcount_rd_data_count_lut(0),
      O => Mcount_rd_data_count_cy(0)
    );
  Mcount_rd_data_count_xor_0_Q : XORCY
    port map (
      CI => app_af_addr_0_Q,
      LI => Mcount_rd_data_count_lut(0),
      O => Result_0_2
    );
  Mcount_rd_data_count_cy_1_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(0),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_1_rt_16226,
      O => Mcount_rd_data_count_cy(1)
    );
  Mcount_rd_data_count_xor_1_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(0),
      LI => Mcount_rd_data_count_cy_1_rt_16226,
      O => Result_1_2
    );
  Mcount_rd_data_count_cy_2_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(1),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_2_rt_16228,
      O => Mcount_rd_data_count_cy(2)
    );
  Mcount_rd_data_count_xor_2_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(1),
      LI => Mcount_rd_data_count_cy_2_rt_16228,
      O => Result_2_2
    );
  Mcount_rd_data_count_cy_3_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(2),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_3_rt_16230,
      O => Mcount_rd_data_count_cy(3)
    );
  Mcount_rd_data_count_xor_3_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(2),
      LI => Mcount_rd_data_count_cy_3_rt_16230,
      O => Result_3_2
    );
  Mcount_rd_data_count_cy_4_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(3),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_4_rt_16232,
      O => Mcount_rd_data_count_cy(4)
    );
  Mcount_rd_data_count_xor_4_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(3),
      LI => Mcount_rd_data_count_cy_4_rt_16232,
      O => Result_4_2
    );
  Mcount_rd_data_count_cy_5_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(4),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_5_rt_16234,
      O => Mcount_rd_data_count_cy(5)
    );
  Mcount_rd_data_count_xor_5_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(4),
      LI => Mcount_rd_data_count_cy_5_rt_16234,
      O => Result_5_2
    );
  Mcount_rd_data_count_cy_6_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(5),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_6_rt_16236,
      O => Mcount_rd_data_count_cy(6)
    );
  Mcount_rd_data_count_xor_6_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(5),
      LI => Mcount_rd_data_count_cy_6_rt_16236,
      O => Result_6_2
    );
  Mcount_rd_data_count_cy_7_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(6),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_7_rt_16238,
      O => Mcount_rd_data_count_cy(7)
    );
  Mcount_rd_data_count_xor_7_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(6),
      LI => Mcount_rd_data_count_cy_7_rt_16238,
      O => Result_7_2
    );
  Mcount_rd_data_count_cy_8_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(7),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_8_rt_16240,
      O => Mcount_rd_data_count_cy(8)
    );
  Mcount_rd_data_count_xor_8_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(7),
      LI => Mcount_rd_data_count_cy_8_rt_16240,
      O => Result_8_2
    );
  Mcount_rd_data_count_cy_9_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(8),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_9_rt_16242,
      O => Mcount_rd_data_count_cy(9)
    );
  Mcount_rd_data_count_xor_9_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(8),
      LI => Mcount_rd_data_count_cy_9_rt_16242,
      O => Result_9_2
    );
  Mcount_rd_data_count_cy_10_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(9),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_10_rt_16220,
      O => Mcount_rd_data_count_cy(10)
    );
  Mcount_rd_data_count_xor_10_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(9),
      LI => Mcount_rd_data_count_cy_10_rt_16220,
      O => Result_10_2
    );
  Mcount_rd_data_count_cy_11_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(10),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_11_rt_16222,
      O => Mcount_rd_data_count_cy(11)
    );
  Mcount_rd_data_count_xor_11_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(10),
      LI => Mcount_rd_data_count_cy_11_rt_16222,
      O => Result_11_2
    );
  Mcount_rd_data_count_cy_12_Q : MUXCY
    port map (
      CI => Mcount_rd_data_count_cy(11),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_data_count_cy_12_rt_16224,
      O => Mcount_rd_data_count_cy(12)
    );
  Mcount_rd_data_count_xor_12_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(11),
      LI => Mcount_rd_data_count_cy_12_rt_16224,
      O => Result_12_2
    );
  Mcount_rd_data_count_xor_13_Q : XORCY
    port map (
      CI => Mcount_rd_data_count_cy(12),
      LI => Mcount_rd_data_count_xor_13_rt_16244,
      O => Result_13_2
    );
  Mcount_rd_pattern_id1_cy_0_Q : MUXCY
    port map (
      CI => app_af_addr_0_Q,
      DI => app_wdf_mask_data,
      S => Mcount_rd_pattern_id1_lut(0),
      O => Mcount_rd_pattern_id1_cy(0)
    );
  Mcount_rd_pattern_id1_xor_0_Q : XORCY
    port map (
      CI => app_af_addr_0_Q,
      LI => Mcount_rd_pattern_id1_lut(0),
      O => Result(0)
    );
  Mcount_rd_pattern_id1_cy_1_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(0),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_1_rt_16255,
      O => Mcount_rd_pattern_id1_cy(1)
    );
  Mcount_rd_pattern_id1_xor_1_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(0),
      LI => Mcount_rd_pattern_id1_cy_1_rt_16255,
      O => Result(1)
    );
  Mcount_rd_pattern_id1_cy_2_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(1),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_2_rt_16257,
      O => Mcount_rd_pattern_id1_cy(2)
    );
  Mcount_rd_pattern_id1_xor_2_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(1),
      LI => Mcount_rd_pattern_id1_cy_2_rt_16257,
      O => Result(2)
    );
  Mcount_rd_pattern_id1_cy_3_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(2),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_3_rt_16259,
      O => Mcount_rd_pattern_id1_cy(3)
    );
  Mcount_rd_pattern_id1_xor_3_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(2),
      LI => Mcount_rd_pattern_id1_cy_3_rt_16259,
      O => Result(3)
    );
  Mcount_rd_pattern_id1_cy_4_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(3),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_4_rt_16261,
      O => Mcount_rd_pattern_id1_cy(4)
    );
  Mcount_rd_pattern_id1_xor_4_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(3),
      LI => Mcount_rd_pattern_id1_cy_4_rt_16261,
      O => Result(4)
    );
  Mcount_rd_pattern_id1_cy_5_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(4),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_5_rt_16263,
      O => Mcount_rd_pattern_id1_cy(5)
    );
  Mcount_rd_pattern_id1_xor_5_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(4),
      LI => Mcount_rd_pattern_id1_cy_5_rt_16263,
      O => Result(5)
    );
  Mcount_rd_pattern_id1_cy_6_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(5),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_6_rt_16265,
      O => Mcount_rd_pattern_id1_cy(6)
    );
  Mcount_rd_pattern_id1_xor_6_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(5),
      LI => Mcount_rd_pattern_id1_cy_6_rt_16265,
      O => Result(6)
    );
  Mcount_rd_pattern_id1_cy_7_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(6),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_7_rt_16267,
      O => Mcount_rd_pattern_id1_cy(7)
    );
  Mcount_rd_pattern_id1_xor_7_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(6),
      LI => Mcount_rd_pattern_id1_cy_7_rt_16267,
      O => Result(7)
    );
  Mcount_rd_pattern_id1_cy_8_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(7),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_8_rt_16269,
      O => Mcount_rd_pattern_id1_cy(8)
    );
  Mcount_rd_pattern_id1_xor_8_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(7),
      LI => Mcount_rd_pattern_id1_cy_8_rt_16269,
      O => Result(8)
    );
  Mcount_rd_pattern_id1_cy_9_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(8),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_9_rt_16271,
      O => Mcount_rd_pattern_id1_cy(9)
    );
  Mcount_rd_pattern_id1_xor_9_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(8),
      LI => Mcount_rd_pattern_id1_cy_9_rt_16271,
      O => Result(9)
    );
  Mcount_rd_pattern_id1_cy_10_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(9),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_10_rt_16247,
      O => Mcount_rd_pattern_id1_cy(10)
    );
  Mcount_rd_pattern_id1_xor_10_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(9),
      LI => Mcount_rd_pattern_id1_cy_10_rt_16247,
      O => Result(10)
    );
  Mcount_rd_pattern_id1_cy_11_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(10),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_11_rt_16249,
      O => Mcount_rd_pattern_id1_cy(11)
    );
  Mcount_rd_pattern_id1_xor_11_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(10),
      LI => Mcount_rd_pattern_id1_cy_11_rt_16249,
      O => Result(11)
    );
  Mcount_rd_pattern_id1_cy_12_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(11),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_12_rt_16251,
      O => Mcount_rd_pattern_id1_cy(12)
    );
  Mcount_rd_pattern_id1_xor_12_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(11),
      LI => Mcount_rd_pattern_id1_cy_12_rt_16251,
      O => Result(12)
    );
  Mcount_rd_pattern_id1_cy_13_Q : MUXCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(12),
      DI => app_af_addr_0_Q,
      S => Mcount_rd_pattern_id1_cy_13_rt_16253,
      O => Mcount_rd_pattern_id1_cy(13)
    );
  Mcount_rd_pattern_id1_xor_13_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(12),
      LI => Mcount_rd_pattern_id1_cy_13_rt_16253,
      O => Result(13)
    );
  Mcount_rd_pattern_id1_xor_14_Q : XORCY
    port map (
      CI => Mcount_rd_pattern_id1_cy(13),
      LI => Mcount_rd_pattern_id1_xor_14_rt_16273,
      O => Result(14)
    );
  Mcount_write_pattern_count_cy_0_Q : MUXCY
    port map (
      CI => app_af_addr_0_Q,
      DI => app_wdf_mask_data,
      S => Mcount_write_pattern_count_lut(0),
      O => Mcount_write_pattern_count_cy(0)
    );
  Mcount_write_pattern_count_xor_0_Q : XORCY
    port map (
      CI => app_af_addr_0_Q,
      LI => Mcount_write_pattern_count_lut(0),
      O => Result_0_1
    );
  Mcount_write_pattern_count_cy_1_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(0),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_1_rt_16284,
      O => Mcount_write_pattern_count_cy(1)
    );
  Mcount_write_pattern_count_xor_1_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(0),
      LI => Mcount_write_pattern_count_cy_1_rt_16284,
      O => Result_1_1
    );
  Mcount_write_pattern_count_cy_2_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(1),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_2_rt_16286,
      O => Mcount_write_pattern_count_cy(2)
    );
  Mcount_write_pattern_count_xor_2_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(1),
      LI => Mcount_write_pattern_count_cy_2_rt_16286,
      O => Result_2_1
    );
  Mcount_write_pattern_count_cy_3_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(2),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_3_rt_16288,
      O => Mcount_write_pattern_count_cy(3)
    );
  Mcount_write_pattern_count_xor_3_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(2),
      LI => Mcount_write_pattern_count_cy_3_rt_16288,
      O => Result_3_1
    );
  Mcount_write_pattern_count_cy_4_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(3),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_4_rt_16290,
      O => Mcount_write_pattern_count_cy(4)
    );
  Mcount_write_pattern_count_xor_4_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(3),
      LI => Mcount_write_pattern_count_cy_4_rt_16290,
      O => Result_4_1
    );
  Mcount_write_pattern_count_cy_5_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(4),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_5_rt_16292,
      O => Mcount_write_pattern_count_cy(5)
    );
  Mcount_write_pattern_count_xor_5_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(4),
      LI => Mcount_write_pattern_count_cy_5_rt_16292,
      O => Result_5_1
    );
  Mcount_write_pattern_count_cy_6_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(5),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_6_rt_16294,
      O => Mcount_write_pattern_count_cy(6)
    );
  Mcount_write_pattern_count_xor_6_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(5),
      LI => Mcount_write_pattern_count_cy_6_rt_16294,
      O => Result_6_1
    );
  Mcount_write_pattern_count_cy_7_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(6),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_7_rt_16296,
      O => Mcount_write_pattern_count_cy(7)
    );
  Mcount_write_pattern_count_xor_7_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(6),
      LI => Mcount_write_pattern_count_cy_7_rt_16296,
      O => Result_7_1
    );
  Mcount_write_pattern_count_cy_8_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(7),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_8_rt_16298,
      O => Mcount_write_pattern_count_cy(8)
    );
  Mcount_write_pattern_count_xor_8_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(7),
      LI => Mcount_write_pattern_count_cy_8_rt_16298,
      O => Result_8_1
    );
  Mcount_write_pattern_count_cy_9_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(8),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_9_rt_16300,
      O => Mcount_write_pattern_count_cy(9)
    );
  Mcount_write_pattern_count_xor_9_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(8),
      LI => Mcount_write_pattern_count_cy_9_rt_16300,
      O => Result_9_1
    );
  Mcount_write_pattern_count_cy_10_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(9),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_10_rt_16276,
      O => Mcount_write_pattern_count_cy(10)
    );
  Mcount_write_pattern_count_xor_10_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(9),
      LI => Mcount_write_pattern_count_cy_10_rt_16276,
      O => Result_10_1
    );
  Mcount_write_pattern_count_cy_11_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(10),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_11_rt_16278,
      O => Mcount_write_pattern_count_cy(11)
    );
  Mcount_write_pattern_count_xor_11_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(10),
      LI => Mcount_write_pattern_count_cy_11_rt_16278,
      O => Result_11_1
    );
  Mcount_write_pattern_count_cy_12_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(11),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_12_rt_16280,
      O => Mcount_write_pattern_count_cy(12)
    );
  Mcount_write_pattern_count_xor_12_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(11),
      LI => Mcount_write_pattern_count_cy_12_rt_16280,
      O => Result_12_1
    );
  Mcount_write_pattern_count_cy_13_Q : MUXCY
    port map (
      CI => Mcount_write_pattern_count_cy(12),
      DI => app_af_addr_0_Q,
      S => Mcount_write_pattern_count_cy_13_rt_16282,
      O => Mcount_write_pattern_count_cy(13)
    );
  Mcount_write_pattern_count_xor_13_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(12),
      LI => Mcount_write_pattern_count_cy_13_rt_16282,
      O => Result_13_1
    );
  Mcount_write_pattern_count_xor_14_Q : XORCY
    port map (
      CI => Mcount_write_pattern_count_cy(13),
      LI => Mcount_write_pattern_count_xor_14_rt_16302,
      O => Result_14_1
    );
  current_state_FSM_FFd1 : FDR
    port map (
      C => mem_clk2x,
      D => current_state_FSM_FFd1_In_16700,
      R => rst0,
      Q => current_state_FSM_FFd1_16699
    );
  current_state_FSM_FFd2 : FDR
    port map (
      C => mem_clk2x,
      D => current_state_FSM_FFd2_In,
      R => rst0,
      Q => current_state_FSM_FFd2_16701
    );
  u_mig_top : mig_top
    port map (
      ddr2_cas_n => ddr2_cas_n,
      rd_data_valid => rd_data_valid,
      app_wdf_afull => app_wdf_afull,
      app_wdf_wren => app_wdf_wren_16694,
      sys_rst_n => system_reset_n,
      ddr2_we_n => ddr2_we_n,
      clk0 => mem_clk2x,
      rst0_tb => rst0,
      app_af_wren => app_af_wren_16426,
      clk200 => mem_clk200,
      clk0_tb => NLW_u_mig_top_clk0_tb_UNCONNECTED,
      ddr2_ras_n => ddr2_ras_n,
      clk90 => mem_clk2x90,
      clkdiv0 => mem_clk0,
      locked => pll_mem_locked,
      app_af_afull => app_af_afull,
      phy_init_done => NlwRenamedSig_OI_mem_init_done,
      ddr2_dqs(7) => ddr2_dqs(7),
      ddr2_dqs(6) => ddr2_dqs(6),
      ddr2_dqs(5) => ddr2_dqs(5),
      ddr2_dqs(4) => ddr2_dqs(4),
      ddr2_dqs(3) => ddr2_dqs(3),
      ddr2_dqs(2) => ddr2_dqs(2),
      ddr2_dqs(1) => ddr2_dqs(1),
      ddr2_dqs(0) => ddr2_dqs(0),
      ddr2_dq(63) => ddr2_dq(63),
      ddr2_dq(62) => ddr2_dq(62),
      ddr2_dq(61) => ddr2_dq(61),
      ddr2_dq(60) => ddr2_dq(60),
      ddr2_dq(59) => ddr2_dq(59),
      ddr2_dq(58) => ddr2_dq(58),
      ddr2_dq(57) => ddr2_dq(57),
      ddr2_dq(56) => ddr2_dq(56),
      ddr2_dq(55) => ddr2_dq(55),
      ddr2_dq(54) => ddr2_dq(54),
      ddr2_dq(53) => ddr2_dq(53),
      ddr2_dq(52) => ddr2_dq(52),
      ddr2_dq(51) => ddr2_dq(51),
      ddr2_dq(50) => ddr2_dq(50),
      ddr2_dq(49) => ddr2_dq(49),
      ddr2_dq(48) => ddr2_dq(48),
      ddr2_dq(47) => ddr2_dq(47),
      ddr2_dq(46) => ddr2_dq(46),
      ddr2_dq(45) => ddr2_dq(45),
      ddr2_dq(44) => ddr2_dq(44),
      ddr2_dq(43) => ddr2_dq(43),
      ddr2_dq(42) => ddr2_dq(42),
      ddr2_dq(41) => ddr2_dq(41),
      ddr2_dq(40) => ddr2_dq(40),
      ddr2_dq(39) => ddr2_dq(39),
      ddr2_dq(38) => ddr2_dq(38),
      ddr2_dq(37) => ddr2_dq(37),
      ddr2_dq(36) => ddr2_dq(36),
      ddr2_dq(35) => ddr2_dq(35),
      ddr2_dq(34) => ddr2_dq(34),
      ddr2_dq(33) => ddr2_dq(33),
      ddr2_dq(32) => ddr2_dq(32),
      ddr2_dq(31) => ddr2_dq(31),
      ddr2_dq(30) => ddr2_dq(30),
      ddr2_dq(29) => ddr2_dq(29),
      ddr2_dq(28) => ddr2_dq(28),
      ddr2_dq(27) => ddr2_dq(27),
      ddr2_dq(26) => ddr2_dq(26),
      ddr2_dq(25) => ddr2_dq(25),
      ddr2_dq(24) => ddr2_dq(24),
      ddr2_dq(23) => ddr2_dq(23),
      ddr2_dq(22) => ddr2_dq(22),
      ddr2_dq(21) => ddr2_dq(21),
      ddr2_dq(20) => ddr2_dq(20),
      ddr2_dq(19) => ddr2_dq(19),
      ddr2_dq(18) => ddr2_dq(18),
      ddr2_dq(17) => ddr2_dq(17),
      ddr2_dq(16) => ddr2_dq(16),
      ddr2_dq(15) => ddr2_dq(15),
      ddr2_dq(14) => ddr2_dq(14),
      ddr2_dq(13) => ddr2_dq(13),
      ddr2_dq(12) => ddr2_dq(12),
      ddr2_dq(11) => ddr2_dq(11),
      ddr2_dq(10) => ddr2_dq(10),
      ddr2_dq(9) => ddr2_dq(9),
      ddr2_dq(8) => ddr2_dq(8),
      ddr2_dq(7) => ddr2_dq(7),
      ddr2_dq(6) => ddr2_dq(6),
      ddr2_dq(5) => ddr2_dq(5),
      ddr2_dq(4) => ddr2_dq(4),
      ddr2_dq(3) => ddr2_dq(3),
      ddr2_dq(2) => ddr2_dq(2),
      ddr2_dq(1) => ddr2_dq(1),
      ddr2_dq(0) => ddr2_dq(0),
      ddr2_dqs_n(7) => ddr2_dqs_n(7),
      ddr2_dqs_n(6) => ddr2_dqs_n(6),
      ddr2_dqs_n(5) => ddr2_dqs_n(5),
      ddr2_dqs_n(4) => ddr2_dqs_n(4),
      ddr2_dqs_n(3) => ddr2_dqs_n(3),
      ddr2_dqs_n(2) => ddr2_dqs_n(2),
      ddr2_dqs_n(1) => ddr2_dqs_n(1),
      ddr2_dqs_n(0) => ddr2_dqs_n(0),
      ddr2_cke(1) => ddr2_cke(1),
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_ck_n(1) => ddr2_ck_n(1),
      ddr2_ck_n(0) => ddr2_ck_n(0),
      ddr2_cs_n(1) => ddr2_cs_n(1),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_ba(2) => ddr2_ba(2),
      ddr2_ba(1) => ddr2_ba(1),
      ddr2_ba(0) => ddr2_ba(0),
      ddr2_ck(1) => ddr2_ck(1),
      ddr2_ck(0) => ddr2_ck(0),
      ddr2_dm(7) => ddr2_dm(7),
      ddr2_dm(6) => ddr2_dm(6),
      ddr2_dm(5) => ddr2_dm(5),
      ddr2_dm(4) => ddr2_dm(4),
      ddr2_dm(3) => ddr2_dm(3),
      ddr2_dm(2) => ddr2_dm(2),
      ddr2_dm(1) => ddr2_dm(1),
      ddr2_dm(0) => ddr2_dm(0),
      ddr2_a(13) => ddr2_a(13),
      ddr2_a(12) => ddr2_a(12),
      ddr2_a(11) => ddr2_a(11),
      ddr2_a(10) => ddr2_a(10),
      ddr2_a(9) => ddr2_a(9),
      ddr2_a(8) => ddr2_a(8),
      ddr2_a(7) => ddr2_a(7),
      ddr2_a(6) => ddr2_a(6),
      ddr2_a(5) => ddr2_a(5),
      ddr2_a(4) => ddr2_a(4),
      ddr2_a(3) => ddr2_a(3),
      ddr2_a(2) => ddr2_a(2),
      ddr2_a(1) => ddr2_a(1),
      ddr2_a(0) => ddr2_a(0),
      ddr2_odt(1) => ddr2_odt(1),
      ddr2_odt(0) => ddr2_odt(0),
      rd_data_fifo_out(127) => rd_data_fifo_out(127),
      rd_data_fifo_out(126) => rd_data_fifo_out(126),
      rd_data_fifo_out(125) => rd_data_fifo_out(125),
      rd_data_fifo_out(124) => rd_data_fifo_out(124),
      rd_data_fifo_out(123) => rd_data_fifo_out(123),
      rd_data_fifo_out(122) => rd_data_fifo_out(122),
      rd_data_fifo_out(121) => rd_data_fifo_out(121),
      rd_data_fifo_out(120) => rd_data_fifo_out(120),
      rd_data_fifo_out(119) => rd_data_fifo_out(119),
      rd_data_fifo_out(118) => rd_data_fifo_out(118),
      rd_data_fifo_out(117) => rd_data_fifo_out(117),
      rd_data_fifo_out(116) => rd_data_fifo_out(116),
      rd_data_fifo_out(115) => rd_data_fifo_out(115),
      rd_data_fifo_out(114) => rd_data_fifo_out(114),
      rd_data_fifo_out(113) => rd_data_fifo_out(113),
      rd_data_fifo_out(112) => rd_data_fifo_out(112),
      rd_data_fifo_out(111) => rd_data_fifo_out(111),
      rd_data_fifo_out(110) => rd_data_fifo_out(110),
      rd_data_fifo_out(109) => rd_data_fifo_out(109),
      rd_data_fifo_out(108) => rd_data_fifo_out(108),
      rd_data_fifo_out(107) => rd_data_fifo_out(107),
      rd_data_fifo_out(106) => rd_data_fifo_out(106),
      rd_data_fifo_out(105) => rd_data_fifo_out(105),
      rd_data_fifo_out(104) => rd_data_fifo_out(104),
      rd_data_fifo_out(103) => rd_data_fifo_out(103),
      rd_data_fifo_out(102) => rd_data_fifo_out(102),
      rd_data_fifo_out(101) => rd_data_fifo_out(101),
      rd_data_fifo_out(100) => rd_data_fifo_out(100),
      rd_data_fifo_out(99) => rd_data_fifo_out(99),
      rd_data_fifo_out(98) => rd_data_fifo_out(98),
      rd_data_fifo_out(97) => rd_data_fifo_out(97),
      rd_data_fifo_out(96) => rd_data_fifo_out(96),
      rd_data_fifo_out(95) => rd_data_fifo_out(95),
      rd_data_fifo_out(94) => rd_data_fifo_out(94),
      rd_data_fifo_out(93) => rd_data_fifo_out(93),
      rd_data_fifo_out(92) => rd_data_fifo_out(92),
      rd_data_fifo_out(91) => rd_data_fifo_out(91),
      rd_data_fifo_out(90) => rd_data_fifo_out(90),
      rd_data_fifo_out(89) => rd_data_fifo_out(89),
      rd_data_fifo_out(88) => rd_data_fifo_out(88),
      rd_data_fifo_out(87) => rd_data_fifo_out(87),
      rd_data_fifo_out(86) => rd_data_fifo_out(86),
      rd_data_fifo_out(85) => rd_data_fifo_out(85),
      rd_data_fifo_out(84) => rd_data_fifo_out(84),
      rd_data_fifo_out(83) => rd_data_fifo_out(83),
      rd_data_fifo_out(82) => rd_data_fifo_out(82),
      rd_data_fifo_out(81) => rd_data_fifo_out(81),
      rd_data_fifo_out(80) => rd_data_fifo_out(80),
      rd_data_fifo_out(79) => rd_data_fifo_out(79),
      rd_data_fifo_out(78) => rd_data_fifo_out(78),
      rd_data_fifo_out(77) => rd_data_fifo_out(77),
      rd_data_fifo_out(76) => rd_data_fifo_out(76),
      rd_data_fifo_out(75) => rd_data_fifo_out(75),
      rd_data_fifo_out(74) => rd_data_fifo_out(74),
      rd_data_fifo_out(73) => rd_data_fifo_out(73),
      rd_data_fifo_out(72) => rd_data_fifo_out(72),
      rd_data_fifo_out(71) => rd_data_fifo_out(71),
      rd_data_fifo_out(70) => rd_data_fifo_out(70),
      rd_data_fifo_out(69) => rd_data_fifo_out(69),
      rd_data_fifo_out(68) => rd_data_fifo_out(68),
      rd_data_fifo_out(67) => rd_data_fifo_out(67),
      rd_data_fifo_out(66) => rd_data_fifo_out(66),
      rd_data_fifo_out(65) => rd_data_fifo_out(65),
      rd_data_fifo_out(64) => rd_data_fifo_out(64),
      rd_data_fifo_out(63) => rd_data_fifo_out(63),
      rd_data_fifo_out(62) => rd_data_fifo_out(62),
      rd_data_fifo_out(61) => rd_data_fifo_out(61),
      rd_data_fifo_out(60) => rd_data_fifo_out(60),
      rd_data_fifo_out(59) => rd_data_fifo_out(59),
      rd_data_fifo_out(58) => rd_data_fifo_out(58),
      rd_data_fifo_out(57) => rd_data_fifo_out(57),
      rd_data_fifo_out(56) => rd_data_fifo_out(56),
      rd_data_fifo_out(55) => rd_data_fifo_out(55),
      rd_data_fifo_out(54) => rd_data_fifo_out(54),
      rd_data_fifo_out(53) => rd_data_fifo_out(53),
      rd_data_fifo_out(52) => rd_data_fifo_out(52),
      rd_data_fifo_out(51) => rd_data_fifo_out(51),
      rd_data_fifo_out(50) => rd_data_fifo_out(50),
      rd_data_fifo_out(49) => rd_data_fifo_out(49),
      rd_data_fifo_out(48) => rd_data_fifo_out(48),
      rd_data_fifo_out(47) => rd_data_fifo_out(47),
      rd_data_fifo_out(46) => rd_data_fifo_out(46),
      rd_data_fifo_out(45) => rd_data_fifo_out(45),
      rd_data_fifo_out(44) => rd_data_fifo_out(44),
      rd_data_fifo_out(43) => rd_data_fifo_out(43),
      rd_data_fifo_out(42) => rd_data_fifo_out(42),
      rd_data_fifo_out(41) => rd_data_fifo_out(41),
      rd_data_fifo_out(40) => rd_data_fifo_out(40),
      rd_data_fifo_out(39) => rd_data_fifo_out(39),
      rd_data_fifo_out(38) => rd_data_fifo_out(38),
      rd_data_fifo_out(37) => rd_data_fifo_out(37),
      rd_data_fifo_out(36) => rd_data_fifo_out(36),
      rd_data_fifo_out(35) => rd_data_fifo_out(35),
      rd_data_fifo_out(34) => rd_data_fifo_out(34),
      rd_data_fifo_out(33) => rd_data_fifo_out(33),
      rd_data_fifo_out(32) => rd_data_fifo_out(32),
      rd_data_fifo_out(31) => rd_data_fifo_out(31),
      rd_data_fifo_out(30) => rd_data_fifo_out(30),
      rd_data_fifo_out(29) => rd_data_fifo_out(29),
      rd_data_fifo_out(28) => rd_data_fifo_out(28),
      rd_data_fifo_out(27) => rd_data_fifo_out(27),
      rd_data_fifo_out(26) => rd_data_fifo_out(26),
      rd_data_fifo_out(25) => rd_data_fifo_out(25),
      rd_data_fifo_out(24) => rd_data_fifo_out(24),
      rd_data_fifo_out(23) => rd_data_fifo_out(23),
      rd_data_fifo_out(22) => rd_data_fifo_out(22),
      rd_data_fifo_out(21) => rd_data_fifo_out(21),
      rd_data_fifo_out(20) => rd_data_fifo_out(20),
      rd_data_fifo_out(19) => rd_data_fifo_out(19),
      rd_data_fifo_out(18) => rd_data_fifo_out(18),
      rd_data_fifo_out(17) => rd_data_fifo_out(17),
      rd_data_fifo_out(16) => rd_data_fifo_out(16),
      rd_data_fifo_out(15) => rd_data_fifo_out(15),
      rd_data_fifo_out(14) => rd_data_fifo_out(14),
      rd_data_fifo_out(13) => rd_data_fifo_out(13),
      rd_data_fifo_out(12) => rd_data_fifo_out(12),
      rd_data_fifo_out(11) => rd_data_fifo_out(11),
      rd_data_fifo_out(10) => rd_data_fifo_out(10),
      rd_data_fifo_out(9) => rd_data_fifo_out(9),
      rd_data_fifo_out(8) => rd_data_fifo_out(8),
      rd_data_fifo_out(7) => rd_data_fifo_out(7),
      rd_data_fifo_out(6) => rd_data_fifo_out(6),
      rd_data_fifo_out(5) => rd_data_fifo_out(5),
      rd_data_fifo_out(4) => rd_data_fifo_out(4),
      rd_data_fifo_out(3) => rd_data_fifo_out(3),
      rd_data_fifo_out(2) => rd_data_fifo_out(2),
      rd_data_fifo_out(1) => rd_data_fifo_out(1),
      rd_data_fifo_out(0) => rd_data_fifo_out(0),
      app_wdf_data(127) => app_wdf_data(127),
      app_wdf_data(126) => app_wdf_data(126),
      app_wdf_data(125) => app_wdf_data(125),
      app_wdf_data(124) => app_wdf_data(124),
      app_wdf_data(123) => app_wdf_data(123),
      app_wdf_data(122) => app_wdf_data(122),
      app_wdf_data(121) => app_wdf_data(121),
      app_wdf_data(120) => app_wdf_data(120),
      app_wdf_data(119) => app_wdf_data(119),
      app_wdf_data(118) => app_wdf_data(118),
      app_wdf_data(117) => app_wdf_data(117),
      app_wdf_data(116) => app_wdf_data(116),
      app_wdf_data(115) => app_wdf_data(115),
      app_wdf_data(114) => app_wdf_data(114),
      app_wdf_data(113) => app_wdf_data(113),
      app_wdf_data(112) => app_wdf_data(112),
      app_wdf_data(111) => app_wdf_data(111),
      app_wdf_data(110) => app_wdf_data(110),
      app_wdf_data(109) => app_wdf_data(109),
      app_wdf_data(108) => app_wdf_data(108),
      app_wdf_data(107) => app_wdf_data(107),
      app_wdf_data(106) => app_wdf_data(106),
      app_wdf_data(105) => app_wdf_data(105),
      app_wdf_data(104) => app_wdf_data(104),
      app_wdf_data(103) => app_wdf_data(103),
      app_wdf_data(102) => app_wdf_data(102),
      app_wdf_data(101) => app_wdf_data(101),
      app_wdf_data(100) => app_wdf_data(100),
      app_wdf_data(99) => app_wdf_data(99),
      app_wdf_data(98) => app_wdf_data(98),
      app_wdf_data(97) => app_wdf_data(97),
      app_wdf_data(96) => app_wdf_data(96),
      app_wdf_data(95) => app_wdf_data(95),
      app_wdf_data(94) => app_wdf_data(94),
      app_wdf_data(93) => app_wdf_data(93),
      app_wdf_data(92) => app_wdf_data(92),
      app_wdf_data(91) => app_wdf_data(91),
      app_wdf_data(90) => app_wdf_data(90),
      app_wdf_data(89) => app_wdf_data(89),
      app_wdf_data(88) => app_wdf_data(88),
      app_wdf_data(87) => app_wdf_data(87),
      app_wdf_data(86) => app_wdf_data(86),
      app_wdf_data(85) => app_wdf_data(85),
      app_wdf_data(84) => app_wdf_data(84),
      app_wdf_data(83) => app_wdf_data(83),
      app_wdf_data(82) => app_wdf_data(82),
      app_wdf_data(81) => app_wdf_data(81),
      app_wdf_data(80) => app_wdf_data(80),
      app_wdf_data(79) => app_wdf_data(79),
      app_wdf_data(78) => app_wdf_data(78),
      app_wdf_data(77) => app_wdf_data(77),
      app_wdf_data(76) => app_wdf_data(76),
      app_wdf_data(75) => app_wdf_data(75),
      app_wdf_data(74) => app_wdf_data(74),
      app_wdf_data(73) => app_wdf_data(73),
      app_wdf_data(72) => app_wdf_data(72),
      app_wdf_data(71) => app_wdf_data(71),
      app_wdf_data(70) => app_wdf_data(70),
      app_wdf_data(69) => app_wdf_data(69),
      app_wdf_data(68) => app_wdf_data(68),
      app_wdf_data(67) => app_wdf_data(67),
      app_wdf_data(66) => app_wdf_data(66),
      app_wdf_data(65) => app_wdf_data(65),
      app_wdf_data(64) => app_wdf_data(64),
      app_wdf_data(63) => app_wdf_data(63),
      app_wdf_data(62) => app_wdf_data(62),
      app_wdf_data(61) => app_wdf_data(61),
      app_wdf_data(60) => app_wdf_data(60),
      app_wdf_data(59) => app_wdf_data(59),
      app_wdf_data(58) => app_wdf_data(58),
      app_wdf_data(57) => app_wdf_data(57),
      app_wdf_data(56) => app_wdf_data(56),
      app_wdf_data(55) => app_wdf_data(55),
      app_wdf_data(54) => app_wdf_data(54),
      app_wdf_data(53) => app_wdf_data(53),
      app_wdf_data(52) => app_wdf_data(52),
      app_wdf_data(51) => app_wdf_data(51),
      app_wdf_data(50) => app_wdf_data(50),
      app_wdf_data(49) => app_wdf_data(49),
      app_wdf_data(48) => app_wdf_data(48),
      app_wdf_data(47) => app_wdf_data(47),
      app_wdf_data(46) => app_wdf_data(46),
      app_wdf_data(45) => app_wdf_data(45),
      app_wdf_data(44) => app_wdf_data(44),
      app_wdf_data(43) => app_wdf_data(43),
      app_wdf_data(42) => app_wdf_data(42),
      app_wdf_data(41) => app_wdf_data(41),
      app_wdf_data(40) => app_wdf_data(40),
      app_wdf_data(39) => app_wdf_data(39),
      app_wdf_data(38) => app_wdf_data(38),
      app_wdf_data(37) => app_wdf_data(37),
      app_wdf_data(36) => app_wdf_data(36),
      app_wdf_data(35) => app_wdf_data(35),
      app_wdf_data(34) => app_wdf_data(34),
      app_wdf_data(33) => app_wdf_data(33),
      app_wdf_data(32) => app_wdf_data(32),
      app_wdf_data(31) => app_wdf_data(31),
      app_wdf_data(30) => app_wdf_data(30),
      app_wdf_data(29) => app_wdf_data(29),
      app_wdf_data(28) => app_wdf_data(28),
      app_wdf_data(27) => app_wdf_data(27),
      app_wdf_data(26) => app_wdf_data(26),
      app_wdf_data(25) => app_wdf_data(25),
      app_wdf_data(24) => app_wdf_data(24),
      app_wdf_data(23) => app_wdf_data(23),
      app_wdf_data(22) => app_wdf_data(22),
      app_wdf_data(21) => app_wdf_data(21),
      app_wdf_data(20) => app_wdf_data(20),
      app_wdf_data(19) => app_wdf_data(19),
      app_wdf_data(18) => app_wdf_data(18),
      app_wdf_data(17) => app_wdf_data(17),
      app_wdf_data(16) => app_wdf_data(16),
      app_wdf_data(15) => app_wdf_data(15),
      app_wdf_data(14) => app_wdf_data(14),
      app_wdf_data(13) => app_wdf_data(13),
      app_wdf_data(12) => app_wdf_data(12),
      app_wdf_data(11) => app_wdf_data(11),
      app_wdf_data(10) => app_wdf_data(10),
      app_wdf_data(9) => app_wdf_data(9),
      app_wdf_data(8) => app_wdf_data(8),
      app_wdf_data(7) => app_wdf_data(7),
      app_wdf_data(6) => app_wdf_data(6),
      app_wdf_data(5) => app_wdf_data(5),
      app_wdf_data(4) => app_wdf_data(4),
      app_wdf_data(3) => app_wdf_data(3),
      app_wdf_data(2) => app_wdf_data(2),
      app_wdf_data(1) => app_wdf_data(1),
      app_wdf_data(0) => app_wdf_data(0),
      app_wdf_mask_data(15) => app_af_addr_0_Q,
      app_wdf_mask_data(14) => app_af_addr_0_Q,
      app_wdf_mask_data(13) => app_af_addr_0_Q,
      app_wdf_mask_data(12) => app_af_addr_0_Q,
      app_wdf_mask_data(11) => app_af_addr_0_Q,
      app_wdf_mask_data(10) => app_af_addr_0_Q,
      app_wdf_mask_data(9) => app_af_addr_0_Q,
      app_wdf_mask_data(8) => app_af_addr_0_Q,
      app_wdf_mask_data(7) => app_af_addr_0_Q,
      app_wdf_mask_data(6) => app_af_addr_0_Q,
      app_wdf_mask_data(5) => app_af_addr_0_Q,
      app_wdf_mask_data(4) => app_af_addr_0_Q,
      app_wdf_mask_data(3) => app_af_addr_0_Q,
      app_wdf_mask_data(2) => app_af_addr_0_Q,
      app_wdf_mask_data(1) => app_af_addr_0_Q,
      app_wdf_mask_data(0) => app_af_addr_0_Q,
      app_af_addr(30) => app_af_addr_30_Q,
      app_af_addr(29) => app_af_addr_29_Q,
      app_af_addr(28) => app_af_addr_28_Q,
      app_af_addr(27) => app_af_addr_27_Q,
      app_af_addr(26) => app_af_addr_26_Q,
      app_af_addr(25) => app_af_addr_25_Q,
      app_af_addr(24) => app_af_addr_24_Q,
      app_af_addr(23) => app_af_addr_23_Q,
      app_af_addr(22) => app_af_addr_22_Q,
      app_af_addr(21) => app_af_addr_21_Q,
      app_af_addr(20) => app_af_addr_20_Q,
      app_af_addr(19) => app_af_addr_19_Q,
      app_af_addr(18) => app_af_addr_18_Q,
      app_af_addr(17) => app_af_addr_17_Q,
      app_af_addr(16) => app_af_addr_16_Q,
      app_af_addr(15) => app_af_addr_15_Q,
      app_af_addr(14) => app_af_addr_14_Q,
      app_af_addr(13) => app_af_addr_13_Q,
      app_af_addr(12) => app_af_addr_12_Q,
      app_af_addr(11) => app_af_addr_11_Q,
      app_af_addr(10) => app_af_addr_10_Q,
      app_af_addr(9) => app_af_addr_9_Q,
      app_af_addr(8) => app_af_addr_8_Q,
      app_af_addr(7) => app_af_addr_7_Q,
      app_af_addr(6) => app_af_addr_6_Q,
      app_af_addr(5) => app_af_addr_5_Q,
      app_af_addr(4) => app_af_addr_4_Q,
      app_af_addr(3) => app_af_addr_3_Q,
      app_af_addr(2) => app_af_addr_2_Q,
      app_af_addr(1) => app_af_addr_0_Q,
      app_af_addr(0) => app_af_addr_0_Q,
      app_af_cmd(2) => app_af_addr_0_Q,
      app_af_cmd(1) => app_af_addr_0_Q,
      app_af_cmd(0) => app_af_cmd(0)
    );
  data_count_or00011 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => update_mode(1),
      I1 => update_mode(2),
      O => data_count(11)
    );
  data_count_cmp_eq00041 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(0),
      I2 => update_mode(1),
      O => data_count(10)
    );
  data_count_8_1 : LUT3
    generic map(
      INIT => X"62"
    )
    port map (
      I0 => update_mode(1),
      I1 => update_mode(2),
      I2 => update_mode(0),
      O => data_count(8)
    );
  data_count_or00021 : LUT3
    generic map(
      INIT => X"18"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(0),
      I2 => update_mode(1),
      O => data_count(7)
    );
  data_count_9_1 : LUT3
    generic map(
      INIT => X"18"
    )
    port map (
      I0 => update_mode(0),
      I1 => update_mode(1),
      I2 => update_mode(2),
      O => data_count(9)
    );
  current_state_FSM_FFd2_In1 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => NlwRenamedSig_OI_mem_init_done,
      I1 => current_state_FSM_FFd1_16699,
      I2 => mem_preload_done1_16835,
      I3 => current_state_FSM_FFd2_16701,
      O => current_state_FSM_FFd2_In
    );
  rd_pattern_id1_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pattern_read_done1_16860,
      I1 => pattern_read_done_q1_16862,
      O => rd_pattern_id1_and0000
    );
  current_state_FSM_FFd1_In_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => NlwRenamedSig_OI_mem_init_done,
      I1 => mem_preload_done1_16835,
      O => N0
    );
  current_state_FSM_FFd1_In : LUT6
    generic map(
      INIT => X"01000000ABAAAAAA"
    )
    port map (
      I0 => current_state_FSM_FFd1_16699,
      I1 => mem_read_enable_q4_16844,
      I2 => current_state_FSM_FFd2_16701,
      I3 => N0,
      I4 => mem_read_enable_q3_16843,
      I5 => pattern_read_done1_16860,
      O => current_state_FSM_FFd1_In_16700
    );
  mem_preload_done2 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => mem_preload_done_1q_16837,
      I1 => mem_preload_done_2q_16838,
      O => mem_preload_done
    );
  app_af_addr_mux0000_15_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => current_state_FSM_FFd2_16701,
      I1 => wr_offset_addr(13),
      I2 => app_af_addr_15_Q,
      I3 => N9,
      O => app_af_addr_mux0000(15)
    );
  wr_offset_addr_mux0000_0_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => wr_data_valid,
      I1 => burst_indicator_16697,
      I2 => wr_offset_addr(12),
      O => N21
    );
  wr_offset_addr_mux0000_0_Q : LUT6
    generic map(
      INIT => X"00F008F000000800"
    )
    port map (
      I0 => N32,
      I1 => wr_offset_addr_addsub0000(13),
      I2 => wr_offset_addr(13),
      I3 => current_state_FSM_FFd2_16701,
      I4 => N21,
      I5 => current_state_FSM_FFd1_16699,
      O => wr_offset_addr_mux0000(0)
    );
  app_af_addr_mux0000_0_21 : LUT4
    generic map(
      INIT => X"CCC8"
    )
    port map (
      I0 => app_af_afull,
      I1 => current_state_FSM_FFd1_16699,
      I2 => rd_ab_fifo_afull,
      I3 => rd_cd_fifo_afull,
      O => N9
    );
  rd_pattern_id1_or00001 : LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => rst0,
      I1 => pattern_read_done1_16860,
      I2 => pattern_read_done_q1_16862,
      I3 => rd_pattern_id1_cmp_ge0000,
      O => rd_pattern_id1_or0000
    );
  rd_data_count_or00001 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => rd_data_fifo_out_1q_cmp_ge0000,
      I1 => current_state_FSM_FFd2_16701,
      I2 => current_state_FSM_FFd1_16699,
      I3 => rst0,
      O => rd_data_count_or0000
    );
  rd_data_fifo_out_1q_or00002 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => rd_data_valid,
      I1 => rst0,
      O => rd_data_fifo_out_1q_or00002_17400
    );
  rd_data_fifo_out_1q_or000041 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => rd_data_count(13),
      I1 => rd_data_count(12),
      I2 => rd_data_count(6),
      I3 => rd_data_count(7),
      I4 => rd_data_count(8),
      I5 => rd_data_count(9),
      O => rd_data_fifo_out_1q_or000041_17401
    );
  rd_data_fifo_out_1q_or000094 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => rd_data_count(1),
      I1 => rd_data_count(0),
      I2 => rd_data_count(2),
      I3 => rd_data_count(3),
      I4 => rd_data_count(4),
      I5 => rd_data_count(5),
      O => rd_data_fifo_out_1q_or000094_17402
    );
  wr_offset_addr_mux0000_10_11 : LUT5
    generic map(
      INIT => X"5FCC00CC"
    )
    port map (
      I0 => burst_indicator_16697,
      I1 => current_state_FSM_FFd1_16699,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      O => N1
    );
  app_wdf_wren_cmp_lt000021 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => wr_offset_addr(13),
      I1 => wr_offset_addr(12),
      I2 => N32,
      O => app_wdf_wren_cmp_lt0000
    );
  wr_offset_addr_mux0000_9_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(4),
      I1 => wr_offset_addr_addsub0000(4),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(9)
    );
  wr_offset_addr_mux0000_8_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(5),
      I1 => wr_offset_addr_addsub0000(5),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(8)
    );
  wr_offset_addr_mux0000_7_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(6),
      I1 => wr_offset_addr_addsub0000(6),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(7)
    );
  wr_offset_addr_mux0000_6_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(7),
      I1 => wr_offset_addr_addsub0000(7),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(6)
    );
  wr_offset_addr_mux0000_5_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(8),
      I1 => wr_offset_addr_addsub0000(8),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(5)
    );
  wr_offset_addr_mux0000_4_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(9),
      I1 => wr_offset_addr_addsub0000(9),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(4)
    );
  wr_offset_addr_mux0000_3_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(10),
      I1 => wr_offset_addr_addsub0000(10),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(3)
    );
  wr_offset_addr_mux0000_2_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(11),
      I1 => wr_offset_addr_addsub0000(11),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(2)
    );
  wr_offset_addr_mux0000_1_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(12),
      I1 => wr_offset_addr_addsub0000(12),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(1)
    );
  wr_offset_addr_mux0000_13_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(0),
      I1 => wr_offset_addr_addsub0000(0),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(13)
    );
  wr_offset_addr_mux0000_12_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(1),
      I1 => wr_offset_addr_addsub0000(1),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(12)
    );
  wr_offset_addr_mux0000_11_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(2),
      I1 => wr_offset_addr_addsub0000(2),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(11)
    );
  wr_offset_addr_mux0000_10_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => wr_offset_addr(3),
      I1 => wr_offset_addr_addsub0000(3),
      I2 => N10,
      I3 => N1,
      O => wr_offset_addr_mux0000(10)
    );
  app_wdf_wren_cmp_lt000014_SW0 : LUT5
    generic map(
      INIT => X"9D9B9FBF"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(1),
      I2 => wr_offset_addr(9),
      I3 => update_mode(0),
      I4 => wr_offset_addr(8),
      O => N6
    );
  app_wdf_wren_cmp_lt000014_SW1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(1),
      O => N7
    );
  app_wdf_wren_cmp_lt000014_SW2 : LUT6
    generic map(
      INIT => X"A5A5B5B5B5B5BDFF"
    )
    port map (
      I0 => update_mode(1),
      I1 => update_mode(0),
      I2 => update_mode(2),
      I3 => wr_offset_addr(6),
      I4 => wr_offset_addr(9),
      I5 => wr_offset_addr(8),
      O => N81
    );
  app_wdf_wren_cmp_lt000014 : LUT6
    generic map(
      INIT => X"0AAF0AAC0AA30AA0"
    )
    port map (
      I0 => N7,
      I1 => wr_offset_addr(7),
      I2 => wr_offset_addr(10),
      I3 => wr_offset_addr(11),
      I4 => N6,
      I5 => N81,
      O => N32
    );
  app_af_wren_cmp_gt00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rd_offset_addr(2),
      I1 => rd_offset_addr(3),
      I2 => rd_offset_addr(4),
      I3 => rd_offset_addr(5),
      I4 => rd_offset_addr(0),
      I5 => rd_offset_addr(1),
      O => app_af_wren_cmp_gt00001_16427
    );
  rd_offset_addr_mux0000_9_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(4),
      I2 => rd_offset_addr_addsub0000(4),
      I3 => N8,
      O => rd_offset_addr_mux0000(9)
    );
  rd_offset_addr_mux0000_8_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(5),
      I2 => rd_offset_addr_addsub0000(5),
      I3 => N8,
      O => rd_offset_addr_mux0000(8)
    );
  rd_offset_addr_mux0000_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(6),
      I2 => rd_offset_addr_addsub0000(6),
      I3 => N8,
      O => rd_offset_addr_mux0000(7)
    );
  rd_offset_addr_mux0000_6_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(7),
      I2 => rd_offset_addr_addsub0000(7),
      I3 => N8,
      O => rd_offset_addr_mux0000(6)
    );
  rd_offset_addr_mux0000_5_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(8),
      I2 => rd_offset_addr_addsub0000(8),
      I3 => N8,
      O => rd_offset_addr_mux0000(5)
    );
  rd_offset_addr_mux0000_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(9),
      I2 => rd_offset_addr_addsub0000(9),
      I3 => N8,
      O => rd_offset_addr_mux0000(4)
    );
  rd_offset_addr_mux0000_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(10),
      I2 => rd_offset_addr_addsub0000(10),
      I3 => N8,
      O => rd_offset_addr_mux0000(3)
    );
  rd_offset_addr_mux0000_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(11),
      I2 => rd_offset_addr_addsub0000(11),
      I3 => N8,
      O => rd_offset_addr_mux0000(2)
    );
  rd_offset_addr_mux0000_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(12),
      I2 => rd_offset_addr_addsub0000(12),
      I3 => N8,
      O => rd_offset_addr_mux0000(1)
    );
  rd_offset_addr_mux0000_13_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(0),
      I2 => rd_offset_addr_addsub0000(0),
      I3 => N8,
      O => rd_offset_addr_mux0000(13)
    );
  rd_offset_addr_mux0000_12_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(1),
      I2 => rd_offset_addr_addsub0000(1),
      I3 => N8,
      O => rd_offset_addr_mux0000(12)
    );
  rd_offset_addr_mux0000_11_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(2),
      I2 => rd_offset_addr_addsub0000(2),
      I3 => N8,
      O => rd_offset_addr_mux0000(11)
    );
  rd_offset_addr_mux0000_10_2 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2,
      I1 => rd_offset_addr(3),
      I2 => rd_offset_addr_addsub0000(3),
      I3 => N8,
      O => rd_offset_addr_mux0000(10)
    );
  rd_offset_addr_mux0000_10_11 : LUT5
    generic map(
      INIT => X"FFFCFFB8"
    )
    port map (
      I0 => rd_offset_addr(13),
      I1 => current_state_FSM_FFd1_16699,
      I2 => current_state_FSM_FFd2_16701,
      I3 => N9,
      I4 => app_af_wren_cmp_gt00003,
      O => N2
    );
  app_af_cmd_mux0000_2_11 : LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => rd_ab_fifo_afull,
      I1 => rd_cd_fifo_afull,
      I2 => rd_offset_addr(13),
      I3 => current_state_FSM_FFd1_16699,
      I4 => app_af_afull,
      I5 => app_af_wren_cmp_gt00003,
      O => N8
    );
  app_af_addr_mux0000_9_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_21_Q,
      I1 => write_pattern_count(5),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(5),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(9)
    );
  app_af_addr_mux0000_8_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_22_Q,
      I1 => write_pattern_count(6),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(6),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(8)
    );
  app_af_addr_mux0000_7_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_23_Q,
      I1 => write_pattern_count(7),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(7),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(7)
    );
  app_af_addr_mux0000_6_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_24_Q,
      I1 => write_pattern_count(8),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(8),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(6)
    );
  app_af_addr_mux0000_5_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_25_Q,
      I1 => write_pattern_count(9),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(9),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(5)
    );
  app_af_addr_mux0000_4_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_26_Q,
      I1 => write_pattern_count(10),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(10),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(4)
    );
  app_af_addr_mux0000_3_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_27_Q,
      I1 => write_pattern_count(11),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(11),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(3)
    );
  app_af_addr_mux0000_2_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_28_Q,
      I1 => write_pattern_count(12),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(12),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(2)
    );
  app_af_addr_mux0000_28_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_2_Q,
      I1 => wr_offset_addr(0),
      I2 => rd_offset_addr(0),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(28)
    );
  app_af_addr_mux0000_27_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_3_Q,
      I1 => wr_offset_addr(1),
      I2 => rd_offset_addr(1),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(27)
    );
  app_af_addr_mux0000_26_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_4_Q,
      I1 => wr_offset_addr(2),
      I2 => rd_offset_addr(2),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(26)
    );
  app_af_addr_mux0000_25_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_5_Q,
      I1 => wr_offset_addr(3),
      I2 => rd_offset_addr(3),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(25)
    );
  app_af_addr_mux0000_24_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_6_Q,
      I1 => wr_offset_addr(4),
      I2 => rd_offset_addr(4),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(24)
    );
  app_af_addr_mux0000_23_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_7_Q,
      I1 => wr_offset_addr(5),
      I2 => rd_offset_addr(5),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(23)
    );
  app_af_addr_mux0000_22_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_8_Q,
      I1 => wr_offset_addr(6),
      I2 => rd_offset_addr(6),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(22)
    );
  app_af_addr_mux0000_21_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_9_Q,
      I1 => wr_offset_addr(7),
      I2 => rd_offset_addr(7),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(21)
    );
  app_af_addr_mux0000_20_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_10_Q,
      I1 => wr_offset_addr(8),
      I2 => rd_offset_addr(8),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(20)
    );
  app_af_addr_mux0000_1_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_29_Q,
      I1 => write_pattern_count(13),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(13),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(1)
    );
  app_af_addr_mux0000_19_1 : LUT6
    generic map(
      INIT => X"FEFCEECCFAF0AA00"
    )
    port map (
      I0 => app_af_addr_11_Q,
      I1 => rd_offset_addr(9),
      I2 => wr_offset_addr(9),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(19)
    );
  app_af_addr_mux0000_18_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_12_Q,
      I1 => wr_offset_addr(10),
      I2 => rd_offset_addr(10),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(18)
    );
  app_af_addr_mux0000_17_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_13_Q,
      I1 => wr_offset_addr(11),
      I2 => rd_offset_addr(11),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(17)
    );
  app_af_addr_mux0000_16_1 : LUT6
    generic map(
      INIT => X"FEFCEECCFAF0AA00"
    )
    port map (
      I0 => app_af_addr_14_Q,
      I1 => rd_offset_addr(12),
      I2 => wr_offset_addr(12),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(16)
    );
  app_af_addr_mux0000_14_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_16_Q,
      I1 => write_pattern_count(0),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(0),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(14)
    );
  app_af_addr_mux0000_13_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_17_Q,
      I1 => write_pattern_count(1),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(1),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(13)
    );
  app_af_addr_mux0000_12_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_18_Q,
      I1 => write_pattern_count(2),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(2),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(12)
    );
  app_af_addr_mux0000_11_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_19_Q,
      I1 => write_pattern_count(3),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(3),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(11)
    );
  app_af_addr_mux0000_10_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_20_Q,
      I1 => write_pattern_count(4),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(4),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(10)
    );
  app_af_addr_mux0000_0_1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => app_af_addr_30_Q,
      I1 => write_pattern_count(14),
      I2 => NlwRenamedSig_OI_rd_pattern_id1(14),
      I3 => N9,
      I4 => N11,
      I5 => N8,
      O => app_af_addr_mux0000(0)
    );
  pattern_read_done1_mux0000_SW0 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => current_state_FSM_FFd1_16699,
      I1 => app_af_afull,
      I2 => rd_cd_fifo_afull,
      I3 => rd_ab_fifo_afull,
      O => N12
    );
  pattern_read_done1_mux0000 : LUT6
    generic map(
      INIT => X"FFCCFFC0EECCEAC0"
    )
    port map (
      I0 => rd_offset_addr(13),
      I1 => pattern_read_done1_16860,
      I2 => current_state_FSM_FFd2_16701,
      I3 => N12,
      I4 => N9,
      I5 => app_af_wren_cmp_gt00003,
      O => pattern_read_done1_mux0000_16861
    );
  app_af_wren_cmp_gt00002119 : LUT6
    generic map(
      INIT => X"5555400054544000"
    )
    port map (
      I0 => data_count(7),
      I1 => rd_offset_addr(7),
      I2 => rd_offset_addr(6),
      I3 => rd_offset_addr(8),
      I4 => app_af_wren_cmp_gt0000283_16433,
      I5 => app_af_wren_cmp_gt00001_16427,
      O => app_af_wren_cmp_gt00002119_16428
    );
  rd_offset_addr_mux0000_0_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => app_af_afull,
      I1 => rd_cd_fifo_afull,
      I2 => rd_ab_fifo_afull,
      O => N14
    );
  rd_offset_addr_mux0000_0_Q : LUT6
    generic map(
      INIT => X"AF88AA88AA88AA88"
    )
    port map (
      I0 => rd_offset_addr(13),
      I1 => current_state_FSM_FFd2_16701,
      I2 => app_af_wren_cmp_gt00003,
      I3 => current_state_FSM_FFd1_16699,
      I4 => rd_offset_addr_addsub0000(13),
      I5 => N14,
      O => rd_offset_addr_mux0000(0)
    );
  Madd_wr_offset_addr_addsub0000_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(1),
      O => Madd_wr_offset_addr_addsub0000_cy_1_rt_16140
    );
  Madd_wr_offset_addr_addsub0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(2),
      O => Madd_wr_offset_addr_addsub0000_cy_2_rt_16142
    );
  Madd_wr_offset_addr_addsub0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(3),
      O => Madd_wr_offset_addr_addsub0000_cy_3_rt_16144
    );
  Madd_wr_offset_addr_addsub0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(4),
      O => Madd_wr_offset_addr_addsub0000_cy_4_rt_16146
    );
  Madd_wr_offset_addr_addsub0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(5),
      O => Madd_wr_offset_addr_addsub0000_cy_5_rt_16148
    );
  Madd_wr_offset_addr_addsub0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(6),
      O => Madd_wr_offset_addr_addsub0000_cy_6_rt_16150
    );
  Madd_wr_offset_addr_addsub0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(7),
      O => Madd_wr_offset_addr_addsub0000_cy_7_rt_16152
    );
  Madd_wr_offset_addr_addsub0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(8),
      O => Madd_wr_offset_addr_addsub0000_cy_8_rt_16154
    );
  Madd_wr_offset_addr_addsub0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(9),
      O => Madd_wr_offset_addr_addsub0000_cy_9_rt_16156
    );
  Madd_wr_offset_addr_addsub0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(10),
      O => Madd_wr_offset_addr_addsub0000_cy_10_rt_16134
    );
  Madd_wr_offset_addr_addsub0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(11),
      O => Madd_wr_offset_addr_addsub0000_cy_11_rt_16136
    );
  Madd_wr_offset_addr_addsub0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(12),
      O => Madd_wr_offset_addr_addsub0000_cy_12_rt_16138
    );
  Madd_rd_offset_addr_addsub0000_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(1),
      O => Madd_rd_offset_addr_addsub0000_cy_1_rt_16113
    );
  Madd_rd_offset_addr_addsub0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(2),
      O => Madd_rd_offset_addr_addsub0000_cy_2_rt_16115
    );
  Madd_rd_offset_addr_addsub0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(3),
      O => Madd_rd_offset_addr_addsub0000_cy_3_rt_16117
    );
  Madd_rd_offset_addr_addsub0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(4),
      O => Madd_rd_offset_addr_addsub0000_cy_4_rt_16119
    );
  Madd_rd_offset_addr_addsub0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(5),
      O => Madd_rd_offset_addr_addsub0000_cy_5_rt_16121
    );
  Madd_rd_offset_addr_addsub0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(6),
      O => Madd_rd_offset_addr_addsub0000_cy_6_rt_16123
    );
  Madd_rd_offset_addr_addsub0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(7),
      O => Madd_rd_offset_addr_addsub0000_cy_7_rt_16125
    );
  Madd_rd_offset_addr_addsub0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(8),
      O => Madd_rd_offset_addr_addsub0000_cy_8_rt_16127
    );
  Madd_rd_offset_addr_addsub0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(9),
      O => Madd_rd_offset_addr_addsub0000_cy_9_rt_16129
    );
  Madd_rd_offset_addr_addsub0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(10),
      O => Madd_rd_offset_addr_addsub0000_cy_10_rt_16107
    );
  Madd_rd_offset_addr_addsub0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(11),
      O => Madd_rd_offset_addr_addsub0000_cy_11_rt_16109
    );
  Madd_rd_offset_addr_addsub0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(12),
      O => Madd_rd_offset_addr_addsub0000_cy_12_rt_16111
    );
  Mcount_rd_data_count_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(1),
      O => Mcount_rd_data_count_cy_1_rt_16226
    );
  Mcount_rd_data_count_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(2),
      O => Mcount_rd_data_count_cy_2_rt_16228
    );
  Mcount_rd_data_count_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(3),
      O => Mcount_rd_data_count_cy_3_rt_16230
    );
  Mcount_rd_data_count_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(4),
      O => Mcount_rd_data_count_cy_4_rt_16232
    );
  Mcount_rd_data_count_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(5),
      O => Mcount_rd_data_count_cy_5_rt_16234
    );
  Mcount_rd_data_count_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(6),
      O => Mcount_rd_data_count_cy_6_rt_16236
    );
  Mcount_rd_data_count_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(7),
      O => Mcount_rd_data_count_cy_7_rt_16238
    );
  Mcount_rd_data_count_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(8),
      O => Mcount_rd_data_count_cy_8_rt_16240
    );
  Mcount_rd_data_count_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(9),
      O => Mcount_rd_data_count_cy_9_rt_16242
    );
  Mcount_rd_data_count_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(10),
      O => Mcount_rd_data_count_cy_10_rt_16220
    );
  Mcount_rd_data_count_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(11),
      O => Mcount_rd_data_count_cy_11_rt_16222
    );
  Mcount_rd_data_count_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(12),
      O => Mcount_rd_data_count_cy_12_rt_16224
    );
  Mcount_rd_pattern_id1_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(1),
      O => Mcount_rd_pattern_id1_cy_1_rt_16255
    );
  Mcount_rd_pattern_id1_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(2),
      O => Mcount_rd_pattern_id1_cy_2_rt_16257
    );
  Mcount_rd_pattern_id1_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(3),
      O => Mcount_rd_pattern_id1_cy_3_rt_16259
    );
  Mcount_rd_pattern_id1_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(4),
      O => Mcount_rd_pattern_id1_cy_4_rt_16261
    );
  Mcount_rd_pattern_id1_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(5),
      O => Mcount_rd_pattern_id1_cy_5_rt_16263
    );
  Mcount_rd_pattern_id1_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(6),
      O => Mcount_rd_pattern_id1_cy_6_rt_16265
    );
  Mcount_rd_pattern_id1_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(7),
      O => Mcount_rd_pattern_id1_cy_7_rt_16267
    );
  Mcount_rd_pattern_id1_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(8),
      O => Mcount_rd_pattern_id1_cy_8_rt_16269
    );
  Mcount_rd_pattern_id1_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(9),
      O => Mcount_rd_pattern_id1_cy_9_rt_16271
    );
  Mcount_rd_pattern_id1_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(10),
      O => Mcount_rd_pattern_id1_cy_10_rt_16247
    );
  Mcount_rd_pattern_id1_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(11),
      O => Mcount_rd_pattern_id1_cy_11_rt_16249
    );
  Mcount_rd_pattern_id1_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(12),
      O => Mcount_rd_pattern_id1_cy_12_rt_16251
    );
  Mcount_rd_pattern_id1_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(13),
      O => Mcount_rd_pattern_id1_cy_13_rt_16253
    );
  Mcount_write_pattern_count_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(1),
      O => Mcount_write_pattern_count_cy_1_rt_16284
    );
  Mcount_write_pattern_count_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(2),
      O => Mcount_write_pattern_count_cy_2_rt_16286
    );
  Mcount_write_pattern_count_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(3),
      O => Mcount_write_pattern_count_cy_3_rt_16288
    );
  Mcount_write_pattern_count_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(4),
      O => Mcount_write_pattern_count_cy_4_rt_16290
    );
  Mcount_write_pattern_count_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(5),
      O => Mcount_write_pattern_count_cy_5_rt_16292
    );
  Mcount_write_pattern_count_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(6),
      O => Mcount_write_pattern_count_cy_6_rt_16294
    );
  Mcount_write_pattern_count_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(7),
      O => Mcount_write_pattern_count_cy_7_rt_16296
    );
  Mcount_write_pattern_count_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(8),
      O => Mcount_write_pattern_count_cy_8_rt_16298
    );
  Mcount_write_pattern_count_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(9),
      O => Mcount_write_pattern_count_cy_9_rt_16300
    );
  Mcount_write_pattern_count_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(10),
      O => Mcount_write_pattern_count_cy_10_rt_16276
    );
  Mcount_write_pattern_count_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(11),
      O => Mcount_write_pattern_count_cy_11_rt_16278
    );
  Mcount_write_pattern_count_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(12),
      O => Mcount_write_pattern_count_cy_12_rt_16280
    );
  Mcount_write_pattern_count_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(13),
      O => Mcount_write_pattern_count_cy_13_rt_16282
    );
  Madd_wr_offset_addr_addsub0000_xor_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_offset_addr(13),
      O => Madd_wr_offset_addr_addsub0000_xor_13_rt_16158
    );
  Madd_rd_offset_addr_addsub0000_xor_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_offset_addr(13),
      O => Madd_rd_offset_addr_addsub0000_xor_13_rt_16131
    );
  Mcount_rd_data_count_xor_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_data_count(13),
      O => Mcount_rd_data_count_xor_13_rt_16244
    );
  Mcount_rd_pattern_id1_xor_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_rd_pattern_id1(14),
      O => Mcount_rd_pattern_id1_xor_14_rt_16273
    );
  Mcount_write_pattern_count_xor_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_pattern_count(14),
      O => Mcount_write_pattern_count_xor_14_rt_16302
    );
  burst_indicator : FDR
    port map (
      C => mem_clk2x,
      D => burst_indicator_rstpot_16698,
      R => rst0,
      Q => burst_indicator_16697
    );
  mem_preload_done1 : FDR
    port map (
      C => mem_clk2x,
      D => mem_preload_done1_rstpot_16836,
      R => rst0,
      Q => mem_preload_done1_16835
    );
  app_wdf_wren : FDR
    port map (
      C => mem_clk2x,
      D => app_wdf_wren_rstpot_16696,
      R => rst0,
      Q => app_wdf_wren_16694
    );
  mem_get_data1 : FDR
    port map (
      C => mem_clk2x,
      D => mem_get_data1_rstpot_16832,
      R => rst0,
      Q => NlwRenamedSig_OI_mem_get_data1
    );
  mem_get_data1_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
    port map (
      I0 => app_af_afull,
      I1 => app_wdf_wren_cmp_lt0000,
      I2 => wr_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_afull,
      I5 => N4,
      O => mem_get_data1_rstpot_16832
    );
  app_wdf_wren_rstpot : LUT5
    generic map(
      INIT => X"FA888A88"
    )
    port map (
      I0 => app_wdf_wren_16694,
      I1 => N9,
      I2 => app_wdf_wren_cmp_lt0000,
      I3 => current_state_FSM_FFd2_16701,
      I4 => wr_data_valid,
      O => app_wdf_wren_rstpot_16696
    );
  app_af_wren_cmp_gt0000255 : LUT5
    generic map(
      INIT => X"F2222222"
    )
    port map (
      I0 => rd_offset_addr(8),
      I1 => data_count(9),
      I2 => rd_offset_addr(7),
      I3 => app_af_wren_cmp_gt0000234_16430,
      I4 => app_af_wren_cmp_gt00001_16427,
      O => app_af_wren_cmp_gt0000255_16431
    );
  app_wdf_data_mux0000_9_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(118),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(118),
      O => app_wdf_data_mux0000(9)
    );
  app_wdf_data_mux0000_99_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(28),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(28),
      O => app_wdf_data_mux0000(99)
    );
  app_wdf_data_mux0000_98_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(29),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(29),
      O => app_wdf_data_mux0000(98)
    );
  app_wdf_data_mux0000_97_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(30),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(30),
      O => app_wdf_data_mux0000(97)
    );
  app_wdf_data_mux0000_96_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(31),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(31),
      O => app_wdf_data_mux0000(96)
    );
  app_wdf_data_mux0000_95_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(32),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(32),
      O => app_wdf_data_mux0000(95)
    );
  app_wdf_data_mux0000_94_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(33),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(33),
      O => app_wdf_data_mux0000(94)
    );
  app_wdf_data_mux0000_93_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(34),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(34),
      O => app_wdf_data_mux0000(93)
    );
  app_wdf_data_mux0000_92_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(35),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(35),
      O => app_wdf_data_mux0000(92)
    );
  app_wdf_data_mux0000_91_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(36),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(36),
      O => app_wdf_data_mux0000(91)
    );
  app_wdf_data_mux0000_90_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(37),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(37),
      O => app_wdf_data_mux0000(90)
    );
  app_wdf_data_mux0000_8_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(119),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(119),
      O => app_wdf_data_mux0000(8)
    );
  app_wdf_data_mux0000_89_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(38),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(38),
      O => app_wdf_data_mux0000(89)
    );
  app_wdf_data_mux0000_88_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(39),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(39),
      O => app_wdf_data_mux0000(88)
    );
  app_wdf_data_mux0000_87_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(40),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(40),
      O => app_wdf_data_mux0000(87)
    );
  app_wdf_data_mux0000_86_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(41),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(41),
      O => app_wdf_data_mux0000(86)
    );
  app_wdf_data_mux0000_85_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(42),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(42),
      O => app_wdf_data_mux0000(85)
    );
  app_wdf_data_mux0000_84_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(43),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(43),
      O => app_wdf_data_mux0000(84)
    );
  app_wdf_data_mux0000_83_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(44),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(44),
      O => app_wdf_data_mux0000(83)
    );
  app_wdf_data_mux0000_82_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(45),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(45),
      O => app_wdf_data_mux0000(82)
    );
  app_wdf_data_mux0000_81_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(46),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(46),
      O => app_wdf_data_mux0000(81)
    );
  app_wdf_data_mux0000_80_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(47),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(47),
      O => app_wdf_data_mux0000(80)
    );
  app_wdf_data_mux0000_7_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(120),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(120),
      O => app_wdf_data_mux0000(7)
    );
  app_wdf_data_mux0000_79_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(48),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(48),
      O => app_wdf_data_mux0000(79)
    );
  app_wdf_data_mux0000_78_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(49),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(49),
      O => app_wdf_data_mux0000(78)
    );
  app_wdf_data_mux0000_77_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(50),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(50),
      O => app_wdf_data_mux0000(77)
    );
  app_wdf_data_mux0000_76_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(51),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(51),
      O => app_wdf_data_mux0000(76)
    );
  app_wdf_data_mux0000_75_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(52),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(52),
      O => app_wdf_data_mux0000(75)
    );
  app_wdf_data_mux0000_74_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(53),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(53),
      O => app_wdf_data_mux0000(74)
    );
  app_wdf_data_mux0000_73_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(54),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(54),
      O => app_wdf_data_mux0000(73)
    );
  app_wdf_data_mux0000_72_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(55),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(55),
      O => app_wdf_data_mux0000(72)
    );
  app_wdf_data_mux0000_71_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(56),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(56),
      O => app_wdf_data_mux0000(71)
    );
  app_wdf_data_mux0000_70_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(57),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(57),
      O => app_wdf_data_mux0000(70)
    );
  app_wdf_data_mux0000_6_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(121),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(121),
      O => app_wdf_data_mux0000(6)
    );
  app_wdf_data_mux0000_69_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(58),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(58),
      O => app_wdf_data_mux0000(69)
    );
  app_wdf_data_mux0000_68_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(59),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(59),
      O => app_wdf_data_mux0000(68)
    );
  app_wdf_data_mux0000_67_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(60),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(60),
      O => app_wdf_data_mux0000(67)
    );
  app_wdf_data_mux0000_66_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(61),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(61),
      O => app_wdf_data_mux0000(66)
    );
  app_wdf_data_mux0000_65_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(62),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(62),
      O => app_wdf_data_mux0000(65)
    );
  app_wdf_data_mux0000_64_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(63),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(63),
      O => app_wdf_data_mux0000(64)
    );
  app_wdf_data_mux0000_63_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(64),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(64),
      O => app_wdf_data_mux0000(63)
    );
  app_wdf_data_mux0000_62_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(65),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(65),
      O => app_wdf_data_mux0000(62)
    );
  app_wdf_data_mux0000_61_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(66),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(66),
      O => app_wdf_data_mux0000(61)
    );
  app_wdf_data_mux0000_60_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(67),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(67),
      O => app_wdf_data_mux0000(60)
    );
  app_wdf_data_mux0000_5_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(122),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(122),
      O => app_wdf_data_mux0000(5)
    );
  app_wdf_data_mux0000_59_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(68),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(68),
      O => app_wdf_data_mux0000(59)
    );
  app_wdf_data_mux0000_58_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(69),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(69),
      O => app_wdf_data_mux0000(58)
    );
  app_wdf_data_mux0000_57_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(70),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(70),
      O => app_wdf_data_mux0000(57)
    );
  app_wdf_data_mux0000_56_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(71),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(71),
      O => app_wdf_data_mux0000(56)
    );
  app_wdf_data_mux0000_55_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(72),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(72),
      O => app_wdf_data_mux0000(55)
    );
  app_wdf_data_mux0000_54_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(73),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(73),
      O => app_wdf_data_mux0000(54)
    );
  app_wdf_data_mux0000_53_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(74),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(74),
      O => app_wdf_data_mux0000(53)
    );
  app_wdf_data_mux0000_52_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(75),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(75),
      O => app_wdf_data_mux0000(52)
    );
  app_wdf_data_mux0000_51_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(76),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(76),
      O => app_wdf_data_mux0000(51)
    );
  app_wdf_data_mux0000_50_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(77),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(77),
      O => app_wdf_data_mux0000(50)
    );
  app_wdf_data_mux0000_4_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(123),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(123),
      O => app_wdf_data_mux0000(4)
    );
  app_wdf_data_mux0000_49_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(78),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(78),
      O => app_wdf_data_mux0000(49)
    );
  app_wdf_data_mux0000_48_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(79),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(79),
      O => app_wdf_data_mux0000(48)
    );
  app_wdf_data_mux0000_47_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(80),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(80),
      O => app_wdf_data_mux0000(47)
    );
  app_wdf_data_mux0000_46_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(81),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(81),
      O => app_wdf_data_mux0000(46)
    );
  app_wdf_data_mux0000_45_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(82),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(82),
      O => app_wdf_data_mux0000(45)
    );
  app_wdf_data_mux0000_44_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(83),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(83),
      O => app_wdf_data_mux0000(44)
    );
  app_wdf_data_mux0000_43_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(84),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(84),
      O => app_wdf_data_mux0000(43)
    );
  app_wdf_data_mux0000_42_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(85),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(85),
      O => app_wdf_data_mux0000(42)
    );
  app_wdf_data_mux0000_41_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(86),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(86),
      O => app_wdf_data_mux0000(41)
    );
  app_wdf_data_mux0000_40_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(87),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(87),
      O => app_wdf_data_mux0000(40)
    );
  app_wdf_data_mux0000_3_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(124),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(124),
      O => app_wdf_data_mux0000(3)
    );
  app_wdf_data_mux0000_39_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(88),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(88),
      O => app_wdf_data_mux0000(39)
    );
  app_wdf_data_mux0000_38_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(89),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(89),
      O => app_wdf_data_mux0000(38)
    );
  app_wdf_data_mux0000_37_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(90),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(90),
      O => app_wdf_data_mux0000(37)
    );
  app_wdf_data_mux0000_36_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(91),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(91),
      O => app_wdf_data_mux0000(36)
    );
  app_wdf_data_mux0000_35_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(92),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(92),
      O => app_wdf_data_mux0000(35)
    );
  app_wdf_data_mux0000_34_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(93),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(93),
      O => app_wdf_data_mux0000(34)
    );
  app_wdf_data_mux0000_33_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(94),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(94),
      O => app_wdf_data_mux0000(33)
    );
  app_wdf_data_mux0000_32_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(95),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(95),
      O => app_wdf_data_mux0000(32)
    );
  app_wdf_data_mux0000_31_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(96),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(96),
      O => app_wdf_data_mux0000(31)
    );
  app_wdf_data_mux0000_30_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(97),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(97),
      O => app_wdf_data_mux0000(30)
    );
  app_wdf_data_mux0000_2_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(125),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(125),
      O => app_wdf_data_mux0000(2)
    );
  app_wdf_data_mux0000_29_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(98),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(98),
      O => app_wdf_data_mux0000(29)
    );
  app_wdf_data_mux0000_28_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(99),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(99),
      O => app_wdf_data_mux0000(28)
    );
  app_wdf_data_mux0000_27_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(100),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(100),
      O => app_wdf_data_mux0000(27)
    );
  app_wdf_data_mux0000_26_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(101),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(101),
      O => app_wdf_data_mux0000(26)
    );
  app_wdf_data_mux0000_25_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(102),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(102),
      O => app_wdf_data_mux0000(25)
    );
  app_wdf_data_mux0000_24_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(103),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(103),
      O => app_wdf_data_mux0000(24)
    );
  app_wdf_data_mux0000_23_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(104),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(104),
      O => app_wdf_data_mux0000(23)
    );
  app_wdf_data_mux0000_22_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(105),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(105),
      O => app_wdf_data_mux0000(22)
    );
  app_wdf_data_mux0000_21_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(106),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(106),
      O => app_wdf_data_mux0000(21)
    );
  app_wdf_data_mux0000_20_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(107),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(107),
      O => app_wdf_data_mux0000(20)
    );
  app_wdf_data_mux0000_1_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(126),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(126),
      O => app_wdf_data_mux0000(1)
    );
  app_wdf_data_mux0000_19_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(108),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(108),
      O => app_wdf_data_mux0000(19)
    );
  app_wdf_data_mux0000_18_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(109),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(109),
      O => app_wdf_data_mux0000(18)
    );
  app_wdf_data_mux0000_17_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(110),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(110),
      O => app_wdf_data_mux0000(17)
    );
  app_wdf_data_mux0000_16_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(111),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(111),
      O => app_wdf_data_mux0000(16)
    );
  app_wdf_data_mux0000_15_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(112),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(112),
      O => app_wdf_data_mux0000(15)
    );
  app_wdf_data_mux0000_14_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(113),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(113),
      O => app_wdf_data_mux0000(14)
    );
  app_wdf_data_mux0000_13_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(114),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(114),
      O => app_wdf_data_mux0000(13)
    );
  app_wdf_data_mux0000_12_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(115),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(115),
      O => app_wdf_data_mux0000(12)
    );
  app_wdf_data_mux0000_127_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(0),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(0),
      O => app_wdf_data_mux0000(127)
    );
  app_wdf_data_mux0000_126_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(1),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(1),
      O => app_wdf_data_mux0000(126)
    );
  app_wdf_data_mux0000_125_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(2),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(2),
      O => app_wdf_data_mux0000(125)
    );
  app_wdf_data_mux0000_124_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(3),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(3),
      O => app_wdf_data_mux0000(124)
    );
  app_wdf_data_mux0000_123_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(4),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(4),
      O => app_wdf_data_mux0000(123)
    );
  app_wdf_data_mux0000_122_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(5),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(5),
      O => app_wdf_data_mux0000(122)
    );
  app_wdf_data_mux0000_121_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(6),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(6),
      O => app_wdf_data_mux0000(121)
    );
  app_wdf_data_mux0000_120_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(7),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(7),
      O => app_wdf_data_mux0000(120)
    );
  app_wdf_data_mux0000_11_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(116),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(116),
      O => app_wdf_data_mux0000(11)
    );
  app_wdf_data_mux0000_119_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(8),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(8),
      O => app_wdf_data_mux0000(119)
    );
  app_wdf_data_mux0000_118_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(9),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(9),
      O => app_wdf_data_mux0000(118)
    );
  app_wdf_data_mux0000_117_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(10),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(10),
      O => app_wdf_data_mux0000(117)
    );
  app_wdf_data_mux0000_116_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(11),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(11),
      O => app_wdf_data_mux0000(116)
    );
  app_wdf_data_mux0000_115_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(12),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(12),
      O => app_wdf_data_mux0000(115)
    );
  app_wdf_data_mux0000_114_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(13),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(13),
      O => app_wdf_data_mux0000(114)
    );
  app_wdf_data_mux0000_113_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(14),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(14),
      O => app_wdf_data_mux0000(113)
    );
  app_wdf_data_mux0000_112_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(15),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(15),
      O => app_wdf_data_mux0000(112)
    );
  app_wdf_data_mux0000_111_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(16),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(16),
      O => app_wdf_data_mux0000(111)
    );
  app_wdf_data_mux0000_110_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(17),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(17),
      O => app_wdf_data_mux0000(110)
    );
  app_wdf_data_mux0000_10_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(117),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(117),
      O => app_wdf_data_mux0000(10)
    );
  app_wdf_data_mux0000_109_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(18),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(18),
      O => app_wdf_data_mux0000(109)
    );
  app_wdf_data_mux0000_108_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(19),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(19),
      O => app_wdf_data_mux0000(108)
    );
  app_wdf_data_mux0000_107_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(20),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(20),
      O => app_wdf_data_mux0000(107)
    );
  app_wdf_data_mux0000_106_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(21),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(21),
      O => app_wdf_data_mux0000(106)
    );
  app_wdf_data_mux0000_105_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(22),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(22),
      O => app_wdf_data_mux0000(105)
    );
  app_wdf_data_mux0000_104_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(23),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(23),
      O => app_wdf_data_mux0000(104)
    );
  app_wdf_data_mux0000_103_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(24),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(24),
      O => app_wdf_data_mux0000(103)
    );
  app_wdf_data_mux0000_102_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(25),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(25),
      O => app_wdf_data_mux0000(102)
    );
  app_wdf_data_mux0000_101_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(26),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(26),
      O => app_wdf_data_mux0000(101)
    );
  app_wdf_data_mux0000_100_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(27),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(27),
      O => app_wdf_data_mux0000(100)
    );
  app_wdf_data_mux0000_0_1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => app_wdf_data(127),
      I1 => N9,
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => app_wdf_wren_cmp_lt0000,
      I5 => wr_data(127),
      O => app_wdf_data_mux0000(0)
    );
  app_af_addr_mux0000_0_31 : LUT6
    generic map(
      INIT => X"AAA2AAA2AAAAAAA2"
    )
    port map (
      I0 => current_state_FSM_FFd2_16701,
      I1 => N32,
      I2 => wr_offset_addr(13),
      I3 => wr_offset_addr(12),
      I4 => wr_data_valid,
      I5 => burst_indicator_16697,
      O => N11
    );
  wr_offset_addr_mux0000_10_21 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => N32,
      I1 => wr_data_valid,
      I2 => wr_offset_addr(13),
      I3 => wr_offset_addr(12),
      I4 => current_state_FSM_FFd2_16701,
      I5 => burst_indicator_16697,
      O => N10
    );
  app_af_wren_cmp_gt0000283 : LUT4
    generic map(
      INIT => X"F7E7"
    )
    port map (
      I0 => update_mode(1),
      I1 => update_mode(0),
      I2 => update_mode(2),
      I3 => rd_offset_addr(8),
      O => app_af_wren_cmp_gt0000283_16433
    );
  app_af_wren_cmp_gt0000234 : LUT5
    generic map(
      INIT => X"FFDBBD00"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(1),
      I2 => update_mode(0),
      I3 => rd_offset_addr(6),
      I4 => rd_offset_addr(8),
      O => app_af_wren_cmp_gt0000234_16430
    );
  write_pattern_count_not00011 : LUT5
    generic map(
      INIT => X"0A0A080A"
    )
    port map (
      I0 => current_state_FSM_FFd2_16701,
      I1 => wr_offset_addr(13),
      I2 => write_pattern_count_cmp_ge0000,
      I3 => N32,
      I4 => wr_offset_addr(12),
      O => write_pattern_count_not0001
    );
  rd_data_fifo_out_1q_or0000118 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAEA"
    )
    port map (
      I0 => rd_data_fifo_out_1q_or00002_17400,
      I1 => rd_data_fifo_out_1q_or000041_17401,
      I2 => rd_data_fifo_out_1q_or000094_17402,
      I3 => rd_data_count(11),
      I4 => rd_data_count(10),
      I5 => rd_data_fifo_out_1q_cmp_ge0000,
      O => rd_data_fifo_out_1q_or0000
    );
  app_af_cmd_mux0000_2_1 : LUT6
    generic map(
      INIT => X"CCCC88CCCCCC08CC"
    )
    port map (
      I0 => app_wdf_wren_cmp_lt0000,
      I1 => app_af_cmd(0),
      I2 => wr_data_valid,
      I3 => current_state_FSM_FFd2_16701,
      I4 => current_state_FSM_FFd1_16699,
      I5 => burst_indicator_16697,
      O => app_af_cmd_mux0000_2_1_16425
    );
  burst_indicator_rstpot : LUT6
    generic map(
      INIT => X"AAAAAA6AAAAAAAAA"
    )
    port map (
      I0 => burst_indicator_16697,
      I1 => wr_data_valid,
      I2 => current_state_FSM_FFd2_16701,
      I3 => wr_offset_addr(13),
      I4 => wr_offset_addr(12),
      I5 => N32,
      O => burst_indicator_rstpot_16698
    );
  mem_preload_done1_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF88888808"
    )
    port map (
      I0 => write_pattern_count_cmp_ge0000,
      I1 => current_state_FSM_FFd2_16701,
      I2 => N32,
      I3 => wr_offset_addr(13),
      I4 => wr_offset_addr(12),
      I5 => mem_preload_done1_16835,
      O => mem_preload_done1_rstpot_16836
    );
  mem_get_data1_mux0000_SW0 : LUT5
    generic map(
      INIT => X"C0C0C080"
    )
    port map (
      I0 => app_af_afull,
      I1 => NlwRenamedSig_OI_mem_get_data1,
      I2 => current_state_FSM_FFd1_16699,
      I3 => rd_ab_fifo_afull,
      I4 => rd_cd_fifo_afull,
      O => N4
    );
  app_af_wren_cmp_gt0000213 : LUT4
    generic map(
      INIT => X"F666"
    )
    port map (
      I0 => update_mode(1),
      I1 => update_mode(2),
      I2 => rd_offset_addr(11),
      I3 => rd_offset_addr(10),
      O => app_af_wren_cmp_gt0000213_16429
    );
  app_af_wren_cmp_gt000028 : LUT5
    generic map(
      INIT => X"FF3CFF28"
    )
    port map (
      I0 => rd_offset_addr(11),
      I1 => update_mode(1),
      I2 => update_mode(2),
      I3 => rd_offset_addr(12),
      I4 => rd_offset_addr(10),
      O => app_af_wren_cmp_gt000028_16432
    );
  app_af_wren_cmp_gt00002184_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => update_mode(0),
      I1 => update_mode(1),
      I2 => update_mode(2),
      O => N16
    );
  app_af_wren_cmp_gt00002184 : LUT6
    generic map(
      INIT => X"FFE0FFE0FFE0FF80"
    )
    port map (
      I0 => N16,
      I1 => rd_offset_addr(9),
      I2 => app_af_wren_cmp_gt0000213_16429,
      I3 => app_af_wren_cmp_gt000028_16432,
      I4 => app_af_wren_cmp_gt0000255_16431,
      I5 => app_af_wren_cmp_gt00002119_16428,
      O => app_af_wren_cmp_gt00003
    );
  app_af_wren_rstpot : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => N11,
      I1 => N8,
      O => app_af_wren_rstpot_16435
    );
  app_af_wren : FDR
    port map (
      C => mem_clk2x,
      D => app_af_wren_rstpot_16435,
      R => rst0,
      Q => app_af_wren_16426
    );
  app_af_cmd_0_rstpot : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => app_af_cmd_mux0000_2_1_16425,
      I1 => N8,
      O => app_af_cmd_0_rstpot_16424
    );
  app_af_cmd_0 : FDR
    port map (
      C => mem_clk2x,
      D => app_af_cmd_0_rstpot_16424,
      R => rst0,
      Q => app_af_cmd(0)
    );
  Madd_wr_offset_addr_addsub0000_lut_0_INV_0 : INV
    port map (
      I => wr_offset_addr(0),
      O => Madd_wr_offset_addr_addsub0000_lut(0)
    );
  Madd_rd_offset_addr_addsub0000_lut_0_INV_0 : INV
    port map (
      I => rd_offset_addr(0),
      O => Madd_rd_offset_addr_addsub0000_lut(0)
    );
  Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut_4_INV_0 : INV
    port map (
      I => rd_data_count(13),
      O => Mcompar_rd_data_fifo_out_1q_cmp_ge0000_lut(4)
    );
  Mcount_rd_data_count_lut_0_INV_0 : INV
    port map (
      I => rd_data_count(0),
      O => Mcount_rd_data_count_lut(0)
    );
  Mcount_rd_pattern_id1_lut_0_INV_0 : INV
    port map (
      I => NlwRenamedSig_OI_rd_pattern_id1(0),
      O => Mcount_rd_pattern_id1_lut(0)
    );
  Mcount_write_pattern_count_lut_0_INV_0 : INV
    port map (
      I => write_pattern_count(0),
      O => Mcount_write_pattern_count_lut(0)
    );
  system_reset_n1_INV_0 : INV
    port map (
      I => system_reset,
      O => system_reset_n
    );
  rd_ab_fifo_valid1_INV_0 : INV
    port map (
      I => rd_ab_fifo_empty,
      O => rd_ab_fifo_valid
    );
  rd_ab_fifo : read_fifo
    port map (
      rd_en => dmd_get_data,
      almost_full => NLW_rd_ab_fifo_almost_full_UNCONNECTED,
      rst => rst0,
      empty => NLW_rd_ab_fifo_empty_UNCONNECTED,
      wr_en => rd_ab_fifo_wren_16996,
      rd_clk => system_clk,
      valid => rd_ab_fifo_data_valid,
      full => NLW_rd_ab_fifo_full_UNCONNECTED,
      prog_empty => rd_ab_fifo_empty,
      wr_clk => mem_clk2x,
      prog_full => rd_ab_fifo_afull,
      dout(127) => rd_ab_fifo_out(127),
      dout(126) => rd_ab_fifo_out(126),
      dout(125) => rd_ab_fifo_out(125),
      dout(124) => rd_ab_fifo_out(124),
      dout(123) => rd_ab_fifo_out(123),
      dout(122) => rd_ab_fifo_out(122),
      dout(121) => rd_ab_fifo_out(121),
      dout(120) => rd_ab_fifo_out(120),
      dout(119) => rd_ab_fifo_out(119),
      dout(118) => rd_ab_fifo_out(118),
      dout(117) => rd_ab_fifo_out(117),
      dout(116) => rd_ab_fifo_out(116),
      dout(115) => rd_ab_fifo_out(115),
      dout(114) => rd_ab_fifo_out(114),
      dout(113) => rd_ab_fifo_out(113),
      dout(112) => rd_ab_fifo_out(112),
      dout(111) => rd_ab_fifo_out(111),
      dout(110) => rd_ab_fifo_out(110),
      dout(109) => rd_ab_fifo_out(109),
      dout(108) => rd_ab_fifo_out(108),
      dout(107) => rd_ab_fifo_out(107),
      dout(106) => rd_ab_fifo_out(106),
      dout(105) => rd_ab_fifo_out(105),
      dout(104) => rd_ab_fifo_out(104),
      dout(103) => rd_ab_fifo_out(103),
      dout(102) => rd_ab_fifo_out(102),
      dout(101) => rd_ab_fifo_out(101),
      dout(100) => rd_ab_fifo_out(100),
      dout(99) => rd_ab_fifo_out(99),
      dout(98) => rd_ab_fifo_out(98),
      dout(97) => rd_ab_fifo_out(97),
      dout(96) => rd_ab_fifo_out(96),
      dout(95) => rd_ab_fifo_out(95),
      dout(94) => rd_ab_fifo_out(94),
      dout(93) => rd_ab_fifo_out(93),
      dout(92) => rd_ab_fifo_out(92),
      dout(91) => rd_ab_fifo_out(91),
      dout(90) => rd_ab_fifo_out(90),
      dout(89) => rd_ab_fifo_out(89),
      dout(88) => rd_ab_fifo_out(88),
      dout(87) => rd_ab_fifo_out(87),
      dout(86) => rd_ab_fifo_out(86),
      dout(85) => rd_ab_fifo_out(85),
      dout(84) => rd_ab_fifo_out(84),
      dout(83) => rd_ab_fifo_out(83),
      dout(82) => rd_ab_fifo_out(82),
      dout(81) => rd_ab_fifo_out(81),
      dout(80) => rd_ab_fifo_out(80),
      dout(79) => rd_ab_fifo_out(79),
      dout(78) => rd_ab_fifo_out(78),
      dout(77) => rd_ab_fifo_out(77),
      dout(76) => rd_ab_fifo_out(76),
      dout(75) => rd_ab_fifo_out(75),
      dout(74) => rd_ab_fifo_out(74),
      dout(73) => rd_ab_fifo_out(73),
      dout(72) => rd_ab_fifo_out(72),
      dout(71) => rd_ab_fifo_out(71),
      dout(70) => rd_ab_fifo_out(70),
      dout(69) => rd_ab_fifo_out(69),
      dout(68) => rd_ab_fifo_out(68),
      dout(67) => rd_ab_fifo_out(67),
      dout(66) => rd_ab_fifo_out(66),
      dout(65) => rd_ab_fifo_out(65),
      dout(64) => rd_ab_fifo_out(64),
      dout(63) => rd_ab_fifo_out(63),
      dout(62) => rd_ab_fifo_out(62),
      dout(61) => rd_ab_fifo_out(61),
      dout(60) => rd_ab_fifo_out(60),
      dout(59) => rd_ab_fifo_out(59),
      dout(58) => rd_ab_fifo_out(58),
      dout(57) => rd_ab_fifo_out(57),
      dout(56) => rd_ab_fifo_out(56),
      dout(55) => rd_ab_fifo_out(55),
      dout(54) => rd_ab_fifo_out(54),
      dout(53) => rd_ab_fifo_out(53),
      dout(52) => rd_ab_fifo_out(52),
      dout(51) => rd_ab_fifo_out(51),
      dout(50) => rd_ab_fifo_out(50),
      dout(49) => rd_ab_fifo_out(49),
      dout(48) => rd_ab_fifo_out(48),
      dout(47) => rd_ab_fifo_out(47),
      dout(46) => rd_ab_fifo_out(46),
      dout(45) => rd_ab_fifo_out(45),
      dout(44) => rd_ab_fifo_out(44),
      dout(43) => rd_ab_fifo_out(43),
      dout(42) => rd_ab_fifo_out(42),
      dout(41) => rd_ab_fifo_out(41),
      dout(40) => rd_ab_fifo_out(40),
      dout(39) => rd_ab_fifo_out(39),
      dout(38) => rd_ab_fifo_out(38),
      dout(37) => rd_ab_fifo_out(37),
      dout(36) => rd_ab_fifo_out(36),
      dout(35) => rd_ab_fifo_out(35),
      dout(34) => rd_ab_fifo_out(34),
      dout(33) => rd_ab_fifo_out(33),
      dout(32) => rd_ab_fifo_out(32),
      dout(31) => rd_ab_fifo_out(31),
      dout(30) => rd_ab_fifo_out(30),
      dout(29) => rd_ab_fifo_out(29),
      dout(28) => rd_ab_fifo_out(28),
      dout(27) => rd_ab_fifo_out(27),
      dout(26) => rd_ab_fifo_out(26),
      dout(25) => rd_ab_fifo_out(25),
      dout(24) => rd_ab_fifo_out(24),
      dout(23) => rd_ab_fifo_out(23),
      dout(22) => rd_ab_fifo_out(22),
      dout(21) => rd_ab_fifo_out(21),
      dout(20) => rd_ab_fifo_out(20),
      dout(19) => rd_ab_fifo_out(19),
      dout(18) => rd_ab_fifo_out(18),
      dout(17) => rd_ab_fifo_out(17),
      dout(16) => rd_ab_fifo_out(16),
      dout(15) => rd_ab_fifo_out(15),
      dout(14) => rd_ab_fifo_out(14),
      dout(13) => rd_ab_fifo_out(13),
      dout(12) => rd_ab_fifo_out(12),
      dout(11) => rd_ab_fifo_out(11),
      dout(10) => rd_ab_fifo_out(10),
      dout(9) => rd_ab_fifo_out(9),
      dout(8) => rd_ab_fifo_out(8),
      dout(7) => rd_ab_fifo_out(7),
      dout(6) => rd_ab_fifo_out(6),
      dout(5) => rd_ab_fifo_out(5),
      dout(4) => rd_ab_fifo_out(4),
      dout(3) => rd_ab_fifo_out(3),
      dout(2) => rd_ab_fifo_out(2),
      dout(1) => rd_ab_fifo_out(1),
      dout(0) => rd_ab_fifo_out(0),
      din(127) => rd_data_fifo_out_1q(127),
      din(126) => rd_data_fifo_out_1q(126),
      din(125) => rd_data_fifo_out_1q(125),
      din(124) => rd_data_fifo_out_1q(124),
      din(123) => rd_data_fifo_out_1q(123),
      din(122) => rd_data_fifo_out_1q(122),
      din(121) => rd_data_fifo_out_1q(121),
      din(120) => rd_data_fifo_out_1q(120),
      din(119) => rd_data_fifo_out_1q(119),
      din(118) => rd_data_fifo_out_1q(118),
      din(117) => rd_data_fifo_out_1q(117),
      din(116) => rd_data_fifo_out_1q(116),
      din(115) => rd_data_fifo_out_1q(115),
      din(114) => rd_data_fifo_out_1q(114),
      din(113) => rd_data_fifo_out_1q(113),
      din(112) => rd_data_fifo_out_1q(112),
      din(111) => rd_data_fifo_out_1q(111),
      din(110) => rd_data_fifo_out_1q(110),
      din(109) => rd_data_fifo_out_1q(109),
      din(108) => rd_data_fifo_out_1q(108),
      din(107) => rd_data_fifo_out_1q(107),
      din(106) => rd_data_fifo_out_1q(106),
      din(105) => rd_data_fifo_out_1q(105),
      din(104) => rd_data_fifo_out_1q(104),
      din(103) => rd_data_fifo_out_1q(103),
      din(102) => rd_data_fifo_out_1q(102),
      din(101) => rd_data_fifo_out_1q(101),
      din(100) => rd_data_fifo_out_1q(100),
      din(99) => rd_data_fifo_out_1q(99),
      din(98) => rd_data_fifo_out_1q(98),
      din(97) => rd_data_fifo_out_1q(97),
      din(96) => rd_data_fifo_out_1q(96),
      din(95) => rd_data_fifo_out_1q(95),
      din(94) => rd_data_fifo_out_1q(94),
      din(93) => rd_data_fifo_out_1q(93),
      din(92) => rd_data_fifo_out_1q(92),
      din(91) => rd_data_fifo_out_1q(91),
      din(90) => rd_data_fifo_out_1q(90),
      din(89) => rd_data_fifo_out_1q(89),
      din(88) => rd_data_fifo_out_1q(88),
      din(87) => rd_data_fifo_out_1q(87),
      din(86) => rd_data_fifo_out_1q(86),
      din(85) => rd_data_fifo_out_1q(85),
      din(84) => rd_data_fifo_out_1q(84),
      din(83) => rd_data_fifo_out_1q(83),
      din(82) => rd_data_fifo_out_1q(82),
      din(81) => rd_data_fifo_out_1q(81),
      din(80) => rd_data_fifo_out_1q(80),
      din(79) => rd_data_fifo_out_1q(79),
      din(78) => rd_data_fifo_out_1q(78),
      din(77) => rd_data_fifo_out_1q(77),
      din(76) => rd_data_fifo_out_1q(76),
      din(75) => rd_data_fifo_out_1q(75),
      din(74) => rd_data_fifo_out_1q(74),
      din(73) => rd_data_fifo_out_1q(73),
      din(72) => rd_data_fifo_out_1q(72),
      din(71) => rd_data_fifo_out_1q(71),
      din(70) => rd_data_fifo_out_1q(70),
      din(69) => rd_data_fifo_out_1q(69),
      din(68) => rd_data_fifo_out_1q(68),
      din(67) => rd_data_fifo_out_1q(67),
      din(66) => rd_data_fifo_out_1q(66),
      din(65) => rd_data_fifo_out_1q(65),
      din(64) => rd_data_fifo_out_1q(64),
      din(63) => rd_data_fifo_out_1q(63),
      din(62) => rd_data_fifo_out_1q(62),
      din(61) => rd_data_fifo_out_1q(61),
      din(60) => rd_data_fifo_out_1q(60),
      din(59) => rd_data_fifo_out_1q(59),
      din(58) => rd_data_fifo_out_1q(58),
      din(57) => rd_data_fifo_out_1q(57),
      din(56) => rd_data_fifo_out_1q(56),
      din(55) => rd_data_fifo_out_1q(55),
      din(54) => rd_data_fifo_out_1q(54),
      din(53) => rd_data_fifo_out_1q(53),
      din(52) => rd_data_fifo_out_1q(52),
      din(51) => rd_data_fifo_out_1q(51),
      din(50) => rd_data_fifo_out_1q(50),
      din(49) => rd_data_fifo_out_1q(49),
      din(48) => rd_data_fifo_out_1q(48),
      din(47) => rd_data_fifo_out_1q(47),
      din(46) => rd_data_fifo_out_1q(46),
      din(45) => rd_data_fifo_out_1q(45),
      din(44) => rd_data_fifo_out_1q(44),
      din(43) => rd_data_fifo_out_1q(43),
      din(42) => rd_data_fifo_out_1q(42),
      din(41) => rd_data_fifo_out_1q(41),
      din(40) => rd_data_fifo_out_1q(40),
      din(39) => rd_data_fifo_out_1q(39),
      din(38) => rd_data_fifo_out_1q(38),
      din(37) => rd_data_fifo_out_1q(37),
      din(36) => rd_data_fifo_out_1q(36),
      din(35) => rd_data_fifo_out_1q(35),
      din(34) => rd_data_fifo_out_1q(34),
      din(33) => rd_data_fifo_out_1q(33),
      din(32) => rd_data_fifo_out_1q(32),
      din(31) => rd_data_fifo_out_1q(31),
      din(30) => rd_data_fifo_out_1q(30),
      din(29) => rd_data_fifo_out_1q(29),
      din(28) => rd_data_fifo_out_1q(28),
      din(27) => rd_data_fifo_out_1q(27),
      din(26) => rd_data_fifo_out_1q(26),
      din(25) => rd_data_fifo_out_1q(25),
      din(24) => rd_data_fifo_out_1q(24),
      din(23) => rd_data_fifo_out_1q(23),
      din(22) => rd_data_fifo_out_1q(22),
      din(21) => rd_data_fifo_out_1q(21),
      din(20) => rd_data_fifo_out_1q(20),
      din(19) => rd_data_fifo_out_1q(19),
      din(18) => rd_data_fifo_out_1q(18),
      din(17) => rd_data_fifo_out_1q(17),
      din(16) => rd_data_fifo_out_1q(16),
      din(15) => rd_data_fifo_out_1q(15),
      din(14) => rd_data_fifo_out_1q(14),
      din(13) => rd_data_fifo_out_1q(13),
      din(12) => rd_data_fifo_out_1q(12),
      din(11) => rd_data_fifo_out_1q(11),
      din(10) => rd_data_fifo_out_1q(10),
      din(9) => rd_data_fifo_out_1q(9),
      din(8) => rd_data_fifo_out_1q(8),
      din(7) => rd_data_fifo_out_1q(7),
      din(6) => rd_data_fifo_out_1q(6),
      din(5) => rd_data_fifo_out_1q(5),
      din(4) => rd_data_fifo_out_1q(4),
      din(3) => rd_data_fifo_out_1q(3),
      din(2) => rd_data_fifo_out_1q(2),
      din(1) => rd_data_fifo_out_1q(1),
      din(0) => rd_data_fifo_out_1q(0)
    );
  rd_cd_fifo : read_fifo
    port map (
      rd_en => dmd_get_data,
      almost_full => NLW_rd_cd_fifo_almost_full_UNCONNECTED,
      rst => rst0,
      empty => NLW_rd_cd_fifo_empty_UNCONNECTED,
      wr_en => app_af_addr_0_Q,
      rd_clk => system_clk,
      valid => rd_cd_fifo_data_valid,
      full => NLW_rd_cd_fifo_full_UNCONNECTED,
      prog_empty => NLW_rd_cd_fifo_prog_empty_UNCONNECTED,
      wr_clk => mem_clk2x,
      prog_full => rd_cd_fifo_afull,
      dout(127) => rd_cd_fifo_out(127),
      dout(126) => rd_cd_fifo_out(126),
      dout(125) => rd_cd_fifo_out(125),
      dout(124) => rd_cd_fifo_out(124),
      dout(123) => rd_cd_fifo_out(123),
      dout(122) => rd_cd_fifo_out(122),
      dout(121) => rd_cd_fifo_out(121),
      dout(120) => rd_cd_fifo_out(120),
      dout(119) => rd_cd_fifo_out(119),
      dout(118) => rd_cd_fifo_out(118),
      dout(117) => rd_cd_fifo_out(117),
      dout(116) => rd_cd_fifo_out(116),
      dout(115) => rd_cd_fifo_out(115),
      dout(114) => rd_cd_fifo_out(114),
      dout(113) => rd_cd_fifo_out(113),
      dout(112) => rd_cd_fifo_out(112),
      dout(111) => rd_cd_fifo_out(111),
      dout(110) => rd_cd_fifo_out(110),
      dout(109) => rd_cd_fifo_out(109),
      dout(108) => rd_cd_fifo_out(108),
      dout(107) => rd_cd_fifo_out(107),
      dout(106) => rd_cd_fifo_out(106),
      dout(105) => rd_cd_fifo_out(105),
      dout(104) => rd_cd_fifo_out(104),
      dout(103) => rd_cd_fifo_out(103),
      dout(102) => rd_cd_fifo_out(102),
      dout(101) => rd_cd_fifo_out(101),
      dout(100) => rd_cd_fifo_out(100),
      dout(99) => rd_cd_fifo_out(99),
      dout(98) => rd_cd_fifo_out(98),
      dout(97) => rd_cd_fifo_out(97),
      dout(96) => rd_cd_fifo_out(96),
      dout(95) => rd_cd_fifo_out(95),
      dout(94) => rd_cd_fifo_out(94),
      dout(93) => rd_cd_fifo_out(93),
      dout(92) => rd_cd_fifo_out(92),
      dout(91) => rd_cd_fifo_out(91),
      dout(90) => rd_cd_fifo_out(90),
      dout(89) => rd_cd_fifo_out(89),
      dout(88) => rd_cd_fifo_out(88),
      dout(87) => rd_cd_fifo_out(87),
      dout(86) => rd_cd_fifo_out(86),
      dout(85) => rd_cd_fifo_out(85),
      dout(84) => rd_cd_fifo_out(84),
      dout(83) => rd_cd_fifo_out(83),
      dout(82) => rd_cd_fifo_out(82),
      dout(81) => rd_cd_fifo_out(81),
      dout(80) => rd_cd_fifo_out(80),
      dout(79) => rd_cd_fifo_out(79),
      dout(78) => rd_cd_fifo_out(78),
      dout(77) => rd_cd_fifo_out(77),
      dout(76) => rd_cd_fifo_out(76),
      dout(75) => rd_cd_fifo_out(75),
      dout(74) => rd_cd_fifo_out(74),
      dout(73) => rd_cd_fifo_out(73),
      dout(72) => rd_cd_fifo_out(72),
      dout(71) => rd_cd_fifo_out(71),
      dout(70) => rd_cd_fifo_out(70),
      dout(69) => rd_cd_fifo_out(69),
      dout(68) => rd_cd_fifo_out(68),
      dout(67) => rd_cd_fifo_out(67),
      dout(66) => rd_cd_fifo_out(66),
      dout(65) => rd_cd_fifo_out(65),
      dout(64) => rd_cd_fifo_out(64),
      dout(63) => rd_cd_fifo_out(63),
      dout(62) => rd_cd_fifo_out(62),
      dout(61) => rd_cd_fifo_out(61),
      dout(60) => rd_cd_fifo_out(60),
      dout(59) => rd_cd_fifo_out(59),
      dout(58) => rd_cd_fifo_out(58),
      dout(57) => rd_cd_fifo_out(57),
      dout(56) => rd_cd_fifo_out(56),
      dout(55) => rd_cd_fifo_out(55),
      dout(54) => rd_cd_fifo_out(54),
      dout(53) => rd_cd_fifo_out(53),
      dout(52) => rd_cd_fifo_out(52),
      dout(51) => rd_cd_fifo_out(51),
      dout(50) => rd_cd_fifo_out(50),
      dout(49) => rd_cd_fifo_out(49),
      dout(48) => rd_cd_fifo_out(48),
      dout(47) => rd_cd_fifo_out(47),
      dout(46) => rd_cd_fifo_out(46),
      dout(45) => rd_cd_fifo_out(45),
      dout(44) => rd_cd_fifo_out(44),
      dout(43) => rd_cd_fifo_out(43),
      dout(42) => rd_cd_fifo_out(42),
      dout(41) => rd_cd_fifo_out(41),
      dout(40) => rd_cd_fifo_out(40),
      dout(39) => rd_cd_fifo_out(39),
      dout(38) => rd_cd_fifo_out(38),
      dout(37) => rd_cd_fifo_out(37),
      dout(36) => rd_cd_fifo_out(36),
      dout(35) => rd_cd_fifo_out(35),
      dout(34) => rd_cd_fifo_out(34),
      dout(33) => rd_cd_fifo_out(33),
      dout(32) => rd_cd_fifo_out(32),
      dout(31) => rd_cd_fifo_out(31),
      dout(30) => rd_cd_fifo_out(30),
      dout(29) => rd_cd_fifo_out(29),
      dout(28) => rd_cd_fifo_out(28),
      dout(27) => rd_cd_fifo_out(27),
      dout(26) => rd_cd_fifo_out(26),
      dout(25) => rd_cd_fifo_out(25),
      dout(24) => rd_cd_fifo_out(24),
      dout(23) => rd_cd_fifo_out(23),
      dout(22) => rd_cd_fifo_out(22),
      dout(21) => rd_cd_fifo_out(21),
      dout(20) => rd_cd_fifo_out(20),
      dout(19) => rd_cd_fifo_out(19),
      dout(18) => rd_cd_fifo_out(18),
      dout(17) => rd_cd_fifo_out(17),
      dout(16) => rd_cd_fifo_out(16),
      dout(15) => rd_cd_fifo_out(15),
      dout(14) => rd_cd_fifo_out(14),
      dout(13) => rd_cd_fifo_out(13),
      dout(12) => rd_cd_fifo_out(12),
      dout(11) => rd_cd_fifo_out(11),
      dout(10) => rd_cd_fifo_out(10),
      dout(9) => rd_cd_fifo_out(9),
      dout(8) => rd_cd_fifo_out(8),
      dout(7) => rd_cd_fifo_out(7),
      dout(6) => rd_cd_fifo_out(6),
      dout(5) => rd_cd_fifo_out(5),
      dout(4) => rd_cd_fifo_out(4),
      dout(3) => rd_cd_fifo_out(3),
      dout(2) => rd_cd_fifo_out(2),
      dout(1) => rd_cd_fifo_out(1),
      dout(0) => rd_cd_fifo_out(0),
      din(127) => rd_data_fifo_out_1q(127),
      din(126) => rd_data_fifo_out_1q(126),
      din(125) => rd_data_fifo_out_1q(125),
      din(124) => rd_data_fifo_out_1q(124),
      din(123) => rd_data_fifo_out_1q(123),
      din(122) => rd_data_fifo_out_1q(122),
      din(121) => rd_data_fifo_out_1q(121),
      din(120) => rd_data_fifo_out_1q(120),
      din(119) => rd_data_fifo_out_1q(119),
      din(118) => rd_data_fifo_out_1q(118),
      din(117) => rd_data_fifo_out_1q(117),
      din(116) => rd_data_fifo_out_1q(116),
      din(115) => rd_data_fifo_out_1q(115),
      din(114) => rd_data_fifo_out_1q(114),
      din(113) => rd_data_fifo_out_1q(113),
      din(112) => rd_data_fifo_out_1q(112),
      din(111) => rd_data_fifo_out_1q(111),
      din(110) => rd_data_fifo_out_1q(110),
      din(109) => rd_data_fifo_out_1q(109),
      din(108) => rd_data_fifo_out_1q(108),
      din(107) => rd_data_fifo_out_1q(107),
      din(106) => rd_data_fifo_out_1q(106),
      din(105) => rd_data_fifo_out_1q(105),
      din(104) => rd_data_fifo_out_1q(104),
      din(103) => rd_data_fifo_out_1q(103),
      din(102) => rd_data_fifo_out_1q(102),
      din(101) => rd_data_fifo_out_1q(101),
      din(100) => rd_data_fifo_out_1q(100),
      din(99) => rd_data_fifo_out_1q(99),
      din(98) => rd_data_fifo_out_1q(98),
      din(97) => rd_data_fifo_out_1q(97),
      din(96) => rd_data_fifo_out_1q(96),
      din(95) => rd_data_fifo_out_1q(95),
      din(94) => rd_data_fifo_out_1q(94),
      din(93) => rd_data_fifo_out_1q(93),
      din(92) => rd_data_fifo_out_1q(92),
      din(91) => rd_data_fifo_out_1q(91),
      din(90) => rd_data_fifo_out_1q(90),
      din(89) => rd_data_fifo_out_1q(89),
      din(88) => rd_data_fifo_out_1q(88),
      din(87) => rd_data_fifo_out_1q(87),
      din(86) => rd_data_fifo_out_1q(86),
      din(85) => rd_data_fifo_out_1q(85),
      din(84) => rd_data_fifo_out_1q(84),
      din(83) => rd_data_fifo_out_1q(83),
      din(82) => rd_data_fifo_out_1q(82),
      din(81) => rd_data_fifo_out_1q(81),
      din(80) => rd_data_fifo_out_1q(80),
      din(79) => rd_data_fifo_out_1q(79),
      din(78) => rd_data_fifo_out_1q(78),
      din(77) => rd_data_fifo_out_1q(77),
      din(76) => rd_data_fifo_out_1q(76),
      din(75) => rd_data_fifo_out_1q(75),
      din(74) => rd_data_fifo_out_1q(74),
      din(73) => rd_data_fifo_out_1q(73),
      din(72) => rd_data_fifo_out_1q(72),
      din(71) => rd_data_fifo_out_1q(71),
      din(70) => rd_data_fifo_out_1q(70),
      din(69) => rd_data_fifo_out_1q(69),
      din(68) => rd_data_fifo_out_1q(68),
      din(67) => rd_data_fifo_out_1q(67),
      din(66) => rd_data_fifo_out_1q(66),
      din(65) => rd_data_fifo_out_1q(65),
      din(64) => rd_data_fifo_out_1q(64),
      din(63) => rd_data_fifo_out_1q(63),
      din(62) => rd_data_fifo_out_1q(62),
      din(61) => rd_data_fifo_out_1q(61),
      din(60) => rd_data_fifo_out_1q(60),
      din(59) => rd_data_fifo_out_1q(59),
      din(58) => rd_data_fifo_out_1q(58),
      din(57) => rd_data_fifo_out_1q(57),
      din(56) => rd_data_fifo_out_1q(56),
      din(55) => rd_data_fifo_out_1q(55),
      din(54) => rd_data_fifo_out_1q(54),
      din(53) => rd_data_fifo_out_1q(53),
      din(52) => rd_data_fifo_out_1q(52),
      din(51) => rd_data_fifo_out_1q(51),
      din(50) => rd_data_fifo_out_1q(50),
      din(49) => rd_data_fifo_out_1q(49),
      din(48) => rd_data_fifo_out_1q(48),
      din(47) => rd_data_fifo_out_1q(47),
      din(46) => rd_data_fifo_out_1q(46),
      din(45) => rd_data_fifo_out_1q(45),
      din(44) => rd_data_fifo_out_1q(44),
      din(43) => rd_data_fifo_out_1q(43),
      din(42) => rd_data_fifo_out_1q(42),
      din(41) => rd_data_fifo_out_1q(41),
      din(40) => rd_data_fifo_out_1q(40),
      din(39) => rd_data_fifo_out_1q(39),
      din(38) => rd_data_fifo_out_1q(38),
      din(37) => rd_data_fifo_out_1q(37),
      din(36) => rd_data_fifo_out_1q(36),
      din(35) => rd_data_fifo_out_1q(35),
      din(34) => rd_data_fifo_out_1q(34),
      din(33) => rd_data_fifo_out_1q(33),
      din(32) => rd_data_fifo_out_1q(32),
      din(31) => rd_data_fifo_out_1q(31),
      din(30) => rd_data_fifo_out_1q(30),
      din(29) => rd_data_fifo_out_1q(29),
      din(28) => rd_data_fifo_out_1q(28),
      din(27) => rd_data_fifo_out_1q(27),
      din(26) => rd_data_fifo_out_1q(26),
      din(25) => rd_data_fifo_out_1q(25),
      din(24) => rd_data_fifo_out_1q(24),
      din(23) => rd_data_fifo_out_1q(23),
      din(22) => rd_data_fifo_out_1q(22),
      din(21) => rd_data_fifo_out_1q(21),
      din(20) => rd_data_fifo_out_1q(20),
      din(19) => rd_data_fifo_out_1q(19),
      din(18) => rd_data_fifo_out_1q(18),
      din(17) => rd_data_fifo_out_1q(17),
      din(16) => rd_data_fifo_out_1q(16),
      din(15) => rd_data_fifo_out_1q(15),
      din(14) => rd_data_fifo_out_1q(14),
      din(13) => rd_data_fifo_out_1q(13),
      din(12) => rd_data_fifo_out_1q(12),
      din(11) => rd_data_fifo_out_1q(11),
      din(10) => rd_data_fifo_out_1q(10),
      din(9) => rd_data_fifo_out_1q(9),
      din(8) => rd_data_fifo_out_1q(8),
      din(7) => rd_data_fifo_out_1q(7),
      din(6) => rd_data_fifo_out_1q(6),
      din(5) => rd_data_fifo_out_1q(5),
      din(4) => rd_data_fifo_out_1q(4),
      din(3) => rd_data_fifo_out_1q(3),
      din(2) => rd_data_fifo_out_1q(2),
      din(1) => rd_data_fifo_out_1q(1),
      din(0) => rd_data_fifo_out_1q(0)
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity pgen is
  port (
    init_active_gq : in STD_LOGIC := 'X'; 
    appsfpga_io_STEP_VCC_enbl_q : in STD_LOGIC := 'X'; 
    usb_pattern_force : in STD_LOGIC := 'X'; 
    appsfpga_io_ns_flip_en_q : in STD_LOGIC := 'X'; 
    pgen_data_valid_q : out STD_LOGIC; 
    appsfpga_io_comp_data_en_q : in STD_LOGIC := 'X'; 
    pgen_rst2blkz_q : out STD_LOGIC; 
    pgen_ns_flip_q : out STD_LOGIC; 
    pll_locked_rstz_gq : in STD_LOGIC := 'X'; 
    appsfpga_io_WDT_enbl_q : in STD_LOGIC := 'X'; 
    pgen_comp_data_q : out STD_LOGIC; 
    clk_g : in STD_LOGIC := 'X'; 
    pgen_STEP_VCC_q : out STD_LOGIC; 
    locked_init_rstz_gq : in STD_LOGIC := 'X'; 
    appsfpga_io_float_q : in STD_LOGIC := 'X'; 
    cnts_active_cnten_q : in STD_LOGIC := 'X'; 
    appsfpga_io_rowaddrmode_q : in STD_LOGIC := 'X'; 
    pgen_rowmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    pgen_dout_a_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    pgen_dout_b_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    pgen_blkmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    pgen_rowad_q : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
    pgen_dout_c_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    pgen_blkad_q : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    pgen_dout_d_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    appsfpga_io_reset_type_q : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    cnts_pattern_cnt_q : in STD_LOGIC_VECTOR ( 26 downto 0 ); 
    cnts_active_cnt_q : in STD_LOGIC_VECTOR ( 4 downto 0 ); 
    usb_pattern_nmbr : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end pgen;

architecture Structure of pgen is
  signal BSA_count_0_Q : STD_LOGIC; 
  signal BSA_count_4_Q : STD_LOGIC; 
  signal WL_count_1_Q : STD_LOGIC; 
  signal WL_count_5_Q : STD_LOGIC; 
  signal current_reset_type_Acst_inv : STD_LOGIC; 
  signal row_count_3_Q : STD_LOGIC; 
  signal row_count_4_Q : STD_LOGIC; 
  signal row_count_5_Q : STD_LOGIC; 
  signal row_count_7_Q : STD_LOGIC; 
  signal NLW_Mcompar_doutc_temp1_cmp_lt0000_lutdi_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mcompar_doutc_temp1_cmp_lt0000_lut_0_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mcompar_doutc_temp1_cmp_lt0000_lutdi1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mcompar_doutc_temp1_cmp_lt0000_lut_1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mcompar_doutc_temp1_cmp_lt0000_lutdi2_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mcompar_doutc_temp1_cmp_lt0000_lut_2_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mcompar_doutc_temp1_cmp_lt0000_lutdi3_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mcompar_doutc_temp1_cmp_lt0000_lut_3_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mcompar_doutc_temp1_cmp_lt0000_lutdi4_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mcompar_doutc_temp1_cmp_lt0000_lut_4_O_UNCONNECTED : STD_LOGIC; 
  signal assign_type : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal pgen_row : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal pgen_row_q1 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
begin
  pgen_row_0 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => cnts_pattern_cnt_q(0),
      Q => pgen_row(0)
    );
  pgen_row_1 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => cnts_pattern_cnt_q(1),
      Q => pgen_row(1)
    );
  pgen_row_2 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => cnts_pattern_cnt_q(2),
      Q => pgen_row(2)
    );
  pgen_row_3 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => cnts_pattern_cnt_q(3),
      Q => pgen_row(3)
    );
  pgen_row_4 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => cnts_pattern_cnt_q(4),
      Q => pgen_row(4)
    );
  pgen_row_5 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => cnts_pattern_cnt_q(5),
      Q => pgen_row(5)
    );
  pgen_row_6 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => cnts_pattern_cnt_q(6),
      Q => pgen_row(6)
    );
  pgen_row_7 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => cnts_pattern_cnt_q(7),
      Q => pgen_row(7)
    );
  pgen_row_8 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => cnts_pattern_cnt_q(8),
      Q => pgen_row(8)
    );
  pgen_row_9 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => cnts_pattern_cnt_q(9),
      Q => pgen_row(9)
    );
  pgen_row_10 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => cnts_pattern_cnt_q(10),
      Q => pgen_row(10)
    );
  pgen_row_q1_0 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => pgen_row(0),
      Q => pgen_row_q1(0)
    );
  pgen_row_q1_1 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => pgen_row(1),
      Q => pgen_row_q1(1)
    );
  pgen_row_q1_2 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => pgen_row(2),
      Q => pgen_row_q1(2)
    );
  pgen_row_q1_3 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => pgen_row(3),
      Q => pgen_row_q1(3)
    );
  pgen_row_q1_4 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => pgen_row(4),
      Q => pgen_row_q1(4)
    );
  pgen_row_q1_5 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => pgen_row(5),
      Q => pgen_row_q1(5)
    );
  pgen_row_q1_6 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => pgen_row(6),
      Q => pgen_row_q1(6)
    );
  pgen_row_q1_7 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => pgen_row(7),
      Q => pgen_row_q1(7)
    );
  pgen_row_q1_8 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => pgen_row(8),
      Q => pgen_row_q1(8)
    );
  pgen_row_q1_9 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => pgen_row(9),
      Q => pgen_row_q1(9)
    );
  pgen_row_q1_10 : FDC
    port map (
      C => clk_g,
      CLR => current_reset_type_Acst_inv,
      D => pgen_row(10),
      Q => pgen_row_q1(10)
    );
  Mcompar_doutc_temp1_cmp_lt0000_lutdi : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => WL_count_5_Q,
      I1 => pgen_row_q1(2),
      I2 => pgen_row_q1(1),
      I3 => pgen_row_q1(0),
      O => NLW_Mcompar_doutc_temp1_cmp_lt0000_lutdi_O_UNCONNECTED
    );
  Mcompar_doutc_temp1_cmp_lt0000_lut_0_Q : LUT4
    generic map(
      INIT => X"8001"
    )
    port map (
      I0 => pgen_row_q1(0),
      I1 => WL_count_5_Q,
      I2 => pgen_row_q1(1),
      I3 => pgen_row_q1(2),
      O => NLW_Mcompar_doutc_temp1_cmp_lt0000_lut_0_O_UNCONNECTED
    );
  Mcompar_doutc_temp1_cmp_lt0000_lutdi1 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => pgen_row_q1(4),
      I1 => pgen_row_q1(3),
      I2 => row_count_3_Q,
      I3 => row_count_4_Q,
      O => NLW_Mcompar_doutc_temp1_cmp_lt0000_lutdi1_O_UNCONNECTED
    );
  Mcompar_doutc_temp1_cmp_lt0000_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => pgen_row_q1(3),
      I1 => row_count_3_Q,
      I2 => pgen_row_q1(4),
      I3 => row_count_4_Q,
      O => NLW_Mcompar_doutc_temp1_cmp_lt0000_lut_1_O_UNCONNECTED
    );
  Mcompar_doutc_temp1_cmp_lt0000_lutdi2 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => pgen_row_q1(6),
      I1 => pgen_row_q1(5),
      I2 => row_count_5_Q,
      I3 => assign_type(0),
      O => NLW_Mcompar_doutc_temp1_cmp_lt0000_lutdi2_O_UNCONNECTED
    );
  Mcompar_doutc_temp1_cmp_lt0000_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => pgen_row_q1(5),
      I1 => row_count_5_Q,
      I2 => pgen_row_q1(6),
      I3 => assign_type(0),
      O => NLW_Mcompar_doutc_temp1_cmp_lt0000_lut_2_O_UNCONNECTED
    );
  Mcompar_doutc_temp1_cmp_lt0000_lutdi3 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => pgen_row_q1(8),
      I1 => pgen_row_q1(7),
      I2 => row_count_7_Q,
      I3 => WL_count_1_Q,
      O => NLW_Mcompar_doutc_temp1_cmp_lt0000_lutdi3_O_UNCONNECTED
    );
  Mcompar_doutc_temp1_cmp_lt0000_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => pgen_row_q1(7),
      I1 => row_count_7_Q,
      I2 => pgen_row_q1(8),
      I3 => WL_count_1_Q,
      O => NLW_Mcompar_doutc_temp1_cmp_lt0000_lut_3_O_UNCONNECTED
    );
  Mcompar_doutc_temp1_cmp_lt0000_lutdi4 : LUT4
    generic map(
      INIT => X"08AE"
    )
    port map (
      I0 => pgen_row_q1(10),
      I1 => pgen_row_q1(9),
      I2 => BSA_count_4_Q,
      I3 => BSA_count_0_Q,
      O => NLW_Mcompar_doutc_temp1_cmp_lt0000_lutdi4_O_UNCONNECTED
    );
  Mcompar_doutc_temp1_cmp_lt0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => pgen_row_q1(9),
      I1 => BSA_count_4_Q,
      I2 => pgen_row_q1(10),
      I3 => BSA_count_0_Q,
      O => NLW_Mcompar_doutc_temp1_cmp_lt0000_lut_4_O_UNCONNECTED
    );
  WL_count_5_1 : LUT3
    generic map(
      INIT => X"31"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(3),
      I2 => in_dmd_type(0),
      O => WL_count_5_Q
    );
  assign_type_3_1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(1),
      I2 => in_dmd_type(3),
      I3 => in_dmd_type(0),
      O => WL_count_1_Q
    );
  assign_type_0_1 : LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      I0 => in_dmd_type(0),
      I1 => in_dmd_type(2),
      I2 => in_dmd_type(3),
      I3 => in_dmd_type(1),
      O => assign_type(0)
    );
  BSA_count_0_1 : LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => in_dmd_type(1),
      I1 => in_dmd_type(3),
      I2 => in_dmd_type(2),
      I3 => in_dmd_type(0),
      O => BSA_count_0_Q
    );
  row_count_3_1 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => in_dmd_type(1),
      I1 => in_dmd_type(2),
      I2 => in_dmd_type(3),
      I3 => in_dmd_type(0),
      O => row_count_3_Q
    );
  row_count_5_1 : LUT4
    generic map(
      INIT => X"1131"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(3),
      I2 => in_dmd_type(0),
      I3 => in_dmd_type(1),
      O => row_count_5_Q
    );
  row_count_4_1 : LUT4
    generic map(
      INIT => X"3111"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(3),
      I2 => in_dmd_type(1),
      I3 => in_dmd_type(0),
      O => row_count_4_Q
    );
  row_count_7_1 : LUT4
    generic map(
      INIT => X"1310"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(3),
      I2 => in_dmd_type(1),
      I3 => in_dmd_type(0),
      O => row_count_7_Q
    );
  BSA_count_4_1 : LUT4
    generic map(
      INIT => X"3110"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(3),
      I2 => in_dmd_type(0),
      I3 => in_dmd_type(1),
      O => BSA_count_4_Q
    );
  current_reset_type_Acst_inv1_INV_0 : INV
    port map (
      I => locked_init_rstz_gq,
      O => current_reset_type_Acst_inv
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity write_counter is
  port (
    counter_reset : in STD_LOGIC := 'X'; 
    counter_en : in STD_LOGIC := 'X'; 
    clk_g : in STD_LOGIC := 'X'; 
    locked_init_rstz_gq : in STD_LOGIC := 'X'; 
    cnts_row_pos_cnt : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
    row_count : in STD_LOGIC_VECTOR ( 10 downto 0 ); 
    in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end write_counter;

architecture Structure of write_counter is
  signal Mcount_active_cnt : STD_LOGIC; 
  signal Mcount_active_cnt1 : STD_LOGIC; 
  signal Mcount_active_cnt2 : STD_LOGIC; 
  signal Mcount_active_cnt3 : STD_LOGIC; 
  signal Mcount_active_cnt4 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_1 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_11 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_110 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_12 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_13 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_14 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_15 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_16 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_17 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_18 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_19 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal active_clks_Acst_inv : STD_LOGIC; 
  signal active_cnt_cmp_eq0000 : STD_LOGIC; 
  signal cnts_row_pos_cnt_1_0_rstpot_3017 : STD_LOGIC; 
  signal cnts_row_pos_cnt_1_and0000 : STD_LOGIC; 
  signal cnts_row_pos_cnt_1_cmp_eq0000_bdd16 : STD_LOGIC; 
  signal cnts_row_pos_cnt_1_cmp_eq0000_inv : STD_LOGIC; 
  signal cnts_row_pos_cnt_1_or0000 : STD_LOGIC; 
  signal Mcount_cnts_row_pos_cnt_1_cy : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Mcount_cnts_row_pos_cnt_1_lut : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal active_clks : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal active_clks_mux0003 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal active_cnt : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal NlwRenamedSig_OI_cnts_row_pos_cnt_1 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
begin
  cnts_row_pos_cnt(10) <= NlwRenamedSig_OI_cnts_row_pos_cnt_1(10);
  cnts_row_pos_cnt(9) <= NlwRenamedSig_OI_cnts_row_pos_cnt_1(9);
  cnts_row_pos_cnt(8) <= NlwRenamedSig_OI_cnts_row_pos_cnt_1(8);
  cnts_row_pos_cnt(7) <= NlwRenamedSig_OI_cnts_row_pos_cnt_1(7);
  cnts_row_pos_cnt(6) <= NlwRenamedSig_OI_cnts_row_pos_cnt_1(6);
  cnts_row_pos_cnt(5) <= NlwRenamedSig_OI_cnts_row_pos_cnt_1(5);
  cnts_row_pos_cnt(4) <= NlwRenamedSig_OI_cnts_row_pos_cnt_1(4);
  cnts_row_pos_cnt(3) <= NlwRenamedSig_OI_cnts_row_pos_cnt_1(3);
  cnts_row_pos_cnt(2) <= NlwRenamedSig_OI_cnts_row_pos_cnt_1(2);
  cnts_row_pos_cnt(1) <= NlwRenamedSig_OI_cnts_row_pos_cnt_1(1);
  cnts_row_pos_cnt(0) <= NlwRenamedSig_OI_cnts_row_pos_cnt_1(0);
  XST_GND : GND
    port map (
      G => N0
    );
  Mcount_cnts_row_pos_cnt_1_cy_0_Q : MUXCY
    port map (
      CI => cnts_row_pos_cnt_1_cmp_eq0000_inv,
      DI => N0,
      S => Mcount_cnts_row_pos_cnt_1_lut(0),
      O => Mcount_cnts_row_pos_cnt_1_cy(0)
    );
  Mcount_cnts_row_pos_cnt_1_xor_0_Q : XORCY
    port map (
      CI => cnts_row_pos_cnt_1_cmp_eq0000_inv,
      LI => Mcount_cnts_row_pos_cnt_1_lut(0),
      O => Mcount_cnts_row_pos_cnt_1
    );
  Mcount_cnts_row_pos_cnt_1_cy_1_Q : MUXCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(0),
      DI => N0,
      S => Mcount_cnts_row_pos_cnt_1_lut(1),
      O => Mcount_cnts_row_pos_cnt_1_cy(1)
    );
  Mcount_cnts_row_pos_cnt_1_xor_1_Q : XORCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(0),
      LI => Mcount_cnts_row_pos_cnt_1_lut(1),
      O => Mcount_cnts_row_pos_cnt_11
    );
  Mcount_cnts_row_pos_cnt_1_cy_2_Q : MUXCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(1),
      DI => N0,
      S => Mcount_cnts_row_pos_cnt_1_lut(2),
      O => Mcount_cnts_row_pos_cnt_1_cy(2)
    );
  Mcount_cnts_row_pos_cnt_1_xor_2_Q : XORCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(1),
      LI => Mcount_cnts_row_pos_cnt_1_lut(2),
      O => Mcount_cnts_row_pos_cnt_12
    );
  Mcount_cnts_row_pos_cnt_1_cy_3_Q : MUXCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(2),
      DI => N0,
      S => Mcount_cnts_row_pos_cnt_1_lut(3),
      O => Mcount_cnts_row_pos_cnt_1_cy(3)
    );
  Mcount_cnts_row_pos_cnt_1_xor_3_Q : XORCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(2),
      LI => Mcount_cnts_row_pos_cnt_1_lut(3),
      O => Mcount_cnts_row_pos_cnt_13
    );
  Mcount_cnts_row_pos_cnt_1_cy_4_Q : MUXCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(3),
      DI => N0,
      S => Mcount_cnts_row_pos_cnt_1_lut(4),
      O => Mcount_cnts_row_pos_cnt_1_cy(4)
    );
  Mcount_cnts_row_pos_cnt_1_xor_4_Q : XORCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(3),
      LI => Mcount_cnts_row_pos_cnt_1_lut(4),
      O => Mcount_cnts_row_pos_cnt_14
    );
  Mcount_cnts_row_pos_cnt_1_cy_5_Q : MUXCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(4),
      DI => N0,
      S => Mcount_cnts_row_pos_cnt_1_lut(5),
      O => Mcount_cnts_row_pos_cnt_1_cy(5)
    );
  Mcount_cnts_row_pos_cnt_1_xor_5_Q : XORCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(4),
      LI => Mcount_cnts_row_pos_cnt_1_lut(5),
      O => Mcount_cnts_row_pos_cnt_15
    );
  Mcount_cnts_row_pos_cnt_1_cy_6_Q : MUXCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(5),
      DI => N0,
      S => Mcount_cnts_row_pos_cnt_1_lut(6),
      O => Mcount_cnts_row_pos_cnt_1_cy(6)
    );
  Mcount_cnts_row_pos_cnt_1_xor_6_Q : XORCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(5),
      LI => Mcount_cnts_row_pos_cnt_1_lut(6),
      O => Mcount_cnts_row_pos_cnt_16
    );
  Mcount_cnts_row_pos_cnt_1_cy_7_Q : MUXCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(6),
      DI => N0,
      S => Mcount_cnts_row_pos_cnt_1_lut(7),
      O => Mcount_cnts_row_pos_cnt_1_cy(7)
    );
  Mcount_cnts_row_pos_cnt_1_xor_7_Q : XORCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(6),
      LI => Mcount_cnts_row_pos_cnt_1_lut(7),
      O => Mcount_cnts_row_pos_cnt_17
    );
  Mcount_cnts_row_pos_cnt_1_cy_8_Q : MUXCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(7),
      DI => N0,
      S => Mcount_cnts_row_pos_cnt_1_lut(8),
      O => Mcount_cnts_row_pos_cnt_1_cy(8)
    );
  Mcount_cnts_row_pos_cnt_1_xor_8_Q : XORCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(7),
      LI => Mcount_cnts_row_pos_cnt_1_lut(8),
      O => Mcount_cnts_row_pos_cnt_18
    );
  Mcount_cnts_row_pos_cnt_1_cy_9_Q : MUXCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(8),
      DI => N0,
      S => Mcount_cnts_row_pos_cnt_1_lut(9),
      O => Mcount_cnts_row_pos_cnt_1_cy(9)
    );
  Mcount_cnts_row_pos_cnt_1_xor_9_Q : XORCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(8),
      LI => Mcount_cnts_row_pos_cnt_1_lut(9),
      O => Mcount_cnts_row_pos_cnt_19
    );
  Mcount_cnts_row_pos_cnt_1_xor_10_Q : XORCY
    port map (
      CI => Mcount_cnts_row_pos_cnt_1_cy(9),
      LI => Mcount_cnts_row_pos_cnt_1_lut(10),
      O => Mcount_cnts_row_pos_cnt_110
    );
  cnts_row_pos_cnt_1_1 : FDCE
    port map (
      C => clk_g,
      CE => cnts_row_pos_cnt_1_and0000,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_cnts_row_pos_cnt_11,
      Q => NlwRenamedSig_OI_cnts_row_pos_cnt_1(1)
    );
  cnts_row_pos_cnt_1_2 : FDCE
    port map (
      C => clk_g,
      CE => cnts_row_pos_cnt_1_and0000,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_cnts_row_pos_cnt_12,
      Q => NlwRenamedSig_OI_cnts_row_pos_cnt_1(2)
    );
  cnts_row_pos_cnt_1_3 : FDCE
    port map (
      C => clk_g,
      CE => cnts_row_pos_cnt_1_and0000,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_cnts_row_pos_cnt_13,
      Q => NlwRenamedSig_OI_cnts_row_pos_cnt_1(3)
    );
  cnts_row_pos_cnt_1_4 : FDCE
    port map (
      C => clk_g,
      CE => cnts_row_pos_cnt_1_and0000,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_cnts_row_pos_cnt_14,
      Q => NlwRenamedSig_OI_cnts_row_pos_cnt_1(4)
    );
  cnts_row_pos_cnt_1_5 : FDCE
    port map (
      C => clk_g,
      CE => cnts_row_pos_cnt_1_and0000,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_cnts_row_pos_cnt_15,
      Q => NlwRenamedSig_OI_cnts_row_pos_cnt_1(5)
    );
  cnts_row_pos_cnt_1_6 : FDCE
    port map (
      C => clk_g,
      CE => cnts_row_pos_cnt_1_and0000,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_cnts_row_pos_cnt_16,
      Q => NlwRenamedSig_OI_cnts_row_pos_cnt_1(6)
    );
  cnts_row_pos_cnt_1_7 : FDCE
    port map (
      C => clk_g,
      CE => cnts_row_pos_cnt_1_and0000,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_cnts_row_pos_cnt_17,
      Q => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7)
    );
  cnts_row_pos_cnt_1_8 : FDCE
    port map (
      C => clk_g,
      CE => cnts_row_pos_cnt_1_and0000,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_cnts_row_pos_cnt_18,
      Q => NlwRenamedSig_OI_cnts_row_pos_cnt_1(8)
    );
  cnts_row_pos_cnt_1_9 : FDCE
    port map (
      C => clk_g,
      CE => cnts_row_pos_cnt_1_and0000,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_cnts_row_pos_cnt_19,
      Q => NlwRenamedSig_OI_cnts_row_pos_cnt_1(9)
    );
  cnts_row_pos_cnt_1_10 : FDCE
    port map (
      C => clk_g,
      CE => cnts_row_pos_cnt_1_and0000,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_cnts_row_pos_cnt_110,
      Q => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10)
    );
  active_cnt_0 : FDCE
    port map (
      C => clk_g,
      CE => counter_en,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_active_cnt,
      Q => active_cnt(0)
    );
  active_cnt_1 : FDCE
    port map (
      C => clk_g,
      CE => counter_en,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_active_cnt1,
      Q => active_cnt(1)
    );
  active_cnt_2 : FDCE
    port map (
      C => clk_g,
      CE => counter_en,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_active_cnt2,
      Q => active_cnt(2)
    );
  active_cnt_3 : FDCE
    port map (
      C => clk_g,
      CE => counter_en,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_active_cnt3,
      Q => active_cnt(3)
    );
  active_cnt_4 : FDCE
    port map (
      C => clk_g,
      CE => counter_en,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => Mcount_active_cnt4,
      Q => active_cnt(4)
    );
  active_clks_4 : FDC
    port map (
      C => clk_g,
      CLR => active_clks_Acst_inv,
      D => active_clks_mux0003(0),
      Q => active_clks(4)
    );
  active_clks_3 : FDC
    port map (
      C => clk_g,
      CLR => active_clks_Acst_inv,
      D => active_clks_mux0003(1),
      Q => active_clks(3)
    );
  active_clks_1 : FDP
    port map (
      C => clk_g,
      D => active_clks_mux0003(3),
      PRE => active_clks_Acst_inv,
      Q => active_clks(1)
    );
  active_clks_2 : FDP
    port map (
      C => clk_g,
      D => active_clks_mux0003(2),
      PRE => active_clks_Acst_inv,
      Q => active_clks(2)
    );
  cnts_row_pos_cnt_1_or00001 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => locked_init_rstz_gq,
      I1 => counter_reset,
      O => cnts_row_pos_cnt_1_or0000
    );
  active_clks_mux0003_2_1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(1),
      I2 => in_dmd_type(0),
      O => active_clks_mux0003(2)
    );
  active_clks_mux0003_1_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => in_dmd_type(3),
      I1 => in_dmd_type(2),
      I2 => in_dmd_type(1),
      O => active_clks_mux0003(1)
    );
  active_clks_mux0003_3_1 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => in_dmd_type(3),
      I1 => in_dmd_type(2),
      I2 => in_dmd_type(1),
      I3 => in_dmd_type(0),
      O => active_clks_mux0003(3)
    );
  active_clks_mux0003_0_1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => in_dmd_type(0),
      I1 => in_dmd_type(1),
      I2 => in_dmd_type(3),
      I3 => in_dmd_type(2),
      O => active_clks_mux0003(0)
    );
  Mcount_active_cnt_xor_1_11 : LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      I0 => active_cnt_cmp_eq0000,
      I1 => active_cnt(0),
      I2 => active_cnt(1),
      O => Mcount_active_cnt1
    );
  Mcount_active_cnt_xor_2_11 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => active_cnt_cmp_eq0000,
      I1 => active_cnt(2),
      I2 => active_cnt(0),
      I3 => active_cnt(1),
      O => Mcount_active_cnt2
    );
  Mcount_active_cnt_xor_3_11 : LUT5
    generic map(
      INIT => X"14444444"
    )
    port map (
      I0 => active_cnt_cmp_eq0000,
      I1 => active_cnt(3),
      I2 => active_cnt(0),
      I3 => active_cnt(1),
      I4 => active_cnt(2),
      O => Mcount_active_cnt3
    );
  Mcount_active_cnt_xor_4_11 : LUT6
    generic map(
      INIT => X"1444444444444444"
    )
    port map (
      I0 => active_cnt_cmp_eq0000,
      I1 => active_cnt(4),
      I2 => active_cnt(0),
      I3 => active_cnt(1),
      I4 => active_cnt(2),
      I5 => active_cnt(3),
      O => Mcount_active_cnt4
    );
  active_cnt_cmp_eq00005_SW0 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => active_cnt(1),
      I1 => active_clks(1),
      I2 => active_cnt(2),
      I3 => active_clks(2),
      O => N01
    );
  active_cnt_cmp_eq00005 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => active_cnt(3),
      I1 => active_cnt(4),
      I2 => active_clks(3),
      I3 => active_clks(4),
      I4 => active_cnt(0),
      I5 => N01,
      O => active_cnt_cmp_eq0000
    );
  cnts_row_pos_cnt_1_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => active_cnt_cmp_eq0000,
      I1 => counter_en,
      O => cnts_row_pos_cnt_1_and0000
    );
  cnts_row_pos_cnt_1_cmp_eq000091 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(8),
      I1 => row_count(8),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(9),
      I3 => row_count(9),
      O => cnts_row_pos_cnt_1_cmp_eq0000_bdd16
    );
  cnts_row_pos_cnt_1_cmp_eq000031_SW0 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(0),
      I1 => row_count(0),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(1),
      I3 => row_count(1),
      O => N2
    );
  cnts_row_pos_cnt_1_cmp_eq000071_SW0 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(5),
      I1 => row_count(5),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(6),
      I3 => row_count(6),
      O => N4
    );
  cnts_row_pos_cnt_1_0 : FDC
    port map (
      C => clk_g,
      CLR => cnts_row_pos_cnt_1_or0000,
      D => cnts_row_pos_cnt_1_0_rstpot_3017,
      Q => NlwRenamedSig_OI_cnts_row_pos_cnt_1(0)
    );
  cnts_row_pos_cnt_1_0_rstpot : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(0),
      I1 => active_cnt_cmp_eq0000,
      I2 => counter_en,
      I3 => Mcount_cnts_row_pos_cnt_1,
      O => cnts_row_pos_cnt_1_0_rstpot_3017
    );
  cnts_row_pos_cnt_1_cmp_eq000051_SW0 : LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(2),
      I1 => row_count(2),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(3),
      I3 => row_count(3),
      I4 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(4),
      I5 => row_count(4),
      O => N6
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW0 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I1 => row_count(10),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I3 => row_count(7),
      O => N8
    );
  cnts_row_pos_cnt_1_cmp_eq0000_inv11 : LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
    port map (
      I0 => N2,
      I1 => cnts_row_pos_cnt_1_cmp_eq0000_bdd16,
      I2 => N6,
      I3 => N4,
      I4 => N8,
      O => cnts_row_pos_cnt_1_cmp_eq0000_inv
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW1 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I1 => row_count(10),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I3 => row_count(7),
      O => N10
    );
  Mcount_cnts_row_pos_cnt_1_lut_0_Q : LUT6
    generic map(
      INIT => X"AAAAAA8AAAAAAAAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(0),
      I1 => N2,
      I2 => cnts_row_pos_cnt_1_cmp_eq0000_bdd16,
      I3 => N6,
      I4 => N4,
      I5 => N10,
      O => Mcount_cnts_row_pos_cnt_1_lut(0)
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW2 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I1 => row_count(10),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I3 => row_count(7),
      O => N12
    );
  Mcount_cnts_row_pos_cnt_1_lut_1_Q : LUT6
    generic map(
      INIT => X"AAAAAA8AAAAAAAAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(1),
      I1 => N2,
      I2 => cnts_row_pos_cnt_1_cmp_eq0000_bdd16,
      I3 => N6,
      I4 => N4,
      I5 => N12,
      O => Mcount_cnts_row_pos_cnt_1_lut(1)
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW3 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I1 => row_count(10),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I3 => row_count(7),
      O => N14
    );
  Mcount_cnts_row_pos_cnt_1_lut_2_Q : LUT6
    generic map(
      INIT => X"AAAAAA8AAAAAAAAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(2),
      I1 => N2,
      I2 => cnts_row_pos_cnt_1_cmp_eq0000_bdd16,
      I3 => N6,
      I4 => N4,
      I5 => N14,
      O => Mcount_cnts_row_pos_cnt_1_lut(2)
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW4 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I1 => row_count(10),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I3 => row_count(7),
      O => N16
    );
  Mcount_cnts_row_pos_cnt_1_lut_3_Q : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(3),
      I1 => N2,
      I2 => cnts_row_pos_cnt_1_cmp_eq0000_bdd16,
      I3 => N16,
      I4 => N6,
      I5 => N4,
      O => Mcount_cnts_row_pos_cnt_1_lut(3)
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW5 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I1 => row_count(10),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I3 => row_count(7),
      O => N18
    );
  Mcount_cnts_row_pos_cnt_1_lut_4_Q : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(4),
      I1 => N2,
      I2 => cnts_row_pos_cnt_1_cmp_eq0000_bdd16,
      I3 => N18,
      I4 => N6,
      I5 => N4,
      O => Mcount_cnts_row_pos_cnt_1_lut(4)
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW6 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I1 => row_count(10),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I3 => row_count(7),
      O => N20
    );
  Mcount_cnts_row_pos_cnt_1_lut_5_Q : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(5),
      I1 => N2,
      I2 => cnts_row_pos_cnt_1_cmp_eq0000_bdd16,
      I3 => N20,
      I4 => N6,
      I5 => N4,
      O => Mcount_cnts_row_pos_cnt_1_lut(5)
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW7 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I1 => row_count(10),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I3 => row_count(7),
      O => N22
    );
  Mcount_cnts_row_pos_cnt_1_lut_6_Q : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(6),
      I1 => N2,
      I2 => cnts_row_pos_cnt_1_cmp_eq0000_bdd16,
      I3 => N22,
      I4 => N6,
      I5 => N4,
      O => Mcount_cnts_row_pos_cnt_1_lut(6)
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW8 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => row_count(10),
      I1 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I2 => row_count(7),
      O => N24
    );
  Mcount_cnts_row_pos_cnt_1_lut_7_Q : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I1 => N2,
      I2 => cnts_row_pos_cnt_1_cmp_eq0000_bdd16,
      I3 => N24,
      I4 => N6,
      I5 => N4,
      O => Mcount_cnts_row_pos_cnt_1_lut(7)
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW9 : LUT4
    generic map(
      INIT => X"BEFF"
    )
    port map (
      I0 => N2,
      I1 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I2 => row_count(10),
      I3 => cnts_row_pos_cnt_1_cmp_eq0000_bdd16,
      O => N26
    );
  Mcount_cnts_row_pos_cnt_1_lut_8_Q : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA28"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(8),
      I1 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I2 => row_count(7),
      I3 => N6,
      I4 => N4,
      I5 => N26,
      O => Mcount_cnts_row_pos_cnt_1_lut(8)
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW10 : LUT4
    generic map(
      INIT => X"BEFF"
    )
    port map (
      I0 => N2,
      I1 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I2 => row_count(10),
      I3 => cnts_row_pos_cnt_1_cmp_eq0000_bdd16,
      O => N28
    );
  Mcount_cnts_row_pos_cnt_1_lut_9_Q : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA28"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(9),
      I1 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I2 => row_count(7),
      I3 => N6,
      I4 => N4,
      I5 => N28,
      O => Mcount_cnts_row_pos_cnt_1_lut(9)
    );
  Mcount_cnts_row_pos_cnt_1_lut_10_Q : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AA8"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(10),
      I1 => N6,
      I2 => row_count(7),
      I3 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(7),
      I4 => N4,
      I5 => N30,
      O => Mcount_cnts_row_pos_cnt_1_lut(10)
    );
  cnts_row_pos_cnt_1_cmp_eq000011_SW11 : LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
    port map (
      I0 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(8),
      I1 => row_count(8),
      I2 => NlwRenamedSig_OI_cnts_row_pos_cnt_1(9),
      I3 => row_count(9),
      I4 => row_count(10),
      I5 => N2,
      O => N30
    );
  active_clks_Acst_inv1_INV_0 : INV
    port map (
      I => locked_init_rstz_gq,
      O => active_clks_Acst_inv
    );
  Mcount_active_cnt_xor_0_11_INV_0 : INV
    port map (
      I => active_cnt(0),
      O => Mcount_active_cnt
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity DMD_trigger_control is
  port (
    dmd_ns_flip : out STD_LOGIC; 
    trigger : in STD_LOGIC := 'X'; 
    appsfpga_io_STEP_VCC_enbl_q : in STD_LOGIC := 'X'; 
    dmd_1080p_connected : in STD_LOGIC := 'X'; 
    mem_read_enable : out STD_LOGIC; 
    trigger_miss : out STD_LOGIC; 
    appsfpga_io_ns_flip_en_q : in STD_LOGIC := 'X'; 
    appsfpga_io_comp_data_en_q : in STD_LOGIC := 'X'; 
    rd_ab_fifo_data_valid : in STD_LOGIC := 'X'; 
    mem_preload_done : in STD_LOGIC := 'X'; 
    dmd_comp_data : out STD_LOGIC; 
    dmd_get_row_data : out STD_LOGIC; 
    rd_cd_fifo_data_valid : in STD_LOGIC := 'X'; 
    dmd_STEP_VCC : out STD_LOGIC; 
    dmd_dvalid : out STD_LOGIC; 
    quarter_buss_connected : in STD_LOGIC := 'X'; 
    appsfpga_io_WDT_enbl_q : in STD_LOGIC := 'X'; 
    dmd_row_fifo_reset : in STD_LOGIC := 'X'; 
    dmd_rst2blkz : out STD_LOGIC; 
    clk_g : in STD_LOGIC := 'X'; 
    locked_init_rstz_gq : in STD_LOGIC := 'X'; 
    appsfpga_io_float_q : in STD_LOGIC := 'X'; 
    ddc_init_active : in STD_LOGIC := 'X'; 
    rd_ab_fifo_valid : in STD_LOGIC := 'X'; 
    rd_cd_fifo_valid : in STD_LOGIC := 'X'; 
    appsfpga_io_rowaddrmode_q : in STD_LOGIC := 'X'; 
    dmd_rowmd : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dmd_dout_a : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dmd_dout_b : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dmd_dout_c : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dmd_dout_d : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dmd_blkad : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    dmd_rowad : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
    dmd_blkmd : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    rd_pattern_id : in STD_LOGIC_VECTOR ( 14 downto 0 ); 
    update_mode : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    appsfpga_io_reset_type_q : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    rd_cd_fifo_out : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
    rd_ab_fifo_out : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
    num_patterns : in STD_LOGIC_VECTOR ( 14 downto 0 ); 
    in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end DMD_trigger_control;

architecture Structure of DMD_trigger_control is
  component write_counter
    port (
      counter_reset : in STD_LOGIC := 'X'; 
      counter_en : in STD_LOGIC := 'X'; 
      clk_g : in STD_LOGIC := 'X'; 
      locked_init_rstz_gq : in STD_LOGIC := 'X'; 
      cnts_row_pos_cnt : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
      row_count : in STD_LOGIC_VECTOR ( 10 downto 0 ); 
      in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
    );
  end component;
  signal Mcount_rst_count : STD_LOGIC; 
  signal Mcount_rst_count1 : STD_LOGIC; 
  signal Mcount_rst_count2 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal N17 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal N3 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal N331 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N5 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal blk_dvalid_3079 : STD_LOGIC; 
  signal blk_dvalid_rstpot_3080 : STD_LOGIC; 
  signal block_clear_3081 : STD_LOGIC; 
  signal block_clear_and0000 : STD_LOGIC; 
  signal block_clear_and000019_3083 : STD_LOGIC; 
  signal counter_en : STD_LOGIC; 
  signal counter_reset : STD_LOGIC; 
  signal data_in_count_not0002 : STD_LOGIC; 
  signal dmd_blkad_0_or0000 : STD_LOGIC; 
  signal dmd_blkad_0_or0001 : STD_LOGIC; 
  signal dmd_blkad_1_or0000 : STD_LOGIC; 
  signal dmd_blkad_1_or0001 : STD_LOGIC; 
  signal dmd_blkad_2_and0000 : STD_LOGIC; 
  signal dmd_blkad_2_or0000 : STD_LOGIC; 
  signal dmd_blkad_3_or0000 : STD_LOGIC; 
  signal dmd_blkad_3_or0001 : STD_LOGIC; 
  signal dmd_blkad_mux0003_0_29_3259 : STD_LOGIC; 
  signal dmd_blkad_mux0003_0_58_3260 : STD_LOGIC; 
  signal dmd_blkad_mux0003_1_108_3262 : STD_LOGIC; 
  signal dmd_blkad_mux0003_1_51_3263 : STD_LOGIC; 
  signal dmd_blkad_not0001 : STD_LOGIC; 
  signal dmd_blkmd_1_or0000 : STD_LOGIC; 
  signal dmd_blkmd_mux0003_1_38_3272 : STD_LOGIC; 
  signal dmd_dvalid_1q_3274 : STD_LOGIC; 
  signal NlwRenamedSignal_dmd_rowad_0_Q : STD_LOGIC; 
  signal NlwRenamedSignal_dmd_rowad_4_Q : STD_LOGIC; 
  signal dmd_rowad_mux0002_10_Q : STD_LOGIC; 
  signal dmd_rowad_mux0002_1_Q : STD_LOGIC; 
  signal dmd_rowad_mux0002_2_Q : STD_LOGIC; 
  signal dmd_rowad_mux0002_3_Q : STD_LOGIC; 
  signal dmd_rowad_mux0002_5_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_dmd_rst2blkz : STD_LOGIC; 
  signal NlwRenamedSig_OI_get_row_data : STD_LOGIC; 
  signal get_row_data_not0001 : STD_LOGIC; 
  signal get_row_data_or0000 : STD_LOGIC; 
  signal locked_init_rstz_gq_inv : STD_LOGIC; 
  signal mem_read_enable_cmp_eq0000_3301 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq0001 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq000111118_3303 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq000111150_3304 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq000111214_3305 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq000111215_3306 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq000111309_3307 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq000111320_3308 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq000111342_3309 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq000111367_3310 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq000111385_3311 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq000111469_3312 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq000111487_3313 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq00011158_3314 : STD_LOGIC; 
  signal mem_read_enable_cmp_eq00011166_3315 : STD_LOGIC; 
  signal next_state : STD_LOGIC; 
  signal phased_num_and0000 : STD_LOGIC; 
  signal row_count_0_Q : STD_LOGIC; 
  signal row_count_10_Q : STD_LOGIC; 
  signal row_count_3_Q : STD_LOGIC; 
  signal row_count_4_Q_3463 : STD_LOGIC; 
  signal row_count_5_Q_3464 : STD_LOGIC; 
  signal row_count_6_Q : STD_LOGIC; 
  signal row_count_7_Q : STD_LOGIC; 
  signal row_count_8_Q : STD_LOGIC; 
  signal row_count_9_Q : STD_LOGIC; 
  signal rst_count_not0001 : STD_LOGIC; 
  signal rst_enable_3473 : STD_LOGIC; 
  signal rst_enable_rstpot_3474 : STD_LOGIC; 
  signal NlwRenamedSig_OI_trigger_miss_1 : STD_LOGIC; 
  signal trigger_miss_1_rstpot_3477 : STD_LOGIC; 
  signal cnts_row_pos_cnt : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal cnts_row_pos_cnt_q1 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal current_state : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal data_in_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal data_in_count_mux0001 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal dmd_ab : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal NlwRenamedSig_OI_dmd_blkad : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal dmd_blkad_mux0003 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal NlwRenamedSig_OI_dmd_blkmd : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal dmd_blkmd_mux0003 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal NlwRenamedSig_OI_dmd_rowad : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal dmd_rowmd_mux0002 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal phased_num : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal phased_num_add0000 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal rst_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
begin
  dmd_ns_flip <= NlwRenamedSig_OI_dmd_rowad(10);
  trigger_miss <= NlwRenamedSig_OI_trigger_miss_1;
  dmd_comp_data <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_get_row_data <= NlwRenamedSig_OI_get_row_data;
  dmd_STEP_VCC <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_rst2blkz <= NlwRenamedSig_OI_dmd_rst2blkz;
  dmd_dout_a(63) <= dmd_ab(127);
  dmd_dout_a(62) <= dmd_ab(126);
  dmd_dout_a(61) <= dmd_ab(125);
  dmd_dout_a(60) <= dmd_ab(124);
  dmd_dout_a(59) <= dmd_ab(123);
  dmd_dout_a(58) <= dmd_ab(122);
  dmd_dout_a(57) <= dmd_ab(121);
  dmd_dout_a(56) <= dmd_ab(120);
  dmd_dout_a(55) <= dmd_ab(119);
  dmd_dout_a(54) <= dmd_ab(118);
  dmd_dout_a(53) <= dmd_ab(117);
  dmd_dout_a(52) <= dmd_ab(116);
  dmd_dout_a(51) <= dmd_ab(115);
  dmd_dout_a(50) <= dmd_ab(114);
  dmd_dout_a(49) <= dmd_ab(113);
  dmd_dout_a(48) <= dmd_ab(112);
  dmd_dout_a(47) <= dmd_ab(95);
  dmd_dout_a(46) <= dmd_ab(94);
  dmd_dout_a(45) <= dmd_ab(93);
  dmd_dout_a(44) <= dmd_ab(92);
  dmd_dout_a(43) <= dmd_ab(91);
  dmd_dout_a(42) <= dmd_ab(90);
  dmd_dout_a(41) <= dmd_ab(89);
  dmd_dout_a(40) <= dmd_ab(88);
  dmd_dout_a(39) <= dmd_ab(87);
  dmd_dout_a(38) <= dmd_ab(86);
  dmd_dout_a(37) <= dmd_ab(85);
  dmd_dout_a(36) <= dmd_ab(84);
  dmd_dout_a(35) <= dmd_ab(83);
  dmd_dout_a(34) <= dmd_ab(82);
  dmd_dout_a(33) <= dmd_ab(81);
  dmd_dout_a(32) <= dmd_ab(80);
  dmd_dout_a(31) <= dmd_ab(63);
  dmd_dout_a(30) <= dmd_ab(62);
  dmd_dout_a(29) <= dmd_ab(61);
  dmd_dout_a(28) <= dmd_ab(60);
  dmd_dout_a(27) <= dmd_ab(59);
  dmd_dout_a(26) <= dmd_ab(58);
  dmd_dout_a(25) <= dmd_ab(57);
  dmd_dout_a(24) <= dmd_ab(56);
  dmd_dout_a(23) <= dmd_ab(55);
  dmd_dout_a(22) <= dmd_ab(54);
  dmd_dout_a(21) <= dmd_ab(53);
  dmd_dout_a(20) <= dmd_ab(52);
  dmd_dout_a(19) <= dmd_ab(51);
  dmd_dout_a(18) <= dmd_ab(50);
  dmd_dout_a(17) <= dmd_ab(49);
  dmd_dout_a(16) <= dmd_ab(48);
  dmd_dout_a(15) <= dmd_ab(31);
  dmd_dout_a(14) <= dmd_ab(30);
  dmd_dout_a(13) <= dmd_ab(29);
  dmd_dout_a(12) <= dmd_ab(28);
  dmd_dout_a(11) <= dmd_ab(27);
  dmd_dout_a(10) <= dmd_ab(26);
  dmd_dout_a(9) <= dmd_ab(25);
  dmd_dout_a(8) <= dmd_ab(24);
  dmd_dout_a(7) <= dmd_ab(23);
  dmd_dout_a(6) <= dmd_ab(22);
  dmd_dout_a(5) <= dmd_ab(21);
  dmd_dout_a(4) <= dmd_ab(20);
  dmd_dout_a(3) <= dmd_ab(19);
  dmd_dout_a(2) <= dmd_ab(18);
  dmd_dout_a(1) <= dmd_ab(17);
  dmd_dout_a(0) <= dmd_ab(16);
  dmd_dout_b(63) <= dmd_ab(111);
  dmd_dout_b(62) <= dmd_ab(110);
  dmd_dout_b(61) <= dmd_ab(109);
  dmd_dout_b(60) <= dmd_ab(108);
  dmd_dout_b(59) <= dmd_ab(107);
  dmd_dout_b(58) <= dmd_ab(106);
  dmd_dout_b(57) <= dmd_ab(105);
  dmd_dout_b(56) <= dmd_ab(104);
  dmd_dout_b(55) <= dmd_ab(103);
  dmd_dout_b(54) <= dmd_ab(102);
  dmd_dout_b(53) <= dmd_ab(101);
  dmd_dout_b(52) <= dmd_ab(100);
  dmd_dout_b(51) <= dmd_ab(99);
  dmd_dout_b(50) <= dmd_ab(98);
  dmd_dout_b(49) <= dmd_ab(97);
  dmd_dout_b(48) <= dmd_ab(96);
  dmd_dout_b(47) <= dmd_ab(79);
  dmd_dout_b(46) <= dmd_ab(78);
  dmd_dout_b(45) <= dmd_ab(77);
  dmd_dout_b(44) <= dmd_ab(76);
  dmd_dout_b(43) <= dmd_ab(75);
  dmd_dout_b(42) <= dmd_ab(74);
  dmd_dout_b(41) <= dmd_ab(73);
  dmd_dout_b(40) <= dmd_ab(72);
  dmd_dout_b(39) <= dmd_ab(71);
  dmd_dout_b(38) <= dmd_ab(70);
  dmd_dout_b(37) <= dmd_ab(69);
  dmd_dout_b(36) <= dmd_ab(68);
  dmd_dout_b(35) <= dmd_ab(67);
  dmd_dout_b(34) <= dmd_ab(66);
  dmd_dout_b(33) <= dmd_ab(65);
  dmd_dout_b(32) <= dmd_ab(64);
  dmd_dout_b(31) <= dmd_ab(47);
  dmd_dout_b(30) <= dmd_ab(46);
  dmd_dout_b(29) <= dmd_ab(45);
  dmd_dout_b(28) <= dmd_ab(44);
  dmd_dout_b(27) <= dmd_ab(43);
  dmd_dout_b(26) <= dmd_ab(42);
  dmd_dout_b(25) <= dmd_ab(41);
  dmd_dout_b(24) <= dmd_ab(40);
  dmd_dout_b(23) <= dmd_ab(39);
  dmd_dout_b(22) <= dmd_ab(38);
  dmd_dout_b(21) <= dmd_ab(37);
  dmd_dout_b(20) <= dmd_ab(36);
  dmd_dout_b(19) <= dmd_ab(35);
  dmd_dout_b(18) <= dmd_ab(34);
  dmd_dout_b(17) <= dmd_ab(33);
  dmd_dout_b(16) <= dmd_ab(32);
  dmd_dout_b(15) <= dmd_ab(15);
  dmd_dout_b(14) <= dmd_ab(14);
  dmd_dout_b(13) <= dmd_ab(13);
  dmd_dout_b(12) <= dmd_ab(12);
  dmd_dout_b(11) <= dmd_ab(11);
  dmd_dout_b(10) <= dmd_ab(10);
  dmd_dout_b(9) <= dmd_ab(9);
  dmd_dout_b(8) <= dmd_ab(8);
  dmd_dout_b(7) <= dmd_ab(7);
  dmd_dout_b(6) <= dmd_ab(6);
  dmd_dout_b(5) <= dmd_ab(5);
  dmd_dout_b(4) <= dmd_ab(4);
  dmd_dout_b(3) <= dmd_ab(3);
  dmd_dout_b(2) <= dmd_ab(2);
  dmd_dout_b(1) <= dmd_ab(1);
  dmd_dout_b(0) <= dmd_ab(0);
  dmd_dout_c(63) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(62) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(61) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(60) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(59) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(58) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(57) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(56) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(55) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(54) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(53) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(52) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(51) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(50) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(49) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(48) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(47) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(46) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(45) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(44) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(43) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(42) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(41) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(40) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(39) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(38) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(37) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(36) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(35) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(34) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(33) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(32) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(31) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(30) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(29) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(28) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(27) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(26) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(25) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(24) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(23) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(22) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(21) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(20) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(19) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(18) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(17) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(16) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(15) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(14) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(13) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(12) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(11) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(10) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(9) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(8) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(7) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(6) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(5) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(4) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(3) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(2) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(1) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_c(0) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(63) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(62) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(61) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(60) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(59) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(58) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(57) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(56) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(55) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(54) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(53) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(52) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(51) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(50) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(49) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(48) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(47) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(46) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(45) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(44) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(43) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(42) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(41) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(40) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(39) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(38) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(37) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(36) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(35) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(34) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(33) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(32) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(31) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(30) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(29) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(28) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(27) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(26) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(25) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(24) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(23) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(22) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(21) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(20) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(19) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(18) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(17) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(16) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(15) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(14) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(13) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(12) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(11) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(10) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(9) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(8) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(7) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(6) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(5) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(4) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(3) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(2) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(1) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_dout_d(0) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_blkad(3) <= NlwRenamedSig_OI_dmd_blkad(3);
  dmd_blkad(2) <= NlwRenamedSig_OI_dmd_blkad(2);
  dmd_blkad(1) <= NlwRenamedSig_OI_dmd_blkad(1);
  dmd_blkad(0) <= NlwRenamedSig_OI_dmd_blkad(0);
  dmd_rowad(10) <= NlwRenamedSig_OI_dmd_rowad(10);
  dmd_rowad(8) <= NlwRenamedSignal_dmd_rowad_4_Q;
  dmd_rowad(6) <= NlwRenamedSignal_dmd_rowad_4_Q;
  dmd_rowad(4) <= NlwRenamedSignal_dmd_rowad_4_Q;
  dmd_rowad(3) <= NlwRenamedSignal_dmd_rowad_0_Q;
  dmd_rowad(2) <= NlwRenamedSignal_dmd_rowad_0_Q;
  dmd_rowad(1) <= NlwRenamedSignal_dmd_rowad_0_Q;
  dmd_rowad(0) <= NlwRenamedSignal_dmd_rowad_0_Q;
  dmd_blkmd(1) <= NlwRenamedSig_OI_dmd_blkmd(1);
  dmd_blkmd(0) <= NlwRenamedSig_OI_dmd_blkmd(0);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_dmd_rowad(10)
    );
  current_state_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => next_state,
      Q => current_state(0)
    );
  data_in_count_0 : FDCE
    port map (
      C => clk_g,
      CE => data_in_count_not0002,
      CLR => locked_init_rstz_gq_inv,
      D => data_in_count_mux0001(3),
      Q => data_in_count(0)
    );
  data_in_count_1 : FDCE
    port map (
      C => clk_g,
      CE => data_in_count_not0002,
      CLR => locked_init_rstz_gq_inv,
      D => data_in_count_mux0001(2),
      Q => data_in_count(1)
    );
  data_in_count_2 : FDCE
    port map (
      C => clk_g,
      CE => data_in_count_not0002,
      CLR => locked_init_rstz_gq_inv,
      D => data_in_count_mux0001(1),
      Q => data_in_count(2)
    );
  dmd_ab_0 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(0),
      Q => dmd_ab(0)
    );
  dmd_ab_1 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(1),
      Q => dmd_ab(1)
    );
  dmd_ab_2 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(2),
      Q => dmd_ab(2)
    );
  dmd_ab_3 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(3),
      Q => dmd_ab(3)
    );
  dmd_ab_4 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(4),
      Q => dmd_ab(4)
    );
  dmd_ab_5 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(5),
      Q => dmd_ab(5)
    );
  dmd_ab_6 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(6),
      Q => dmd_ab(6)
    );
  dmd_ab_7 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(7),
      Q => dmd_ab(7)
    );
  dmd_ab_8 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(8),
      Q => dmd_ab(8)
    );
  dmd_ab_9 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(9),
      Q => dmd_ab(9)
    );
  dmd_ab_10 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(10),
      Q => dmd_ab(10)
    );
  dmd_ab_11 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(11),
      Q => dmd_ab(11)
    );
  dmd_ab_12 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(12),
      Q => dmd_ab(12)
    );
  dmd_ab_13 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(13),
      Q => dmd_ab(13)
    );
  dmd_ab_14 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(14),
      Q => dmd_ab(14)
    );
  dmd_ab_15 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(15),
      Q => dmd_ab(15)
    );
  dmd_ab_16 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(16),
      Q => dmd_ab(16)
    );
  dmd_ab_17 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(17),
      Q => dmd_ab(17)
    );
  dmd_ab_18 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(18),
      Q => dmd_ab(18)
    );
  dmd_ab_19 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(19),
      Q => dmd_ab(19)
    );
  dmd_ab_20 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(20),
      Q => dmd_ab(20)
    );
  dmd_ab_21 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(21),
      Q => dmd_ab(21)
    );
  dmd_ab_22 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(22),
      Q => dmd_ab(22)
    );
  dmd_ab_23 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(23),
      Q => dmd_ab(23)
    );
  dmd_ab_24 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(24),
      Q => dmd_ab(24)
    );
  dmd_ab_25 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(25),
      Q => dmd_ab(25)
    );
  dmd_ab_26 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(26),
      Q => dmd_ab(26)
    );
  dmd_ab_27 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(27),
      Q => dmd_ab(27)
    );
  dmd_ab_28 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(28),
      Q => dmd_ab(28)
    );
  dmd_ab_29 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(29),
      Q => dmd_ab(29)
    );
  dmd_ab_30 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(30),
      Q => dmd_ab(30)
    );
  dmd_ab_31 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(31),
      Q => dmd_ab(31)
    );
  dmd_ab_32 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(32),
      Q => dmd_ab(32)
    );
  dmd_ab_33 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(33),
      Q => dmd_ab(33)
    );
  dmd_ab_34 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(34),
      Q => dmd_ab(34)
    );
  dmd_ab_35 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(35),
      Q => dmd_ab(35)
    );
  dmd_ab_36 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(36),
      Q => dmd_ab(36)
    );
  dmd_ab_37 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(37),
      Q => dmd_ab(37)
    );
  dmd_ab_38 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(38),
      Q => dmd_ab(38)
    );
  dmd_ab_39 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(39),
      Q => dmd_ab(39)
    );
  dmd_ab_40 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(40),
      Q => dmd_ab(40)
    );
  dmd_ab_41 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(41),
      Q => dmd_ab(41)
    );
  dmd_ab_42 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(42),
      Q => dmd_ab(42)
    );
  dmd_ab_43 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(43),
      Q => dmd_ab(43)
    );
  dmd_ab_44 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(44),
      Q => dmd_ab(44)
    );
  dmd_ab_45 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(45),
      Q => dmd_ab(45)
    );
  dmd_ab_46 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(46),
      Q => dmd_ab(46)
    );
  dmd_ab_47 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(47),
      Q => dmd_ab(47)
    );
  dmd_ab_48 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(48),
      Q => dmd_ab(48)
    );
  dmd_ab_49 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(49),
      Q => dmd_ab(49)
    );
  dmd_ab_50 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(50),
      Q => dmd_ab(50)
    );
  dmd_ab_51 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(51),
      Q => dmd_ab(51)
    );
  dmd_ab_52 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(52),
      Q => dmd_ab(52)
    );
  dmd_ab_53 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(53),
      Q => dmd_ab(53)
    );
  dmd_ab_54 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(54),
      Q => dmd_ab(54)
    );
  dmd_ab_55 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(55),
      Q => dmd_ab(55)
    );
  dmd_ab_56 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(56),
      Q => dmd_ab(56)
    );
  dmd_ab_57 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(57),
      Q => dmd_ab(57)
    );
  dmd_ab_58 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(58),
      Q => dmd_ab(58)
    );
  dmd_ab_59 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(59),
      Q => dmd_ab(59)
    );
  dmd_ab_60 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(60),
      Q => dmd_ab(60)
    );
  dmd_ab_61 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(61),
      Q => dmd_ab(61)
    );
  dmd_ab_62 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(62),
      Q => dmd_ab(62)
    );
  dmd_ab_63 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(63),
      Q => dmd_ab(63)
    );
  dmd_ab_64 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(64),
      Q => dmd_ab(64)
    );
  dmd_ab_65 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(65),
      Q => dmd_ab(65)
    );
  dmd_ab_66 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(66),
      Q => dmd_ab(66)
    );
  dmd_ab_67 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(67),
      Q => dmd_ab(67)
    );
  dmd_ab_68 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(68),
      Q => dmd_ab(68)
    );
  dmd_ab_69 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(69),
      Q => dmd_ab(69)
    );
  dmd_ab_70 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(70),
      Q => dmd_ab(70)
    );
  dmd_ab_71 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(71),
      Q => dmd_ab(71)
    );
  dmd_ab_72 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(72),
      Q => dmd_ab(72)
    );
  dmd_ab_73 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(73),
      Q => dmd_ab(73)
    );
  dmd_ab_74 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(74),
      Q => dmd_ab(74)
    );
  dmd_ab_75 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(75),
      Q => dmd_ab(75)
    );
  dmd_ab_76 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(76),
      Q => dmd_ab(76)
    );
  dmd_ab_77 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(77),
      Q => dmd_ab(77)
    );
  dmd_ab_78 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(78),
      Q => dmd_ab(78)
    );
  dmd_ab_79 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(79),
      Q => dmd_ab(79)
    );
  dmd_ab_80 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(80),
      Q => dmd_ab(80)
    );
  dmd_ab_81 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(81),
      Q => dmd_ab(81)
    );
  dmd_ab_82 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(82),
      Q => dmd_ab(82)
    );
  dmd_ab_83 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(83),
      Q => dmd_ab(83)
    );
  dmd_ab_84 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(84),
      Q => dmd_ab(84)
    );
  dmd_ab_85 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(85),
      Q => dmd_ab(85)
    );
  dmd_ab_86 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(86),
      Q => dmd_ab(86)
    );
  dmd_ab_87 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(87),
      Q => dmd_ab(87)
    );
  dmd_ab_88 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(88),
      Q => dmd_ab(88)
    );
  dmd_ab_89 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(89),
      Q => dmd_ab(89)
    );
  dmd_ab_90 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(90),
      Q => dmd_ab(90)
    );
  dmd_ab_91 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(91),
      Q => dmd_ab(91)
    );
  dmd_ab_92 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(92),
      Q => dmd_ab(92)
    );
  dmd_ab_93 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(93),
      Q => dmd_ab(93)
    );
  dmd_ab_94 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(94),
      Q => dmd_ab(94)
    );
  dmd_ab_95 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(95),
      Q => dmd_ab(95)
    );
  dmd_ab_96 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(96),
      Q => dmd_ab(96)
    );
  dmd_ab_97 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(97),
      Q => dmd_ab(97)
    );
  dmd_ab_98 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(98),
      Q => dmd_ab(98)
    );
  dmd_ab_99 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(99),
      Q => dmd_ab(99)
    );
  dmd_ab_100 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(100),
      Q => dmd_ab(100)
    );
  dmd_ab_101 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(101),
      Q => dmd_ab(101)
    );
  dmd_ab_102 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(102),
      Q => dmd_ab(102)
    );
  dmd_ab_103 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(103),
      Q => dmd_ab(103)
    );
  dmd_ab_104 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(104),
      Q => dmd_ab(104)
    );
  dmd_ab_105 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(105),
      Q => dmd_ab(105)
    );
  dmd_ab_106 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(106),
      Q => dmd_ab(106)
    );
  dmd_ab_107 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(107),
      Q => dmd_ab(107)
    );
  dmd_ab_108 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(108),
      Q => dmd_ab(108)
    );
  dmd_ab_109 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(109),
      Q => dmd_ab(109)
    );
  dmd_ab_110 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(110),
      Q => dmd_ab(110)
    );
  dmd_ab_111 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(111),
      Q => dmd_ab(111)
    );
  dmd_ab_112 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(112),
      Q => dmd_ab(112)
    );
  dmd_ab_113 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(113),
      Q => dmd_ab(113)
    );
  dmd_ab_114 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(114),
      Q => dmd_ab(114)
    );
  dmd_ab_115 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(115),
      Q => dmd_ab(115)
    );
  dmd_ab_116 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(116),
      Q => dmd_ab(116)
    );
  dmd_ab_117 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(117),
      Q => dmd_ab(117)
    );
  dmd_ab_118 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(118),
      Q => dmd_ab(118)
    );
  dmd_ab_119 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(119),
      Q => dmd_ab(119)
    );
  dmd_ab_120 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(120),
      Q => dmd_ab(120)
    );
  dmd_ab_121 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(121),
      Q => dmd_ab(121)
    );
  dmd_ab_122 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(122),
      Q => dmd_ab(122)
    );
  dmd_ab_123 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(123),
      Q => dmd_ab(123)
    );
  dmd_ab_124 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(124),
      Q => dmd_ab(124)
    );
  dmd_ab_125 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(125),
      Q => dmd_ab(125)
    );
  dmd_ab_126 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(126),
      Q => dmd_ab(126)
    );
  dmd_ab_127 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rd_ab_fifo_out(127),
      Q => dmd_ab(127)
    );
  block_clear : FDPE
    port map (
      C => clk_g,
      CE => block_clear_and0000,
      D => NlwRenamedSig_OI_dmd_rowad(10),
      PRE => dmd_blkad_3_or0001,
      Q => block_clear_3081
    );
  dmd_dvalid_1q : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => counter_en,
      Q => dmd_dvalid_1q_3274
    );
  dmd_rowmd_0 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => dmd_rowmd_mux0002(1),
      Q => dmd_rowmd(0)
    );
  dmd_rowmd_1 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => N34,
      Q => dmd_rowmd(1)
    );
  dmd_rowad_0 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => dmd_rowad_mux0002_10_Q,
      Q => NlwRenamedSignal_dmd_rowad_0_Q
    );
  dmd_rowad_4 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => dmd_rowad_mux0002_2_Q,
      Q => NlwRenamedSignal_dmd_rowad_4_Q
    );
  dmd_rowad_5 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => dmd_rowad_mux0002_5_Q,
      Q => dmd_rowad(5)
    );
  dmd_rowad_7 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => dmd_rowad_mux0002_3_Q,
      Q => dmd_rowad(7)
    );
  dmd_rowad_9 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => dmd_rowad_mux0002_1_Q,
      Q => dmd_rowad(9)
    );
  cnts_row_pos_cnt_q1_0 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => cnts_row_pos_cnt(0),
      Q => cnts_row_pos_cnt_q1(0)
    );
  cnts_row_pos_cnt_q1_1 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => cnts_row_pos_cnt(1),
      Q => cnts_row_pos_cnt_q1(1)
    );
  cnts_row_pos_cnt_q1_2 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => cnts_row_pos_cnt(2),
      Q => cnts_row_pos_cnt_q1(2)
    );
  cnts_row_pos_cnt_q1_3 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => cnts_row_pos_cnt(3),
      Q => cnts_row_pos_cnt_q1(3)
    );
  cnts_row_pos_cnt_q1_4 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => cnts_row_pos_cnt(4),
      Q => cnts_row_pos_cnt_q1(4)
    );
  cnts_row_pos_cnt_q1_5 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => cnts_row_pos_cnt(5),
      Q => cnts_row_pos_cnt_q1(5)
    );
  cnts_row_pos_cnt_q1_6 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => cnts_row_pos_cnt(6),
      Q => cnts_row_pos_cnt_q1(6)
    );
  cnts_row_pos_cnt_q1_7 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => cnts_row_pos_cnt(7),
      Q => cnts_row_pos_cnt_q1(7)
    );
  cnts_row_pos_cnt_q1_8 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => cnts_row_pos_cnt(8),
      Q => cnts_row_pos_cnt_q1(8)
    );
  cnts_row_pos_cnt_q1_9 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => cnts_row_pos_cnt(9),
      Q => cnts_row_pos_cnt_q1(9)
    );
  cnts_row_pos_cnt_q1_10 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => cnts_row_pos_cnt(10),
      Q => cnts_row_pos_cnt_q1(10)
    );
  rst_count_0 : FDCE
    port map (
      C => clk_g,
      CE => rst_count_not0001,
      CLR => locked_init_rstz_gq_inv,
      D => Mcount_rst_count,
      Q => rst_count(0)
    );
  rst_count_1 : FDCE
    port map (
      C => clk_g,
      CE => rst_count_not0001,
      CLR => locked_init_rstz_gq_inv,
      D => Mcount_rst_count1,
      Q => rst_count(1)
    );
  rst_count_2 : FDCE
    port map (
      C => clk_g,
      CE => rst_count_not0001,
      CLR => locked_init_rstz_gq_inv,
      D => Mcount_rst_count2,
      Q => rst_count(2)
    );
  get_row_data : LDC_1
    port map (
      CLR => get_row_data_or0000,
      D => rd_ab_fifo_valid,
      G => get_row_data_not0001,
      Q => NlwRenamedSig_OI_get_row_data
    );
  phased_num_0 : LDE_1
    port map (
      D => rd_pattern_id(0),
      G => current_state(0),
      GE => phased_num_and0000,
      Q => phased_num(0)
    );
  phased_num_1 : LDE_1
    port map (
      D => phased_num_add0000(1),
      G => current_state(0),
      GE => phased_num_and0000,
      Q => phased_num(1)
    );
  phased_num_2 : LDE_1
    port map (
      D => phased_num_add0000(2),
      G => current_state(0),
      GE => phased_num_and0000,
      Q => phased_num(2)
    );
  phased_num_3 : LDE_1
    port map (
      D => phased_num_add0000(3),
      G => current_state(0),
      GE => phased_num_and0000,
      Q => phased_num(3)
    );
  dmd_blkmd_0 : FDCPE
    port map (
      C => clk_g,
      CE => dmd_blkad_not0001,
      CLR => dmd_blkad_3_or0000,
      D => dmd_blkmd_mux0003(1),
      PRE => dmd_blkad_3_or0001,
      Q => NlwRenamedSig_OI_dmd_blkmd(0)
    );
  dmd_blkmd_1 : FDCPE
    port map (
      C => clk_g,
      CE => dmd_blkad_not0001,
      CLR => dmd_blkmd_1_or0000,
      D => dmd_blkmd_mux0003(0),
      PRE => NlwRenamedSig_OI_dmd_rowad(10),
      Q => NlwRenamedSig_OI_dmd_blkmd(1)
    );
  dmd_blkad_0 : FDCPE
    port map (
      C => clk_g,
      CE => dmd_blkad_not0001,
      CLR => dmd_blkad_0_or0000,
      D => dmd_blkad_mux0003(0),
      PRE => dmd_blkad_0_or0001,
      Q => NlwRenamedSig_OI_dmd_blkad(0)
    );
  dmd_blkad_1 : FDCPE
    port map (
      C => clk_g,
      CE => dmd_blkad_not0001,
      CLR => dmd_blkad_1_or0000,
      D => dmd_blkad_mux0003(1),
      PRE => dmd_blkad_1_or0001,
      Q => NlwRenamedSig_OI_dmd_blkad(1)
    );
  dmd_blkad_3 : FDCPE
    port map (
      C => clk_g,
      CE => dmd_blkad_not0001,
      CLR => dmd_blkad_3_or0000,
      D => dmd_blkad_mux0003(3),
      PRE => dmd_blkad_3_or0001,
      Q => NlwRenamedSig_OI_dmd_blkad(3)
    );
  dmd_blkad_2 : FDCPE
    port map (
      C => clk_g,
      CE => dmd_blkad_not0001,
      CLR => dmd_blkad_2_or0000,
      D => dmd_blkad_mux0003(2),
      PRE => dmd_blkad_2_and0000,
      Q => NlwRenamedSig_OI_dmd_blkad(2)
    );
  trigger_write_counter : write_counter
    port map (
      counter_reset => counter_reset,
      counter_en => counter_en,
      clk_g => clk_g,
      locked_init_rstz_gq => locked_init_rstz_gq,
      cnts_row_pos_cnt(10) => cnts_row_pos_cnt(10),
      cnts_row_pos_cnt(9) => cnts_row_pos_cnt(9),
      cnts_row_pos_cnt(8) => cnts_row_pos_cnt(8),
      cnts_row_pos_cnt(7) => cnts_row_pos_cnt(7),
      cnts_row_pos_cnt(6) => cnts_row_pos_cnt(6),
      cnts_row_pos_cnt(5) => cnts_row_pos_cnt(5),
      cnts_row_pos_cnt(4) => cnts_row_pos_cnt(4),
      cnts_row_pos_cnt(3) => cnts_row_pos_cnt(3),
      cnts_row_pos_cnt(2) => cnts_row_pos_cnt(2),
      cnts_row_pos_cnt(1) => cnts_row_pos_cnt(1),
      cnts_row_pos_cnt(0) => cnts_row_pos_cnt(0),
      row_count(10) => row_count_10_Q,
      row_count(9) => row_count_9_Q,
      row_count(8) => row_count_8_Q,
      row_count(7) => row_count_7_Q,
      row_count(6) => row_count_6_Q,
      row_count(5) => row_count_5_Q_3464,
      row_count(4) => row_count_4_Q_3463,
      row_count(3) => row_count_3_Q,
      row_count(2) => row_count_0_Q,
      row_count(1) => row_count_0_Q,
      row_count(0) => row_count_0_Q,
      in_dmd_type(3) => in_dmd_type(3),
      in_dmd_type(2) => in_dmd_type(2),
      in_dmd_type(1) => in_dmd_type(1),
      in_dmd_type(0) => in_dmd_type(0)
    );
  Madd_phased_num_add0000_xor_2_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_pattern_id(2),
      I1 => rd_pattern_id(1),
      O => phased_num_add0000(2)
    );
  get_row_data_or00001 : LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => current_state(0),
      I1 => mem_read_enable_cmp_eq0001,
      I2 => mem_read_enable_cmp_eq0000_3301,
      O => get_row_data_or0000
    );
  get_row_data_not00011 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => data_in_count(2),
      I1 => data_in_count(0),
      I2 => data_in_count(1),
      O => get_row_data_not0001
    );
  dmd_blkad_mux0003_0_11 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => phased_num(1),
      I1 => phased_num(3),
      I2 => phased_num(2),
      O => N2
    );
  dmd_blkad_3_or00011 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => N33,
      I1 => phased_num(1),
      I2 => phased_num(2),
      O => dmd_blkad_3_or0001
    );
  counter_reset1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => current_state(0),
      I1 => mem_read_enable_cmp_eq0000_3301,
      I2 => mem_read_enable_cmp_eq0001,
      O => counter_reset
    );
  Madd_phased_num_add0000_xor_3_11 : LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      I0 => rd_pattern_id(2),
      I1 => rd_pattern_id(3),
      I2 => rd_pattern_id(1),
      O => phased_num_add0000(3)
    );
  dmd_blkad_0_or00011 : LUT4
    generic map(
      INIT => X"0A08"
    )
    port map (
      I0 => N33,
      I1 => phased_num(1),
      I2 => phased_num(0),
      I3 => phased_num(2),
      O => dmd_blkad_0_or0001
    );
  dmd_blkad_1_or00011 : LUT4
    generic map(
      INIT => X"A028"
    )
    port map (
      I0 => N33,
      I1 => phased_num(2),
      I2 => phased_num(1),
      I3 => phased_num(0),
      O => dmd_blkad_1_or0001
    );
  dmd_blkad_2_or00001 : LUT6
    generic map(
      INIT => X"5555555504001400"
    )
    port map (
      I0 => locked_init_rstz_gq,
      I1 => phased_num(1),
      I2 => phased_num(2),
      I3 => phased_num(3),
      I4 => phased_num(0),
      I5 => N11,
      O => dmd_blkad_2_or0000
    );
  dmd_blkad_1_or00001 : LUT6
    generic map(
      INIT => X"5555555500404000"
    )
    port map (
      I0 => locked_init_rstz_gq,
      I1 => phased_num(2),
      I2 => phased_num(3),
      I3 => phased_num(0),
      I4 => phased_num(1),
      I5 => N11,
      O => dmd_blkad_1_or0000
    );
  dmd_dvalid1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => dmd_dvalid_1q_3274,
      I1 => blk_dvalid_3079,
      O => dmd_dvalid
    );
  data_in_count_mux0001_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => current_state(0),
      I1 => data_in_count(0),
      O => data_in_count_mux0001(3)
    );
  Mcount_rst_count_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rst_count(0),
      I1 => rst_count(1),
      O => Mcount_rst_count1
    );
  data_in_count_mux0001_2_1 : LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => data_in_count(0),
      I1 => data_in_count(1),
      I2 => current_state(0),
      O => data_in_count_mux0001(2)
    );
  Mcount_rst_count_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => rst_count(0),
      I1 => rst_count(2),
      I2 => rst_count(1),
      O => Mcount_rst_count2
    );
  data_in_count_mux0001_1_1 : LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      I0 => current_state(0),
      I1 => data_in_count(2),
      I2 => data_in_count(0),
      I3 => data_in_count(1),
      O => data_in_count_mux0001(1)
    );
  data_in_count_not00021 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => current_state(0),
      I1 => NlwRenamedSig_OI_get_row_data,
      O => data_in_count_not0002
    );
  rst_count_not00011 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => rst_enable_3473,
      I1 => rst_count(2),
      I2 => rst_count(0),
      I3 => rst_count(1),
      O => rst_count_not0001
    );
  dmd_blkad_3_or000011 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => block_clear_3081,
      I1 => update_mode(0),
      I2 => update_mode(2),
      I3 => update_mode(1),
      O => N11
    );
  dmd_blkad_not00011 : LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
    port map (
      I0 => N11,
      I1 => phased_num(3),
      I2 => phased_num(1),
      I3 => phased_num(2),
      I4 => locked_init_rstz_gq,
      O => dmd_blkad_not0001
    );
  next_state_0_mux000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => trigger,
      I1 => mem_preload_done,
      I2 => ddc_init_active,
      O => phased_num_and0000
    );
  dmd_blkad_mux0003_2_41 : LUT4
    generic map(
      INIT => X"A080"
    )
    port map (
      I0 => N33,
      I1 => phased_num(0),
      I2 => phased_num(2),
      I3 => phased_num(1),
      O => dmd_blkad_2_and0000
    );
  dmd_blkmd_mux0003_0_SW0 : LUT5
    generic map(
      INIT => X"FF77FE76"
    )
    port map (
      I0 => block_clear_3081,
      I1 => N2,
      I2 => locked_init_rstz_gq,
      I3 => NlwRenamedSig_OI_dmd_blkmd(1),
      I4 => phased_num(0),
      O => N0
    );
  dmd_blkmd_mux0003_0_Q : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => rst_enable_3473,
      I1 => update_mode(1),
      I2 => update_mode(2),
      I3 => update_mode(0),
      I4 => N0,
      O => dmd_blkmd_mux0003(0)
    );
  dmd_blkmd_mux0003_1_38 : LUT6
    generic map(
      INIT => X"EFE7E7E7E7E7E7E7"
    )
    port map (
      I0 => update_mode(0),
      I1 => update_mode(2),
      I2 => update_mode(1),
      I3 => NlwRenamedSig_OI_dmd_blkmd(0),
      I4 => N2,
      I5 => block_clear_3081,
      O => dmd_blkmd_mux0003_1_38_3272
    );
  dmd_blkad_mux0003_3_SW0 : LUT6
    generic map(
      INIT => X"000C000800080008"
    )
    port map (
      I0 => phased_num(2),
      I1 => phased_num(3),
      I2 => locked_init_rstz_gq,
      I3 => block_clear_3081,
      I4 => phased_num(1),
      I5 => phased_num(0),
      O => N21
    );
  dmd_blkad_mux0003_3_SW1 : LUT5
    generic map(
      INIT => X"FFAA20AA"
    )
    port map (
      I0 => phased_num(3),
      I1 => phased_num(2),
      I2 => phased_num(1),
      I3 => block_clear_3081,
      I4 => NlwRenamedSig_OI_dmd_blkad(3),
      O => N3
    );
  dmd_blkad_mux0003_3_Q : LUT6
    generic map(
      INIT => X"D8984C4CC8884C4C"
    )
    port map (
      I0 => update_mode(1),
      I1 => rst_enable_3473,
      I2 => update_mode(0),
      I3 => N3,
      I4 => update_mode(2),
      I5 => N21,
      O => dmd_blkad_mux0003(3)
    );
  block_clear_and000019 : LUT6
    generic map(
      INIT => X"0000008800000080"
    )
    port map (
      I0 => update_mode(0),
      I1 => phased_num(3),
      I2 => phased_num(1),
      I3 => block_clear_3081,
      I4 => N36,
      I5 => phased_num(2),
      O => block_clear_and000019_3083
    );
  dmd_blkad_mux0003_0_29 : LUT5
    generic map(
      INIT => X"8AFF02FF"
    )
    port map (
      I0 => block_clear_3081,
      I1 => N2,
      I2 => phased_num(0),
      I3 => update_mode(0),
      I4 => NlwRenamedSig_OI_dmd_blkad(0),
      O => dmd_blkad_mux0003_0_29_3259
    );
  dmd_blkad_mux0003_0_58 : LUT6
    generic map(
      INIT => X"00AA00AA000200AA"
    )
    port map (
      I0 => phased_num(0),
      I1 => phased_num(1),
      I2 => phased_num(2),
      I3 => block_clear_3081,
      I4 => phased_num(3),
      I5 => locked_init_rstz_gq,
      O => dmd_blkad_mux0003_0_58_3260
    );
  mem_read_enable_cmp_eq0000_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => cnts_row_pos_cnt(4),
      I1 => cnts_row_pos_cnt(3),
      I2 => cnts_row_pos_cnt(2),
      I3 => cnts_row_pos_cnt(1),
      I4 => cnts_row_pos_cnt(10),
      I5 => cnts_row_pos_cnt(0),
      O => N7
    );
  mem_read_enable_cmp_eq0000 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => cnts_row_pos_cnt(9),
      I1 => cnts_row_pos_cnt(8),
      I2 => cnts_row_pos_cnt(7),
      I3 => cnts_row_pos_cnt(6),
      I4 => cnts_row_pos_cnt(5),
      I5 => N7,
      O => mem_read_enable_cmp_eq0000_3301
    );
  row_count_0_1 : LUT5
    generic map(
      INIT => X"6F666F6F"
    )
    port map (
      I0 => update_mode(1),
      I1 => update_mode(2),
      I2 => in_dmd_type(3),
      I3 => in_dmd_type(0),
      I4 => in_dmd_type(2),
      O => row_count_0_Q
    );
  row_count_3_1 : LUT6
    generic map(
      INIT => X"6F666F666F6F6F66"
    )
    port map (
      I0 => update_mode(1),
      I1 => update_mode(2),
      I2 => in_dmd_type(3),
      I3 => in_dmd_type(0),
      I4 => in_dmd_type(1),
      I5 => in_dmd_type(2),
      O => row_count_3_Q
    );
  dmd_rowmd_mux0002_1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rd_cd_fifo_data_valid,
      I1 => rd_ab_fifo_data_valid,
      O => N9
    );
  dmd_rowmd_mux0002_1_Q : LUT6
    generic map(
      INIT => X"0000AA008200AA00"
    )
    port map (
      I0 => current_state(0),
      I1 => update_mode(2),
      I2 => update_mode(1),
      I3 => N9,
      I4 => mem_read_enable_cmp_eq0000_3301,
      I5 => mem_read_enable_cmp_eq0001,
      O => dmd_rowmd_mux0002(1)
    );
  dmd_rowad_mux0002_5_21 : LUT5
    generic map(
      INIT => X"0000E000"
    )
    port map (
      I0 => rd_cd_fifo_data_valid,
      I1 => rd_ab_fifo_data_valid,
      I2 => current_state(0),
      I3 => mem_read_enable_cmp_eq0000_3301,
      I4 => mem_read_enable_cmp_eq0001,
      O => N34
    );
  row_count_6_1 : LUT6
    generic map(
      INIT => X"00FCAAFE0000AAAA"
    )
    port map (
      I0 => update_mode(0),
      I1 => in_dmd_type(0),
      I2 => in_dmd_type(1),
      I3 => in_dmd_type(2),
      I4 => N20,
      I5 => N83,
      O => row_count_6_Q
    );
  row_count_4_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => in_dmd_type(1),
      I1 => in_dmd_type(0),
      O => N111
    );
  row_count_5_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(0),
      I2 => in_dmd_type(1),
      O => N13
    );
  dmd_blkmd_mux0003_1_110 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => update_mode(1),
      I1 => update_mode(2),
      O => N20
    );
  next_state_0_mux000021 : LUT3
    generic map(
      INIT => X"4C"
    )
    port map (
      I0 => mem_read_enable_cmp_eq0000_3301,
      I1 => current_state(0),
      I2 => mem_read_enable_cmp_eq0001,
      O => mem_read_enable
    );
  mem_read_enable_cmp_eq00011166 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(5),
      I1 => cnts_row_pos_cnt_q1(6),
      I2 => cnts_row_pos_cnt_q1(9),
      O => mem_read_enable_cmp_eq00011166_3315
    );
  mem_read_enable_cmp_eq000111118 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(5),
      I1 => cnts_row_pos_cnt_q1(7),
      I2 => cnts_row_pos_cnt_q1(9),
      I3 => update_mode(0),
      O => mem_read_enable_cmp_eq000111118_3303
    );
  mem_read_enable_cmp_eq000111214 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(4),
      I1 => cnts_row_pos_cnt_q1(8),
      I2 => cnts_row_pos_cnt_q1(9),
      I3 => in_dmd_type(0),
      I4 => in_dmd_type(1),
      I5 => in_dmd_type(2),
      O => mem_read_enable_cmp_eq000111214_3305
    );
  mem_read_enable_cmp_eq000111309 : LUT5
    generic map(
      INIT => X"00018000"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(3),
      I1 => cnts_row_pos_cnt_q1(7),
      I2 => in_dmd_type(0),
      I3 => in_dmd_type(2),
      I4 => cnts_row_pos_cnt_q1(4),
      O => mem_read_enable_cmp_eq000111309_3307
    );
  mem_read_enable_cmp_eq000111320 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(6),
      I1 => cnts_row_pos_cnt_q1(10),
      I2 => cnts_row_pos_cnt_q1(9),
      I3 => cnts_row_pos_cnt_q1(5),
      O => mem_read_enable_cmp_eq000111320_3308
    );
  mem_read_enable_cmp_eq000111342 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(8),
      I1 => in_dmd_type(1),
      I2 => mem_read_enable_cmp_eq000111320_3308,
      I3 => N83,
      I4 => mem_read_enable_cmp_eq000111309_3307,
      O => mem_read_enable_cmp_eq000111342_3309
    );
  mem_read_enable_cmp_eq000111367 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(0),
      I1 => cnts_row_pos_cnt_q1(1),
      I2 => cnts_row_pos_cnt_q1(2),
      O => mem_read_enable_cmp_eq000111367_3310
    );
  mem_read_enable_cmp_eq000111385 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => in_dmd_type(3),
      I1 => in_dmd_type(2),
      I2 => in_dmd_type(0),
      O => mem_read_enable_cmp_eq000111385_3311
    );
  mem_read_enable_cmp_eq000111469 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(1),
      I1 => cnts_row_pos_cnt_q1(2),
      I2 => cnts_row_pos_cnt_q1(10),
      I3 => cnts_row_pos_cnt_q1(0),
      I4 => cnts_row_pos_cnt_q1(8),
      O => mem_read_enable_cmp_eq000111469_3312
    );
  dmd_blkmd_mux0003_1_34 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(1),
      O => N36
    );
  mem_read_enable_cmp_eq000111511 : LUT3
    generic map(
      INIT => X"09"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(1),
      I2 => in_dmd_type(3),
      O => N83
    );
  row_count_7_1 : LUT5
    generic map(
      INIT => X"FF5CFF00"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(0),
      I2 => in_dmd_type(1),
      I3 => NlwRenamedSig_OI_dmd_rst2blkz,
      I4 => N83,
      O => row_count_7_Q
    );
  trigger_miss_1 : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => trigger_miss_1_rstpot_3477,
      Q => NlwRenamedSig_OI_trigger_miss_1
    );
  rst_enable : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => rst_enable_rstpot_3474,
      Q => rst_enable_3473
    );
  blk_dvalid : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_inv,
      D => blk_dvalid_rstpot_3080,
      Q => blk_dvalid_3079
    );
  mem_read_enable_cmp_eq0001112221 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(0),
      I2 => update_mode(1),
      O => NlwRenamedSig_OI_dmd_rst2blkz
    );
  row_count_8_1 : LUT6
    generic map(
      INIT => X"0082000000000000"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => update_mode(2),
      I2 => update_mode(1),
      I3 => in_dmd_type(3),
      I4 => in_dmd_type(1),
      I5 => in_dmd_type(0),
      O => row_count_8_Q
    );
  row_count_9_1 : LUT6
    generic map(
      INIT => X"0900090900000900"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(1),
      I2 => in_dmd_type(3),
      I3 => in_dmd_type(1),
      I4 => in_dmd_type(2),
      I5 => in_dmd_type(0),
      O => row_count_9_Q
    );
  mem_read_enable_cmp_eq000111215 : LUT5
    generic map(
      INIT => X"01000000"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(6),
      I1 => cnts_row_pos_cnt_q1(7),
      I2 => cnts_row_pos_cnt_q1(5),
      I3 => N83,
      I4 => mem_read_enable_cmp_eq000111214_3305,
      O => mem_read_enable_cmp_eq000111215_3306
    );
  mem_read_enable_cmp_eq00011195_SW0 : LUT6
    generic map(
      INIT => X"F7F7F7FFFFFFFFFF"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(9),
      I1 => cnts_row_pos_cnt_q1(7),
      I2 => in_dmd_type(2),
      I3 => in_dmd_type(0),
      I4 => in_dmd_type(1),
      I5 => cnts_row_pos_cnt_q1(5),
      O => N15
    );
  mem_read_enable_cmp_eq000111150 : LUT6
    generic map(
      INIT => X"0808000088088800"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(6),
      I1 => cnts_row_pos_cnt_q1(4),
      I2 => N20,
      I3 => N83,
      I4 => mem_read_enable_cmp_eq000111118_3303,
      I5 => N15,
      O => mem_read_enable_cmp_eq000111150_3304
    );
  mem_read_enable_cmp_eq000111230_SW0 : LUT5
    generic map(
      INIT => X"DDDDFDFF"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(3),
      I1 => cnts_row_pos_cnt_q1(10),
      I2 => cnts_row_pos_cnt_q1(8),
      I3 => mem_read_enable_cmp_eq000111150_3304,
      I4 => mem_read_enable_cmp_eq000111215_3306,
      O => N17
    );
  mem_read_enable_cmp_eq000111230_SW1 : LUT6
    generic map(
      INIT => X"DDDDDDDDFDFDFDFF"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(3),
      I1 => cnts_row_pos_cnt_q1(10),
      I2 => cnts_row_pos_cnt_q1(8),
      I3 => mem_read_enable_cmp_eq00011166_3315,
      I4 => mem_read_enable_cmp_eq000111150_3304,
      I5 => mem_read_enable_cmp_eq000111215_3306,
      O => N18
    );
  mem_read_enable_cmp_eq000111503 : LUT6
    generic map(
      INIT => X"FFA0FFA2FFA8FFAA"
    )
    port map (
      I0 => mem_read_enable_cmp_eq000111367_3310,
      I1 => mem_read_enable_cmp_eq00011158_3314,
      I2 => mem_read_enable_cmp_eq000111342_3309,
      I3 => mem_read_enable_cmp_eq000111487_3313,
      I4 => N17,
      I5 => N18,
      O => mem_read_enable_cmp_eq0001
    );
  row_count_5_Q : LUT5
    generic map(
      INIT => X"0F305F35"
    )
    port map (
      I0 => in_dmd_type(3),
      I1 => update_mode(0),
      I2 => update_mode(1),
      I3 => update_mode(2),
      I4 => N13,
      O => row_count_5_Q_3464
    );
  dmd_rowad_mux0002_5_1 : LUT6
    generic map(
      INIT => X"00000000E0000000"
    )
    port map (
      I0 => rd_cd_fifo_data_valid,
      I1 => rd_ab_fifo_data_valid,
      I2 => current_state(0),
      I3 => NlwRenamedSig_OI_dmd_rst2blkz,
      I4 => mem_read_enable_cmp_eq0000_3301,
      I5 => mem_read_enable_cmp_eq0001,
      O => dmd_rowad_mux0002_5_Q
    );
  rst_enable_rstpot : LUT6
    generic map(
      INIT => X"7FFF7F007F007F00"
    )
    port map (
      I0 => rst_count(2),
      I1 => rst_count(1),
      I2 => rst_count(0),
      I3 => rst_enable_3473,
      I4 => mem_read_enable_cmp_eq0000_3301,
      I5 => mem_read_enable_cmp_eq0001,
      O => rst_enable_rstpot_3474
    );
  dmd_rowad_mux0002_3_1 : LUT6
    generic map(
      INIT => X"0000000000E00000"
    )
    port map (
      I0 => rd_ab_fifo_data_valid,
      I1 => rd_cd_fifo_data_valid,
      I2 => update_mode(0),
      I3 => N201,
      I4 => mem_read_enable_cmp_eq0000_3301,
      I5 => mem_read_enable_cmp_eq0001,
      O => dmd_rowad_mux0002_3_Q
    );
  dmd_rowad_mux0002_2_1 : LUT6
    generic map(
      INIT => X"0000000000E00000"
    )
    port map (
      I0 => rd_ab_fifo_data_valid,
      I1 => rd_cd_fifo_data_valid,
      I2 => current_state(0),
      I3 => N22,
      I4 => mem_read_enable_cmp_eq0000_3301,
      I5 => mem_read_enable_cmp_eq0001,
      O => dmd_rowad_mux0002_2_Q
    );
  dmd_rowad_mux0002_1_1 : LUT6
    generic map(
      INIT => X"0000000000E00000"
    )
    port map (
      I0 => rd_ab_fifo_data_valid,
      I1 => rd_cd_fifo_data_valid,
      I2 => current_state(0),
      I3 => N24,
      I4 => mem_read_enable_cmp_eq0000_3301,
      I5 => mem_read_enable_cmp_eq0001,
      O => dmd_rowad_mux0002_1_Q
    );
  mem_read_enable_cmp_eq000111503_SW0 : LUT6
    generic map(
      INIT => X"FFFFFF1F1F1F1F1F"
    )
    port map (
      I0 => rd_ab_fifo_data_valid,
      I1 => rd_cd_fifo_data_valid,
      I2 => current_state(0),
      I3 => mem_read_enable_cmp_eq000111367_3310,
      I4 => mem_read_enable_cmp_eq000111487_3313,
      I5 => mem_read_enable_cmp_eq0000_3301,
      O => N26
    );
  mem_read_enable_cmp_eq000111503_SW1 : LUT5
    generic map(
      INIT => X"FF1F1F1F"
    )
    port map (
      I0 => rd_ab_fifo_data_valid,
      I1 => rd_cd_fifo_data_valid,
      I2 => current_state(0),
      I3 => mem_read_enable_cmp_eq000111487_3313,
      I4 => mem_read_enable_cmp_eq0000_3301,
      O => N27
    );
  counter_en1 : LUT6
    generic map(
      INIT => X"00003120CEDFFFFF"
    )
    port map (
      I0 => mem_read_enable_cmp_eq00011158_3314,
      I1 => mem_read_enable_cmp_eq000111342_3309,
      I2 => N18,
      I3 => N17,
      I4 => N27,
      I5 => N26,
      O => counter_en
    );
  row_count_10_1 : LUT6
    generic map(
      INIT => X"0000000000009009"
    )
    port map (
      I0 => in_dmd_type(0),
      I1 => in_dmd_type(2),
      I2 => update_mode(2),
      I3 => update_mode(1),
      I4 => in_dmd_type(3),
      I5 => in_dmd_type(1),
      O => row_count_10_Q
    );
  dmd_rowad_mux0002_10_1 : LUT6
    generic map(
      INIT => X"0000000000E00000"
    )
    port map (
      I0 => rd_ab_fifo_data_valid,
      I1 => rd_cd_fifo_data_valid,
      I2 => current_state(0),
      I3 => N29,
      I4 => mem_read_enable_cmp_eq0000_3301,
      I5 => mem_read_enable_cmp_eq0001,
      O => dmd_rowad_mux0002_10_Q
    );
  mem_read_enable_cmp_eq000111487_SW0 : LUT5
    generic map(
      INIT => X"FFFFEFFE"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(3),
      I1 => cnts_row_pos_cnt_q1(5),
      I2 => update_mode(2),
      I3 => update_mode(1),
      I4 => cnts_row_pos_cnt_q1(4),
      O => N31
    );
  mem_read_enable_cmp_eq000111487 : LUT6
    generic map(
      INIT => X"0000000001000000"
    )
    port map (
      I0 => cnts_row_pos_cnt_q1(6),
      I1 => cnts_row_pos_cnt_q1(7),
      I2 => cnts_row_pos_cnt_q1(9),
      I3 => mem_read_enable_cmp_eq000111385_3311,
      I4 => mem_read_enable_cmp_eq000111469_3312,
      I5 => N31,
      O => mem_read_enable_cmp_eq000111487_3313
    );
  next_state_0_mux00001 : LUT6
    generic map(
      INIT => X"0040AAEAAAEAAAEA"
    )
    port map (
      I0 => current_state(0),
      I1 => mem_preload_done,
      I2 => trigger,
      I3 => ddc_init_active,
      I4 => mem_read_enable_cmp_eq0000_3301,
      I5 => mem_read_enable_cmp_eq0001,
      O => next_state
    );
  mem_read_enable_cmp_eq00011158 : LUT5
    generic map(
      INIT => X"10000024"
    )
    port map (
      I0 => update_mode(0),
      I1 => update_mode(1),
      I2 => update_mode(2),
      I3 => cnts_row_pos_cnt_q1(4),
      I4 => cnts_row_pos_cnt_q1(7),
      O => mem_read_enable_cmp_eq00011158_3314
    );
  trigger_miss_1_rstpot : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => NlwRenamedSig_OI_trigger_miss_1,
      I1 => current_state(0),
      I2 => trigger,
      O => trigger_miss_1_rstpot_3477
    );
  dmd_blkad_mux0003_1_118 : LUT5
    generic map(
      INIT => X"FF82FF80"
    )
    port map (
      I0 => N33,
      I1 => phased_num(0),
      I2 => phased_num(1),
      I3 => dmd_blkad_mux0003_1_108_3262,
      I4 => phased_num(2),
      O => dmd_blkad_mux0003(1)
    );
  dmd_blkad_mux0003_0_135_SW0 : LUT5
    generic map(
      INIT => X"AAFF0257"
    )
    port map (
      I0 => update_mode(2),
      I1 => dmd_blkad_mux0003_0_29_3259,
      I2 => dmd_blkad_mux0003_0_58_3260,
      I3 => update_mode(0),
      I4 => update_mode(1),
      O => N331
    );
  dmd_blkad_mux0003_0_135 : LUT6
    generic map(
      INIT => X"2A2A2A2AFF2A2A2A"
    )
    port map (
      I0 => rst_enable_3473,
      I1 => N20,
      I2 => N331,
      I3 => phased_num(2),
      I4 => N33,
      I5 => phased_num(0),
      O => dmd_blkad_mux0003(0)
    );
  blk_dvalid_rstpot : LUT6
    generic map(
      INIT => X"CCCCCCCCCCCC4CCC"
    )
    port map (
      I0 => block_clear_3081,
      I1 => rst_enable_3473,
      I2 => update_mode(0),
      I3 => update_mode(2),
      I4 => update_mode(1),
      I5 => blk_dvalid_3079,
      O => blk_dvalid_rstpot_3080
    );
  block_clear_and000040 : LUT6
    generic map(
      INIT => X"0000008800000080"
    )
    port map (
      I0 => rst_count(0),
      I1 => rst_enable_3473,
      I2 => locked_init_rstz_gq,
      I3 => rst_count(2),
      I4 => rst_count(1),
      I5 => block_clear_and000019_3083,
      O => block_clear_and0000
    );
  dmd_blkmd_mux0003_1_67 : LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
    port map (
      I0 => N33,
      I1 => phased_num(1),
      I2 => phased_num(2),
      I3 => phased_num(0),
      I4 => rst_enable_3473,
      I5 => dmd_blkmd_mux0003_1_38_3272,
      O => dmd_blkmd_mux0003(1)
    );
  dmd_blkmd_mux0003_1_21 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => phased_num(3),
      I1 => update_mode(0),
      I2 => locked_init_rstz_gq,
      I3 => block_clear_3081,
      I4 => update_mode(2),
      I5 => update_mode(1),
      O => N33
    );
  dmd_rowad_mux0002_3_1_SW0 : LUT5
    generic map(
      INIT => X"FF77FD77"
    )
    port map (
      I0 => current_state(0),
      I1 => update_mode(1),
      I2 => phased_num(0),
      I3 => update_mode(2),
      I4 => N2,
      O => N201
    );
  dmd_rowad_mux0002_2_1_SW0 : LUT5
    generic map(
      INIT => X"BDBDBDB5"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(0),
      I2 => update_mode(1),
      I3 => phased_num(0),
      I4 => N2,
      O => N22
    );
  dmd_rowad_mux0002_1_1_SW0 : LUT5
    generic map(
      INIT => X"FADFFAFF"
    )
    port map (
      I0 => update_mode(2),
      I1 => N2,
      I2 => update_mode(0),
      I3 => update_mode(1),
      I4 => phased_num(0),
      O => N24
    );
  dmd_blkad_mux0003_2_Q : LUT6
    generic map(
      INIT => X"FFFFFFFF4C440808"
    )
    port map (
      I0 => update_mode(2),
      I1 => rst_enable_3473,
      I2 => update_mode(1),
      I3 => N5,
      I4 => update_mode(0),
      I5 => dmd_blkad_2_and0000,
      O => dmd_blkad_mux0003(2)
    );
  dmd_blkad_mux0003_1_51 : LUT6
    generic map(
      INIT => X"FFAA08AAFF2A082A"
    )
    port map (
      I0 => phased_num(1),
      I1 => phased_num(3),
      I2 => phased_num(2),
      I3 => block_clear_3081,
      I4 => NlwRenamedSig_OI_dmd_blkad(1),
      I5 => locked_init_rstz_gq,
      O => dmd_blkad_mux0003_1_51_3263
    );
  dmd_blkad_mux0003_2_SW0 : LUT6
    generic map(
      INIT => X"CEEE44448EAE0404"
    )
    port map (
      I0 => block_clear_3081,
      I1 => phased_num(2),
      I2 => phased_num(3),
      I3 => phased_num(1),
      I4 => NlwRenamedSig_OI_dmd_blkad(2),
      I5 => locked_init_rstz_gq,
      O => N5
    );
  dmd_rowad_mux0002_5_21_SW0 : LUT6
    generic map(
      INIT => X"AAAAF575AAAAF5F5"
    )
    port map (
      I0 => update_mode(2),
      I1 => phased_num(3),
      I2 => update_mode(0),
      I3 => phased_num(2),
      I4 => update_mode(1),
      I5 => phased_num(1),
      O => N29
    );
  dmd_blkmd_1_or00001 : LUT5
    generic map(
      INIT => X"0F0A0F08"
    )
    port map (
      I0 => phased_num(3),
      I1 => phased_num(1),
      I2 => locked_init_rstz_gq,
      I3 => N11,
      I4 => phased_num(2),
      O => dmd_blkmd_1_or0000
    );
  dmd_blkad_0_or00001 : LUT6
    generic map(
      INIT => X"5555404055554000"
    )
    port map (
      I0 => locked_init_rstz_gq,
      I1 => phased_num(0),
      I2 => phased_num(3),
      I3 => phased_num(1),
      I4 => N11,
      I5 => phased_num(2),
      O => dmd_blkad_0_or0000
    );
  dmd_blkad_mux0003_1_108 : LUT5
    generic map(
      INIT => X"08002828"
    )
    port map (
      I0 => rst_enable_3473,
      I1 => update_mode(0),
      I2 => update_mode(1),
      I3 => dmd_blkad_mux0003_1_51_3263,
      I4 => update_mode(2),
      O => dmd_blkad_mux0003_1_108_3262
    );
  dmd_blkad_0_or0000111 : LUT5
    generic map(
      INIT => X"33333313"
    )
    port map (
      I0 => update_mode(2),
      I1 => locked_init_rstz_gq,
      I2 => update_mode(0),
      I3 => update_mode(1),
      I4 => block_clear_3081,
      O => dmd_blkad_3_or0000
    );
  row_count_4_Q : LUT6
    generic map(
      INIT => X"4D442B224D4D2B2B"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(1),
      I2 => in_dmd_type(3),
      I3 => N111,
      I4 => update_mode(0),
      I5 => in_dmd_type(2),
      O => row_count_4_Q_3463
    );
  locked_init_rstz_gq_inv1_INV_0 : INV
    port map (
      I => locked_init_rstz_gq,
      O => locked_init_rstz_gq_inv
    );
  Madd_phased_num_add0000_xor_1_11_INV_0 : INV
    port map (
      I => rd_pattern_id(1),
      O => phased_num_add0000(1)
    );
  Mcount_rst_count_xor_0_11_INV_0 : INV
    port map (
      I => rst_count(0),
      O => Mcount_rst_count
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity PLL_USB is
  port (
    CLKOUT1_OUT : out STD_LOGIC; 
    LOCKED_OUT : out STD_LOGIC; 
    CLKOUT2_OUT : out STD_LOGIC; 
    RST_IN : in STD_LOGIC := 'X'; 
    CLKIN1_IN : in STD_LOGIC := 'X'; 
    CLKOUT0_OUT : out STD_LOGIC 
  );
end PLL_USB;

architecture Structure of PLL_USB is
  signal CLKFBOUT_CLKFBIN : STD_LOGIC; 
  signal CLKOUT0_BUF : STD_LOGIC; 
  signal CLKOUT1_BUF : STD_LOGIC; 
  signal CLKOUT2_BUF : STD_LOGIC; 
  signal GND_BIT : STD_LOGIC; 
  signal VCC_BIT : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUT5_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM0_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM1_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM2_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM3_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM4_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM5_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKFBDCM_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DRDY_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_0_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => GND_BIT
    );
  XST_VCC : VCC
    port map (
      P => VCC_BIT
    );
  CLKOUT0_BUFG_INST : BUFG
    port map (
      I => CLKOUT0_BUF,
      O => CLKOUT0_OUT
    );
  CLKOUT1_BUFG_INST : BUFG
    port map (
      I => CLKOUT1_BUF,
      O => CLKOUT1_OUT
    );
  CLKOUT2_BUFG_INST : BUFG
    port map (
      I => CLKOUT2_BUF,
      O => CLKOUT2_OUT
    );
  PLL_ADV_INST : PLL_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_DESKEW_ADJUST => "NONE",
      CLKFBOUT_MULT => 10,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 20.833000,
      CLKIN2_PERIOD => 10.000000,
      CLKOUT0_DESKEW_ADJUST => "NONE",
      CLKOUT0_DIVIDE => 10,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DESKEW_ADJUST => "NONE",
      CLKOUT1_DIVIDE => 10,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 180.000000,
      CLKOUT2_DESKEW_ADJUST => "NONE",
      CLKOUT2_DIVIDE => 10,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT3_DESKEW_ADJUST => "NONE",
      CLKOUT3_DIVIDE => 8,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DESKEW_ADJUST => "NONE",
      CLKOUT4_DIVIDE => 8,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT5_DESKEW_ADJUST => "NONE",
      CLKOUT5_DIVIDE => 8,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLK_FEEDBACK => "CLKFBOUT",
      COMPENSATION => "SYSTEM_SYNCHRONOUS",
      DIVCLK_DIVIDE => 1,
      EN_REL => FALSE,
      PLL_PMCD_MODE => FALSE,
      REF_JITTER => 0.005000,
      RESET_ON_LOSS_OF_LOCK => FALSE,
      RST_DEASSERT_CLK => "CLKIN1",
      SIM_DEVICE => "VIRTEX5"
    )
    port map (
      CLKIN1 => CLKIN1_IN,
      CLKIN2 => GND_BIT,
      CLKFBIN => CLKFBOUT_CLKFBIN,
      RST => RST_IN,
      CLKINSEL => VCC_BIT,
      DWE => GND_BIT,
      DEN => GND_BIT,
      DCLK => GND_BIT,
      REL => GND_BIT,
      CLKOUT0 => CLKOUT0_BUF,
      CLKOUT1 => CLKOUT1_BUF,
      CLKOUT2 => CLKOUT2_BUF,
      CLKOUT3 => NLW_PLL_ADV_INST_CLKOUT3_UNCONNECTED,
      CLKOUT4 => NLW_PLL_ADV_INST_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_PLL_ADV_INST_CLKOUT5_UNCONNECTED,
      CLKFBOUT => CLKFBOUT_CLKFBIN,
      CLKOUTDCM0 => NLW_PLL_ADV_INST_CLKOUTDCM0_UNCONNECTED,
      CLKOUTDCM1 => NLW_PLL_ADV_INST_CLKOUTDCM1_UNCONNECTED,
      CLKOUTDCM2 => NLW_PLL_ADV_INST_CLKOUTDCM2_UNCONNECTED,
      CLKOUTDCM3 => NLW_PLL_ADV_INST_CLKOUTDCM3_UNCONNECTED,
      CLKOUTDCM4 => NLW_PLL_ADV_INST_CLKOUTDCM4_UNCONNECTED,
      CLKOUTDCM5 => NLW_PLL_ADV_INST_CLKOUTDCM5_UNCONNECTED,
      CLKFBDCM => NLW_PLL_ADV_INST_CLKFBDCM_UNCONNECTED,
      LOCKED => LOCKED_OUT,
      DRDY => NLW_PLL_ADV_INST_DRDY_UNCONNECTED,
      DADDR(4) => GND_BIT,
      DADDR(3) => GND_BIT,
      DADDR(2) => GND_BIT,
      DADDR(1) => GND_BIT,
      DADDR(0) => GND_BIT,
      DI(15) => GND_BIT,
      DI(14) => GND_BIT,
      DI(13) => GND_BIT,
      DI(12) => GND_BIT,
      DI(11) => GND_BIT,
      DI(10) => GND_BIT,
      DI(9) => GND_BIT,
      DI(8) => GND_BIT,
      DI(7) => GND_BIT,
      DI(6) => GND_BIT,
      DI(5) => GND_BIT,
      DI(4) => GND_BIT,
      DI(3) => GND_BIT,
      DI(2) => GND_BIT,
      DI(1) => GND_BIT,
      DI(0) => GND_BIT,
      DO(15) => NLW_PLL_ADV_INST_DO_15_UNCONNECTED,
      DO(14) => NLW_PLL_ADV_INST_DO_14_UNCONNECTED,
      DO(13) => NLW_PLL_ADV_INST_DO_13_UNCONNECTED,
      DO(12) => NLW_PLL_ADV_INST_DO_12_UNCONNECTED,
      DO(11) => NLW_PLL_ADV_INST_DO_11_UNCONNECTED,
      DO(10) => NLW_PLL_ADV_INST_DO_10_UNCONNECTED,
      DO(9) => NLW_PLL_ADV_INST_DO_9_UNCONNECTED,
      DO(8) => NLW_PLL_ADV_INST_DO_8_UNCONNECTED,
      DO(7) => NLW_PLL_ADV_INST_DO_7_UNCONNECTED,
      DO(6) => NLW_PLL_ADV_INST_DO_6_UNCONNECTED,
      DO(5) => NLW_PLL_ADV_INST_DO_5_UNCONNECTED,
      DO(4) => NLW_PLL_ADV_INST_DO_4_UNCONNECTED,
      DO(3) => NLW_PLL_ADV_INST_DO_3_UNCONNECTED,
      DO(2) => NLW_PLL_ADV_INST_DO_2_UNCONNECTED,
      DO(1) => NLW_PLL_ADV_INST_DO_1_UNCONNECTED,
      DO(0) => NLW_PLL_ADV_INST_DO_0_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity USB_IO is
  port (
    reset_i : in STD_LOGIC := 'X'; 
    fifo_ren : in STD_LOGIC := 'X'; 
    mem_fifo_reset : in STD_LOGIC := 'X'; 
    dmd_1080p_connected : in STD_LOGIC := 'X'; 
    system_clk : in STD_LOGIC := 'X'; 
    reg_data_valid : out STD_LOGIC; 
    system_reset : in STD_LOGIC := 'X'; 
    dmd_get_row_data : in STD_LOGIC := 'X'; 
    fifo_regn : in STD_LOGIC := 'X'; 
    mem_get_data : in STD_LOGIC := 'X'; 
    dmd_row_fifo_reset : in STD_LOGIC := 'X'; 
    fifo_wen : in STD_LOGIC := 'X'; 
    ifclk : in STD_LOGIC := 'X'; 
    mem_wr_valid : out STD_LOGIC; 
    mem_wr_data_valid : out STD_LOGIC; 
    mem_clk : in STD_LOGIC := 'X'; 
    bidir : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    reg_data_from_usb : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    fifo_cd_data_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
    fifo_ab_data_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
    mem_wr_data : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
    reg_addra_USB : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    update_mode : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    reg_data_to_usb : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end USB_IO;

architecture Structure of USB_IO is
  component PLL_USB
    port (
      CLKOUT1_OUT : out STD_LOGIC; 
      LOCKED_OUT : out STD_LOGIC; 
      CLKOUT2_OUT : out STD_LOGIC; 
      RST_IN : in STD_LOGIC := 'X'; 
      CLKIN1_IN : in STD_LOGIC := 'X'; 
      CLKOUT0_OUT : out STD_LOGIC 
    );
  end component;
  component FIFO_RCV2
    port (
      rd_en : in STD_LOGIC := 'X'; 
      wr_en : in STD_LOGIC := 'X'; 
      full : out STD_LOGIC; 
      empty : out STD_LOGIC; 
      wr_clk : in STD_LOGIC := 'X'; 
      rst : in STD_LOGIC := 'X'; 
      rd_clk : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      din : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
    );
  end component;
  component fifo
    port (
      rd_en : in STD_LOGIC := 'X'; 
      rst : in STD_LOGIC := 'X'; 
      empty : out STD_LOGIC; 
      wr_en : in STD_LOGIC := 'X'; 
      rd_clk : in STD_LOGIC := 'X'; 
      valid : out STD_LOGIC; 
      full : out STD_LOGIC; 
      wr_clk : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      din : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
    );
  end component;
  component fifo_register
    port (
      rd_en : in STD_LOGIC := 'X'; 
      wr_en : in STD_LOGIC := 'X'; 
      full : out STD_LOGIC; 
      empty : out STD_LOGIC; 
      wr_clk : in STD_LOGIC := 'X'; 
      rst : in STD_LOGIC := 'X'; 
      rd_clk : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
      din : in STD_LOGIC_VECTOR ( 31 downto 0 ) 
    );
  end component;
  signal Madd_row_cnt_addsub0000_cy_10_rt_2215 : STD_LOGIC; 
  signal Madd_row_cnt_addsub0000_cy_1_rt_2217 : STD_LOGIC; 
  signal Madd_row_cnt_addsub0000_cy_2_rt_2219 : STD_LOGIC; 
  signal Madd_row_cnt_addsub0000_cy_3_rt_2221 : STD_LOGIC; 
  signal Madd_row_cnt_addsub0000_cy_4_rt_2223 : STD_LOGIC; 
  signal Madd_row_cnt_addsub0000_cy_5_rt_2225 : STD_LOGIC; 
  signal Madd_row_cnt_addsub0000_cy_6_rt_2227 : STD_LOGIC; 
  signal Madd_row_cnt_addsub0000_cy_7_rt_2229 : STD_LOGIC; 
  signal Madd_row_cnt_addsub0000_cy_8_rt_2231 : STD_LOGIC; 
  signal Madd_row_cnt_addsub0000_cy_9_rt_2233 : STD_LOGIC; 
  signal Madd_row_cnt_addsub0000_xor_11_rt_2235 : STD_LOGIC; 
  signal Madd_usb_din_cnt_addsub0000_cy_10_rt_2238 : STD_LOGIC; 
  signal Madd_usb_din_cnt_addsub0000_cy_1_rt_2240 : STD_LOGIC; 
  signal Madd_usb_din_cnt_addsub0000_cy_2_rt_2242 : STD_LOGIC; 
  signal Madd_usb_din_cnt_addsub0000_cy_3_rt_2244 : STD_LOGIC; 
  signal Madd_usb_din_cnt_addsub0000_cy_4_rt_2246 : STD_LOGIC; 
  signal Madd_usb_din_cnt_addsub0000_cy_5_rt_2248 : STD_LOGIC; 
  signal Madd_usb_din_cnt_addsub0000_cy_6_rt_2250 : STD_LOGIC; 
  signal Madd_usb_din_cnt_addsub0000_cy_7_rt_2252 : STD_LOGIC; 
  signal Madd_usb_din_cnt_addsub0000_cy_8_rt_2254 : STD_LOGIC; 
  signal Madd_usb_din_cnt_addsub0000_cy_9_rt_2256 : STD_LOGIC; 
  signal Madd_usb_din_cnt_addsub0000_xor_11_rt_2258 : STD_LOGIC; 
  signal Mcount_num_data_cy_10_rt_2261 : STD_LOGIC; 
  signal Mcount_num_data_cy_11_rt_2263 : STD_LOGIC; 
  signal Mcount_num_data_cy_12_rt_2265 : STD_LOGIC; 
  signal Mcount_num_data_cy_13_rt_2267 : STD_LOGIC; 
  signal Mcount_num_data_cy_14_rt_2269 : STD_LOGIC; 
  signal Mcount_num_data_cy_1_rt_2271 : STD_LOGIC; 
  signal Mcount_num_data_cy_2_rt_2273 : STD_LOGIC; 
  signal Mcount_num_data_cy_3_rt_2275 : STD_LOGIC; 
  signal Mcount_num_data_cy_4_rt_2277 : STD_LOGIC; 
  signal Mcount_num_data_cy_5_rt_2279 : STD_LOGIC; 
  signal Mcount_num_data_cy_6_rt_2281 : STD_LOGIC; 
  signal Mcount_num_data_cy_7_rt_2283 : STD_LOGIC; 
  signal Mcount_num_data_cy_8_rt_2285 : STD_LOGIC; 
  signal Mcount_num_data_cy_9_rt_2287 : STD_LOGIC; 
  signal Mcount_num_data_xor_15_rt_2289 : STD_LOGIC; 
  signal Mcount_row_cnt : STD_LOGIC; 
  signal Mcount_row_cnt1 : STD_LOGIC; 
  signal Mcount_row_cnt10 : STD_LOGIC; 
  signal Mcount_row_cnt11 : STD_LOGIC; 
  signal Mcount_row_cnt2 : STD_LOGIC; 
  signal Mcount_row_cnt3 : STD_LOGIC; 
  signal Mcount_row_cnt4 : STD_LOGIC; 
  signal Mcount_row_cnt5 : STD_LOGIC; 
  signal Mcount_row_cnt6 : STD_LOGIC; 
  signal Mcount_row_cnt7 : STD_LOGIC; 
  signal Mcount_row_cnt8 : STD_LOGIC; 
  signal Mcount_row_cnt9 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal USB_PLL_LOCKED_OUT : STD_LOGIC; 
  signal arst_usb_2351 : STD_LOGIC; 
  signal arst_usb_1q_2352 : STD_LOGIC; 
  signal arst_usb_1q_not0001 : STD_LOGIC; 
  signal clk_180_u : STD_LOGIC; 
  signal clk_u : STD_LOGIC; 
  signal data_fifo_wr_en_if_2372 : STD_LOGIC; 
  signal data_fifo_wr_en_if_1q_2373 : STD_LOGIC; 
  signal dmd_single_data_and0000 : STD_LOGIC; 
  signal fifo_ab_wen_2553 : STD_LOGIC; 
  signal ifclk_bufg : STD_LOGIC; 
  signal mem_fifo_empty : STD_LOGIC; 
  signal mem_fifo_wren_2579 : STD_LOGIC; 
  signal mem_fifo_wren_cmp_le0000 : STD_LOGIC; 
  signal mem_fifo_wren_mux0003 : STD_LOGIC; 
  signal mem_fifo_wren_mux0003215_2582 : STD_LOGIC; 
  signal mem_fifo_wren_mux0003219_2583 : STD_LOGIC; 
  signal mem_fifo_wren_or0000 : STD_LOGIC; 
  signal reg_data_valid_mux0002 : STD_LOGIC; 
  signal reg_fifo_in_empty : STD_LOGIC; 
  signal reg_fifo_in_empty_1q_2751 : STD_LOGIC; 
  signal reg_fifo_in_rd_en : STD_LOGIC; 
  signal reg_fifo_in_rd_en_1q_2753 : STD_LOGIC; 
  signal reg_fifo_in_sclk_0_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_10_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_11_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_12_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_13_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_14_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_15_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_16_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_17_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_18_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_19_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_1_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_20_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_21_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_22_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_23_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_2_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_31_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_3_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_4_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_5_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_6_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_7_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_8_Q : STD_LOGIC; 
  signal reg_fifo_in_sclk_9_Q : STD_LOGIC; 
  signal reg_fifo_out_empty : STD_LOGIC; 
  signal reg_fifo_out_rd_en : STD_LOGIC; 
  signal reg_read_valid_2821 : STD_LOGIC; 
  signal reg_read_valid_1q_2822 : STD_LOGIC; 
  signal reg_read_valid_mux0002 : STD_LOGIC; 
  signal register_address_buffer_if_and0000 : STD_LOGIC; 
  signal register_write_enable_2865 : STD_LOGIC; 
  signal register_write_enable_mux0000 : STD_LOGIC; 
  signal register_write_enable_or0000 : STD_LOGIC; 
  signal register_write_fifo_wren_2868 : STD_LOGIC; 
  signal row_cnt_and0003 : STD_LOGIC; 
  signal row_cnt_and000315_2895 : STD_LOGIC; 
  signal row_cnt_and0003152_2896 : STD_LOGIC; 
  signal row_cnt_and000326_2897 : STD_LOGIC; 
  signal row_cnt_and000364_2898 : STD_LOGIC; 
  signal row_cnt_not0001 : STD_LOGIC; 
  signal rows_cmp_eq0003 : STD_LOGIC; 
  signal usb_din_cnt_not0002 : STD_LOGIC; 
  signal usb_recv_fifo_wr_en : STD_LOGIC; 
  signal usb_recv_fifo_wr_en_inv : STD_LOGIC; 
  signal usb_recv_fifo_wr_en_q1_2945 : STD_LOGIC; 
  signal NLW_i_pll_usb_CLKOUT2_OUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_fifo_usb_ab_full_UNCONNECTED : STD_LOGIC; 
  signal NLW_fifo_usb_ab_empty_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_data_fifo_full_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_in_full_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_in_dout_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_in_dout_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_in_dout_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_in_dout_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_in_dout_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_in_dout_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_in_dout_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_full_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_reg_fifo_out_dout_16_UNCONNECTED : STD_LOGIC; 
  signal Madd_row_cnt_addsub0000_cy : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Madd_row_cnt_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Madd_usb_din_cnt_addsub0000_cy : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Madd_usb_din_cnt_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_num_data_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Mcount_num_data_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_row_cnt_cy : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Mcount_row_cnt_lut : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal Result : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal dmd_single_data : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal dmd_single_data_1q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal dmd_single_data_2q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_fifo_cd_data_out : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal gpif_from_port : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal num_data : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal reg_fifo_in_sclk_1q : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal reg_fifo_out_clk_usb : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal register_address_buffer_if : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal register_data_buffer_if : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal register_data_buffer_if_mux0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal row_cnt : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal row_cnt_addsub0000 : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal usb_din_cnt : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal usb_din_cnt_addsub0000 : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal usb_din_cnt_mux0000 : STD_LOGIC_VECTOR ( 11 downto 0 ); 
begin
  reg_data_from_usb(15) <= reg_fifo_in_sclk_1q(15);
  reg_data_from_usb(14) <= reg_fifo_in_sclk_1q(14);
  reg_data_from_usb(13) <= reg_fifo_in_sclk_1q(13);
  reg_data_from_usb(12) <= reg_fifo_in_sclk_1q(12);
  reg_data_from_usb(11) <= reg_fifo_in_sclk_1q(11);
  reg_data_from_usb(10) <= reg_fifo_in_sclk_1q(10);
  reg_data_from_usb(9) <= reg_fifo_in_sclk_1q(9);
  reg_data_from_usb(8) <= reg_fifo_in_sclk_1q(8);
  reg_data_from_usb(7) <= reg_fifo_in_sclk_1q(7);
  reg_data_from_usb(6) <= reg_fifo_in_sclk_1q(6);
  reg_data_from_usb(5) <= reg_fifo_in_sclk_1q(5);
  reg_data_from_usb(4) <= reg_fifo_in_sclk_1q(4);
  reg_data_from_usb(3) <= reg_fifo_in_sclk_1q(3);
  reg_data_from_usb(2) <= reg_fifo_in_sclk_1q(2);
  reg_data_from_usb(1) <= reg_fifo_in_sclk_1q(1);
  reg_data_from_usb(0) <= reg_fifo_in_sclk_1q(0);
  fifo_cd_data_out(127) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(126) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(125) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(124) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(123) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(122) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(121) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(120) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(119) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(118) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(117) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(116) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(115) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(114) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(113) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(112) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(111) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(110) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(109) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(108) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(107) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(106) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(105) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(104) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(103) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(102) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(101) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(100) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(99) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(98) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(97) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(96) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(95) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(94) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(93) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(92) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(91) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(90) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(89) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(88) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(87) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(86) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(85) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(84) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(83) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(82) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(81) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(80) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(79) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(78) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(77) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(76) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(75) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(74) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(73) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(72) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(71) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(70) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(69) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(68) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(67) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(66) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(65) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(64) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(63) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(62) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(61) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(60) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(59) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(58) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(57) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(56) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(55) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(54) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(53) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(52) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(51) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(50) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(49) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(48) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(47) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(46) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(45) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(44) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(43) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(42) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(41) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(40) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(39) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(38) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(37) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(36) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(35) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(34) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(33) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(32) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(31) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(30) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(29) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(28) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(27) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(26) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(25) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(24) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(23) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(22) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(21) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(20) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(19) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(18) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(17) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(16) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(15) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(14) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(13) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(12) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(11) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(10) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(9) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(8) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(7) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(6) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(5) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(4) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(3) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(2) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(1) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  fifo_cd_data_out(0) <= NlwRenamedSig_OI_fifo_cd_data_out(0);
  reg_addra_USB(7) <= reg_fifo_in_sclk_1q(23);
  reg_addra_USB(6) <= reg_fifo_in_sclk_1q(22);
  reg_addra_USB(5) <= reg_fifo_in_sclk_1q(21);
  reg_addra_USB(4) <= reg_fifo_in_sclk_1q(20);
  reg_addra_USB(3) <= reg_fifo_in_sclk_1q(19);
  reg_addra_USB(2) <= reg_fifo_in_sclk_1q(18);
  reg_addra_USB(1) <= reg_fifo_in_sclk_1q(17);
  reg_addra_USB(0) <= reg_fifo_in_sclk_1q(16);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_fifo_cd_data_out(0)
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  reg_fifo_in_empty_1q : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_empty,
      Q => reg_fifo_in_empty_1q_2751
    );
  reg_data_valid_1437 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_data_valid_mux0002,
      Q => reg_data_valid
    );
  reg_read_valid : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_read_valid_mux0002,
      Q => reg_read_valid_2821
    );
  reg_fifo_in_rd_en_1q : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_rd_en,
      Q => reg_fifo_in_rd_en_1q_2753
    );
  reg_fifo_in_sclk_1q_0 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_0_Q,
      Q => reg_fifo_in_sclk_1q(0)
    );
  reg_fifo_in_sclk_1q_1 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_1_Q,
      Q => reg_fifo_in_sclk_1q(1)
    );
  reg_fifo_in_sclk_1q_2 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_2_Q,
      Q => reg_fifo_in_sclk_1q(2)
    );
  reg_fifo_in_sclk_1q_3 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_3_Q,
      Q => reg_fifo_in_sclk_1q(3)
    );
  reg_fifo_in_sclk_1q_4 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_4_Q,
      Q => reg_fifo_in_sclk_1q(4)
    );
  reg_fifo_in_sclk_1q_5 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_5_Q,
      Q => reg_fifo_in_sclk_1q(5)
    );
  reg_fifo_in_sclk_1q_6 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_6_Q,
      Q => reg_fifo_in_sclk_1q(6)
    );
  reg_fifo_in_sclk_1q_7 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_7_Q,
      Q => reg_fifo_in_sclk_1q(7)
    );
  reg_fifo_in_sclk_1q_8 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_8_Q,
      Q => reg_fifo_in_sclk_1q(8)
    );
  reg_fifo_in_sclk_1q_9 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_9_Q,
      Q => reg_fifo_in_sclk_1q(9)
    );
  reg_fifo_in_sclk_1q_10 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_10_Q,
      Q => reg_fifo_in_sclk_1q(10)
    );
  reg_fifo_in_sclk_1q_11 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_11_Q,
      Q => reg_fifo_in_sclk_1q(11)
    );
  reg_fifo_in_sclk_1q_12 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_12_Q,
      Q => reg_fifo_in_sclk_1q(12)
    );
  reg_fifo_in_sclk_1q_13 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_13_Q,
      Q => reg_fifo_in_sclk_1q(13)
    );
  reg_fifo_in_sclk_1q_14 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_14_Q,
      Q => reg_fifo_in_sclk_1q(14)
    );
  reg_fifo_in_sclk_1q_15 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_15_Q,
      Q => reg_fifo_in_sclk_1q(15)
    );
  reg_fifo_in_sclk_1q_16 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_16_Q,
      Q => reg_fifo_in_sclk_1q(16)
    );
  reg_fifo_in_sclk_1q_17 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_17_Q,
      Q => reg_fifo_in_sclk_1q(17)
    );
  reg_fifo_in_sclk_1q_18 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_18_Q,
      Q => reg_fifo_in_sclk_1q(18)
    );
  reg_fifo_in_sclk_1q_19 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_19_Q,
      Q => reg_fifo_in_sclk_1q(19)
    );
  reg_fifo_in_sclk_1q_20 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_20_Q,
      Q => reg_fifo_in_sclk_1q(20)
    );
  reg_fifo_in_sclk_1q_21 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_21_Q,
      Q => reg_fifo_in_sclk_1q(21)
    );
  reg_fifo_in_sclk_1q_22 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_22_Q,
      Q => reg_fifo_in_sclk_1q(22)
    );
  reg_fifo_in_sclk_1q_23 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_fifo_in_sclk_23_Q,
      Q => reg_fifo_in_sclk_1q(23)
    );
  reg_read_valid_1q : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_read_valid_2821,
      Q => reg_read_valid_1q_2822
    );
  mem_fifo_wren : FDC
    port map (
      C => clk_180_u,
      CLR => mem_fifo_wren_or0000,
      D => mem_fifo_wren_mux0003,
      Q => mem_fifo_wren_2579
    );
  arst_usb_1q : FDP
    port map (
      C => clk_u,
      D => arst_usb_1q_not0001,
      PRE => reset_i,
      Q => arst_usb_1q_2352
    );
  usb_din_cnt_0 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(0),
      Q => usb_din_cnt(0)
    );
  usb_din_cnt_1 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(1),
      Q => usb_din_cnt(1)
    );
  usb_din_cnt_2 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(2),
      Q => usb_din_cnt(2)
    );
  usb_din_cnt_3 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(3),
      Q => usb_din_cnt(3)
    );
  usb_din_cnt_4 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(4),
      Q => usb_din_cnt(4)
    );
  usb_din_cnt_5 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(5),
      Q => usb_din_cnt(5)
    );
  usb_din_cnt_6 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(6),
      Q => usb_din_cnt(6)
    );
  usb_din_cnt_7 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(7),
      Q => usb_din_cnt(7)
    );
  usb_din_cnt_8 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(8),
      Q => usb_din_cnt(8)
    );
  usb_din_cnt_9 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(9),
      Q => usb_din_cnt(9)
    );
  usb_din_cnt_10 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(10),
      Q => usb_din_cnt(10)
    );
  usb_din_cnt_11 : FDCE
    port map (
      C => clk_180_u,
      CE => usb_din_cnt_not0002,
      CLR => mem_fifo_wren_or0000,
      D => usb_din_cnt_mux0000(11),
      Q => usb_din_cnt(11)
    );
  fifo_ab_wen : FDC
    port map (
      C => clk_180_u,
      CLR => mem_fifo_wren_or0000,
      D => usb_recv_fifo_wr_en,
      Q => fifo_ab_wen_2553
    );
  arst_usb : FDP
    port map (
      C => clk_u,
      D => arst_usb_1q_2352,
      PRE => reset_i,
      Q => arst_usb_2351
    );
  register_write_enable : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_write_enable_mux0000,
      Q => register_write_enable_2865
    );
  register_write_fifo_wren : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_write_enable_or0000,
      Q => register_write_fifo_wren_2868
    );
  dmd_single_data_0 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(8),
      Q => dmd_single_data(0)
    );
  dmd_single_data_1 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(9),
      Q => dmd_single_data(1)
    );
  dmd_single_data_2 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(10),
      Q => dmd_single_data(2)
    );
  dmd_single_data_3 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(11),
      Q => dmd_single_data(3)
    );
  dmd_single_data_4 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(12),
      Q => dmd_single_data(4)
    );
  dmd_single_data_5 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(13),
      Q => dmd_single_data(5)
    );
  dmd_single_data_6 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(14),
      Q => dmd_single_data(6)
    );
  dmd_single_data_7 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(15),
      Q => dmd_single_data(7)
    );
  dmd_single_data_8 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(0),
      Q => dmd_single_data(8)
    );
  dmd_single_data_9 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(1),
      Q => dmd_single_data(9)
    );
  dmd_single_data_10 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(2),
      Q => dmd_single_data(10)
    );
  dmd_single_data_11 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(3),
      Q => dmd_single_data(11)
    );
  dmd_single_data_12 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(4),
      Q => dmd_single_data(12)
    );
  dmd_single_data_13 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(5),
      Q => dmd_single_data(13)
    );
  dmd_single_data_14 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(6),
      Q => dmd_single_data(14)
    );
  dmd_single_data_15 : FDCE
    port map (
      C => clk_180_u,
      CE => dmd_single_data_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(7),
      Q => dmd_single_data(15)
    );
  register_address_buffer_if_0 : FDCE
    port map (
      C => clk_180_u,
      CE => register_address_buffer_if_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(0),
      Q => register_address_buffer_if(0)
    );
  register_address_buffer_if_1 : FDCE
    port map (
      C => clk_180_u,
      CE => register_address_buffer_if_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(1),
      Q => register_address_buffer_if(1)
    );
  register_address_buffer_if_2 : FDCE
    port map (
      C => clk_180_u,
      CE => register_address_buffer_if_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(2),
      Q => register_address_buffer_if(2)
    );
  register_address_buffer_if_3 : FDCE
    port map (
      C => clk_180_u,
      CE => register_address_buffer_if_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(3),
      Q => register_address_buffer_if(3)
    );
  register_address_buffer_if_4 : FDCE
    port map (
      C => clk_180_u,
      CE => register_address_buffer_if_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(4),
      Q => register_address_buffer_if(4)
    );
  register_address_buffer_if_5 : FDCE
    port map (
      C => clk_180_u,
      CE => register_address_buffer_if_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(5),
      Q => register_address_buffer_if(5)
    );
  register_address_buffer_if_6 : FDCE
    port map (
      C => clk_180_u,
      CE => register_address_buffer_if_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(6),
      Q => register_address_buffer_if(6)
    );
  register_address_buffer_if_7 : FDCE
    port map (
      C => clk_180_u,
      CE => register_address_buffer_if_and0000,
      CLR => arst_usb_2351,
      D => gpif_from_port(7),
      Q => register_address_buffer_if(7)
    );
  usb_recv_fifo_wr_en_q1 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => usb_recv_fifo_wr_en,
      Q => usb_recv_fifo_wr_en_q1_2945
    );
  register_data_buffer_if_0 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(0),
      Q => register_data_buffer_if(0)
    );
  register_data_buffer_if_1 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(1),
      Q => register_data_buffer_if(1)
    );
  register_data_buffer_if_2 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(2),
      Q => register_data_buffer_if(2)
    );
  register_data_buffer_if_3 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(3),
      Q => register_data_buffer_if(3)
    );
  register_data_buffer_if_4 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(4),
      Q => register_data_buffer_if(4)
    );
  register_data_buffer_if_5 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(5),
      Q => register_data_buffer_if(5)
    );
  register_data_buffer_if_6 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(6),
      Q => register_data_buffer_if(6)
    );
  register_data_buffer_if_7 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(7),
      Q => register_data_buffer_if(7)
    );
  register_data_buffer_if_8 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(8),
      Q => register_data_buffer_if(8)
    );
  register_data_buffer_if_9 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(9),
      Q => register_data_buffer_if(9)
    );
  register_data_buffer_if_10 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(10),
      Q => register_data_buffer_if(10)
    );
  register_data_buffer_if_11 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(11),
      Q => register_data_buffer_if(11)
    );
  register_data_buffer_if_12 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(12),
      Q => register_data_buffer_if(12)
    );
  register_data_buffer_if_13 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(13),
      Q => register_data_buffer_if(13)
    );
  register_data_buffer_if_14 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(14),
      Q => register_data_buffer_if(14)
    );
  register_data_buffer_if_15 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => register_data_buffer_if_mux0000(15),
      Q => register_data_buffer_if(15)
    );
  data_fifo_wr_en_if : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_and0000,
      Q => data_fifo_wr_en_if_2372
    );
  data_fifo_wr_en_if_1q : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => data_fifo_wr_en_if_2372,
      Q => data_fifo_wr_en_if_1q_2373
    );
  dmd_single_data_1q_0 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(15),
      Q => dmd_single_data_1q(0)
    );
  dmd_single_data_1q_1 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(14),
      Q => dmd_single_data_1q(1)
    );
  dmd_single_data_1q_4 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(11),
      Q => dmd_single_data_1q(4)
    );
  dmd_single_data_1q_2 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(13),
      Q => dmd_single_data_1q(2)
    );
  dmd_single_data_1q_3 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(12),
      Q => dmd_single_data_1q(3)
    );
  dmd_single_data_1q_5 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(10),
      Q => dmd_single_data_1q(5)
    );
  dmd_single_data_1q_6 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(9),
      Q => dmd_single_data_1q(6)
    );
  dmd_single_data_1q_7 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(8),
      Q => dmd_single_data_1q(7)
    );
  dmd_single_data_1q_8 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(7),
      Q => dmd_single_data_1q(8)
    );
  dmd_single_data_1q_9 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(6),
      Q => dmd_single_data_1q(9)
    );
  dmd_single_data_1q_10 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(5),
      Q => dmd_single_data_1q(10)
    );
  dmd_single_data_1q_11 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(4),
      Q => dmd_single_data_1q(11)
    );
  dmd_single_data_1q_12 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(3),
      Q => dmd_single_data_1q(12)
    );
  dmd_single_data_1q_13 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(2),
      Q => dmd_single_data_1q(13)
    );
  dmd_single_data_1q_14 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(1),
      Q => dmd_single_data_1q(14)
    );
  dmd_single_data_1q_15 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data(0),
      Q => dmd_single_data_1q(15)
    );
  dmd_single_data_2q_0 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(0),
      Q => dmd_single_data_2q(0)
    );
  dmd_single_data_2q_1 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(1),
      Q => dmd_single_data_2q(1)
    );
  dmd_single_data_2q_2 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(2),
      Q => dmd_single_data_2q(2)
    );
  dmd_single_data_2q_3 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(3),
      Q => dmd_single_data_2q(3)
    );
  dmd_single_data_2q_4 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(4),
      Q => dmd_single_data_2q(4)
    );
  dmd_single_data_2q_5 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(5),
      Q => dmd_single_data_2q(5)
    );
  dmd_single_data_2q_6 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(6),
      Q => dmd_single_data_2q(6)
    );
  dmd_single_data_2q_7 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(7),
      Q => dmd_single_data_2q(7)
    );
  dmd_single_data_2q_8 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(8),
      Q => dmd_single_data_2q(8)
    );
  dmd_single_data_2q_9 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(9),
      Q => dmd_single_data_2q(9)
    );
  dmd_single_data_2q_10 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(10),
      Q => dmd_single_data_2q(10)
    );
  dmd_single_data_2q_11 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(11),
      Q => dmd_single_data_2q(11)
    );
  dmd_single_data_2q_12 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(12),
      Q => dmd_single_data_2q(12)
    );
  dmd_single_data_2q_13 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(13),
      Q => dmd_single_data_2q(13)
    );
  dmd_single_data_2q_14 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(14),
      Q => dmd_single_data_2q(14)
    );
  dmd_single_data_2q_15 : FDC
    port map (
      C => clk_180_u,
      CLR => arst_usb_2351,
      D => dmd_single_data_1q(15),
      Q => dmd_single_data_2q(15)
    );
  Mcount_row_cnt_cy_0_Q : MUXCY
    port map (
      CI => usb_recv_fifo_wr_en_inv,
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_row_cnt_lut(0),
      O => Mcount_row_cnt_cy(0)
    );
  Mcount_row_cnt_xor_0_Q : XORCY
    port map (
      CI => usb_recv_fifo_wr_en_inv,
      LI => Mcount_row_cnt_lut(0),
      O => Mcount_row_cnt
    );
  Mcount_row_cnt_cy_1_Q : MUXCY
    port map (
      CI => Mcount_row_cnt_cy(0),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_row_cnt_lut(1),
      O => Mcount_row_cnt_cy(1)
    );
  Mcount_row_cnt_xor_1_Q : XORCY
    port map (
      CI => Mcount_row_cnt_cy(0),
      LI => Mcount_row_cnt_lut(1),
      O => Mcount_row_cnt1
    );
  Mcount_row_cnt_cy_2_Q : MUXCY
    port map (
      CI => Mcount_row_cnt_cy(1),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_row_cnt_lut(2),
      O => Mcount_row_cnt_cy(2)
    );
  Mcount_row_cnt_xor_2_Q : XORCY
    port map (
      CI => Mcount_row_cnt_cy(1),
      LI => Mcount_row_cnt_lut(2),
      O => Mcount_row_cnt2
    );
  Mcount_row_cnt_cy_3_Q : MUXCY
    port map (
      CI => Mcount_row_cnt_cy(2),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_row_cnt_lut(3),
      O => Mcount_row_cnt_cy(3)
    );
  Mcount_row_cnt_xor_3_Q : XORCY
    port map (
      CI => Mcount_row_cnt_cy(2),
      LI => Mcount_row_cnt_lut(3),
      O => Mcount_row_cnt3
    );
  Mcount_row_cnt_cy_4_Q : MUXCY
    port map (
      CI => Mcount_row_cnt_cy(3),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_row_cnt_lut(4),
      O => Mcount_row_cnt_cy(4)
    );
  Mcount_row_cnt_xor_4_Q : XORCY
    port map (
      CI => Mcount_row_cnt_cy(3),
      LI => Mcount_row_cnt_lut(4),
      O => Mcount_row_cnt4
    );
  Mcount_row_cnt_cy_5_Q : MUXCY
    port map (
      CI => Mcount_row_cnt_cy(4),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_row_cnt_lut(5),
      O => Mcount_row_cnt_cy(5)
    );
  Mcount_row_cnt_xor_5_Q : XORCY
    port map (
      CI => Mcount_row_cnt_cy(4),
      LI => Mcount_row_cnt_lut(5),
      O => Mcount_row_cnt5
    );
  Mcount_row_cnt_cy_6_Q : MUXCY
    port map (
      CI => Mcount_row_cnt_cy(5),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_row_cnt_lut(6),
      O => Mcount_row_cnt_cy(6)
    );
  Mcount_row_cnt_xor_6_Q : XORCY
    port map (
      CI => Mcount_row_cnt_cy(5),
      LI => Mcount_row_cnt_lut(6),
      O => Mcount_row_cnt6
    );
  Mcount_row_cnt_cy_7_Q : MUXCY
    port map (
      CI => Mcount_row_cnt_cy(6),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_row_cnt_lut(7),
      O => Mcount_row_cnt_cy(7)
    );
  Mcount_row_cnt_xor_7_Q : XORCY
    port map (
      CI => Mcount_row_cnt_cy(6),
      LI => Mcount_row_cnt_lut(7),
      O => Mcount_row_cnt7
    );
  Mcount_row_cnt_cy_8_Q : MUXCY
    port map (
      CI => Mcount_row_cnt_cy(7),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_row_cnt_lut(8),
      O => Mcount_row_cnt_cy(8)
    );
  Mcount_row_cnt_xor_8_Q : XORCY
    port map (
      CI => Mcount_row_cnt_cy(7),
      LI => Mcount_row_cnt_lut(8),
      O => Mcount_row_cnt8
    );
  Mcount_row_cnt_cy_9_Q : MUXCY
    port map (
      CI => Mcount_row_cnt_cy(8),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_row_cnt_lut(9),
      O => Mcount_row_cnt_cy(9)
    );
  Mcount_row_cnt_xor_9_Q : XORCY
    port map (
      CI => Mcount_row_cnt_cy(8),
      LI => Mcount_row_cnt_lut(9),
      O => Mcount_row_cnt9
    );
  Mcount_row_cnt_cy_10_Q : MUXCY
    port map (
      CI => Mcount_row_cnt_cy(9),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_row_cnt_lut(10),
      O => Mcount_row_cnt_cy(10)
    );
  Mcount_row_cnt_xor_10_Q : XORCY
    port map (
      CI => Mcount_row_cnt_cy(9),
      LI => Mcount_row_cnt_lut(10),
      O => Mcount_row_cnt10
    );
  Mcount_row_cnt_xor_11_Q : XORCY
    port map (
      CI => Mcount_row_cnt_cy(10),
      LI => Mcount_row_cnt_lut(11),
      O => Mcount_row_cnt11
    );
  row_cnt_0 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt,
      Q => row_cnt(0)
    );
  row_cnt_1 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt1,
      Q => row_cnt(1)
    );
  row_cnt_2 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt2,
      Q => row_cnt(2)
    );
  row_cnt_3 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt3,
      Q => row_cnt(3)
    );
  row_cnt_4 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt4,
      Q => row_cnt(4)
    );
  row_cnt_5 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt5,
      Q => row_cnt(5)
    );
  row_cnt_6 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt6,
      Q => row_cnt(6)
    );
  row_cnt_7 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt7,
      Q => row_cnt(7)
    );
  row_cnt_8 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt8,
      Q => row_cnt(8)
    );
  row_cnt_9 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt9,
      Q => row_cnt(9)
    );
  row_cnt_10 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt10,
      Q => row_cnt(10)
    );
  row_cnt_11 : FDCE
    port map (
      C => clk_180_u,
      CE => row_cnt_not0001,
      CLR => mem_fifo_wren_or0000,
      D => Mcount_row_cnt11,
      Q => row_cnt(11)
    );
  num_data_0 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(0),
      Q => num_data(0)
    );
  num_data_1 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(1),
      Q => num_data(1)
    );
  num_data_2 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(2),
      Q => num_data(2)
    );
  num_data_3 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(3),
      Q => num_data(3)
    );
  num_data_4 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(4),
      Q => num_data(4)
    );
  num_data_5 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(5),
      Q => num_data(5)
    );
  num_data_6 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(6),
      Q => num_data(6)
    );
  num_data_7 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(7),
      Q => num_data(7)
    );
  num_data_8 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(8),
      Q => num_data(8)
    );
  num_data_9 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(9),
      Q => num_data(9)
    );
  num_data_10 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(10),
      Q => num_data(10)
    );
  num_data_11 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(11),
      Q => num_data(11)
    );
  num_data_12 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(12),
      Q => num_data(12)
    );
  num_data_13 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(13),
      Q => num_data(13)
    );
  num_data_14 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(14),
      Q => num_data(14)
    );
  num_data_15 : FDCE
    port map (
      C => clk_180_u,
      CE => mem_fifo_wren_mux0003,
      CLR => mem_fifo_wren_or0000,
      D => Result(15),
      Q => num_data(15)
    );
  Madd_row_cnt_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      DI => N1,
      S => Madd_row_cnt_addsub0000_lut(0),
      O => Madd_row_cnt_addsub0000_cy(0)
    );
  Madd_row_cnt_addsub0000_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      LI => Madd_row_cnt_addsub0000_lut(0),
      O => row_cnt_addsub0000(0)
    );
  Madd_row_cnt_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(0),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_row_cnt_addsub0000_cy_1_rt_2217,
      O => Madd_row_cnt_addsub0000_cy(1)
    );
  Madd_row_cnt_addsub0000_xor_1_Q : XORCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(0),
      LI => Madd_row_cnt_addsub0000_cy_1_rt_2217,
      O => row_cnt_addsub0000(1)
    );
  Madd_row_cnt_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(1),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_row_cnt_addsub0000_cy_2_rt_2219,
      O => Madd_row_cnt_addsub0000_cy(2)
    );
  Madd_row_cnt_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(1),
      LI => Madd_row_cnt_addsub0000_cy_2_rt_2219,
      O => row_cnt_addsub0000(2)
    );
  Madd_row_cnt_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(2),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_row_cnt_addsub0000_cy_3_rt_2221,
      O => Madd_row_cnt_addsub0000_cy(3)
    );
  Madd_row_cnt_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(2),
      LI => Madd_row_cnt_addsub0000_cy_3_rt_2221,
      O => row_cnt_addsub0000(3)
    );
  Madd_row_cnt_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(3),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_row_cnt_addsub0000_cy_4_rt_2223,
      O => Madd_row_cnt_addsub0000_cy(4)
    );
  Madd_row_cnt_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(3),
      LI => Madd_row_cnt_addsub0000_cy_4_rt_2223,
      O => row_cnt_addsub0000(4)
    );
  Madd_row_cnt_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(4),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_row_cnt_addsub0000_cy_5_rt_2225,
      O => Madd_row_cnt_addsub0000_cy(5)
    );
  Madd_row_cnt_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(4),
      LI => Madd_row_cnt_addsub0000_cy_5_rt_2225,
      O => row_cnt_addsub0000(5)
    );
  Madd_row_cnt_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(5),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_row_cnt_addsub0000_cy_6_rt_2227,
      O => Madd_row_cnt_addsub0000_cy(6)
    );
  Madd_row_cnt_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(5),
      LI => Madd_row_cnt_addsub0000_cy_6_rt_2227,
      O => row_cnt_addsub0000(6)
    );
  Madd_row_cnt_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(6),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_row_cnt_addsub0000_cy_7_rt_2229,
      O => Madd_row_cnt_addsub0000_cy(7)
    );
  Madd_row_cnt_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(6),
      LI => Madd_row_cnt_addsub0000_cy_7_rt_2229,
      O => row_cnt_addsub0000(7)
    );
  Madd_row_cnt_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(7),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_row_cnt_addsub0000_cy_8_rt_2231,
      O => Madd_row_cnt_addsub0000_cy(8)
    );
  Madd_row_cnt_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(7),
      LI => Madd_row_cnt_addsub0000_cy_8_rt_2231,
      O => row_cnt_addsub0000(8)
    );
  Madd_row_cnt_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(8),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_row_cnt_addsub0000_cy_9_rt_2233,
      O => Madd_row_cnt_addsub0000_cy(9)
    );
  Madd_row_cnt_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(8),
      LI => Madd_row_cnt_addsub0000_cy_9_rt_2233,
      O => row_cnt_addsub0000(9)
    );
  Madd_row_cnt_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(9),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_row_cnt_addsub0000_cy_10_rt_2215,
      O => Madd_row_cnt_addsub0000_cy(10)
    );
  Madd_row_cnt_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(9),
      LI => Madd_row_cnt_addsub0000_cy_10_rt_2215,
      O => row_cnt_addsub0000(10)
    );
  Madd_row_cnt_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Madd_row_cnt_addsub0000_cy(10),
      LI => Madd_row_cnt_addsub0000_xor_11_rt_2235,
      O => row_cnt_addsub0000(11)
    );
  Madd_usb_din_cnt_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      DI => N1,
      S => Madd_usb_din_cnt_addsub0000_lut(0),
      O => Madd_usb_din_cnt_addsub0000_cy(0)
    );
  Madd_usb_din_cnt_addsub0000_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      LI => Madd_usb_din_cnt_addsub0000_lut(0),
      O => usb_din_cnt_addsub0000(0)
    );
  Madd_usb_din_cnt_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(0),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_usb_din_cnt_addsub0000_cy_1_rt_2240,
      O => Madd_usb_din_cnt_addsub0000_cy(1)
    );
  Madd_usb_din_cnt_addsub0000_xor_1_Q : XORCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(0),
      LI => Madd_usb_din_cnt_addsub0000_cy_1_rt_2240,
      O => usb_din_cnt_addsub0000(1)
    );
  Madd_usb_din_cnt_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(1),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_usb_din_cnt_addsub0000_cy_2_rt_2242,
      O => Madd_usb_din_cnt_addsub0000_cy(2)
    );
  Madd_usb_din_cnt_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(1),
      LI => Madd_usb_din_cnt_addsub0000_cy_2_rt_2242,
      O => usb_din_cnt_addsub0000(2)
    );
  Madd_usb_din_cnt_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(2),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_usb_din_cnt_addsub0000_cy_3_rt_2244,
      O => Madd_usb_din_cnt_addsub0000_cy(3)
    );
  Madd_usb_din_cnt_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(2),
      LI => Madd_usb_din_cnt_addsub0000_cy_3_rt_2244,
      O => usb_din_cnt_addsub0000(3)
    );
  Madd_usb_din_cnt_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(3),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_usb_din_cnt_addsub0000_cy_4_rt_2246,
      O => Madd_usb_din_cnt_addsub0000_cy(4)
    );
  Madd_usb_din_cnt_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(3),
      LI => Madd_usb_din_cnt_addsub0000_cy_4_rt_2246,
      O => usb_din_cnt_addsub0000(4)
    );
  Madd_usb_din_cnt_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(4),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_usb_din_cnt_addsub0000_cy_5_rt_2248,
      O => Madd_usb_din_cnt_addsub0000_cy(5)
    );
  Madd_usb_din_cnt_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(4),
      LI => Madd_usb_din_cnt_addsub0000_cy_5_rt_2248,
      O => usb_din_cnt_addsub0000(5)
    );
  Madd_usb_din_cnt_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(5),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_usb_din_cnt_addsub0000_cy_6_rt_2250,
      O => Madd_usb_din_cnt_addsub0000_cy(6)
    );
  Madd_usb_din_cnt_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(5),
      LI => Madd_usb_din_cnt_addsub0000_cy_6_rt_2250,
      O => usb_din_cnt_addsub0000(6)
    );
  Madd_usb_din_cnt_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(6),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_usb_din_cnt_addsub0000_cy_7_rt_2252,
      O => Madd_usb_din_cnt_addsub0000_cy(7)
    );
  Madd_usb_din_cnt_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(6),
      LI => Madd_usb_din_cnt_addsub0000_cy_7_rt_2252,
      O => usb_din_cnt_addsub0000(7)
    );
  Madd_usb_din_cnt_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(7),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_usb_din_cnt_addsub0000_cy_8_rt_2254,
      O => Madd_usb_din_cnt_addsub0000_cy(8)
    );
  Madd_usb_din_cnt_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(7),
      LI => Madd_usb_din_cnt_addsub0000_cy_8_rt_2254,
      O => usb_din_cnt_addsub0000(8)
    );
  Madd_usb_din_cnt_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(8),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_usb_din_cnt_addsub0000_cy_9_rt_2256,
      O => Madd_usb_din_cnt_addsub0000_cy(9)
    );
  Madd_usb_din_cnt_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(8),
      LI => Madd_usb_din_cnt_addsub0000_cy_9_rt_2256,
      O => usb_din_cnt_addsub0000(9)
    );
  Madd_usb_din_cnt_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(9),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Madd_usb_din_cnt_addsub0000_cy_10_rt_2238,
      O => Madd_usb_din_cnt_addsub0000_cy(10)
    );
  Madd_usb_din_cnt_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(9),
      LI => Madd_usb_din_cnt_addsub0000_cy_10_rt_2238,
      O => usb_din_cnt_addsub0000(10)
    );
  Madd_usb_din_cnt_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Madd_usb_din_cnt_addsub0000_cy(10),
      LI => Madd_usb_din_cnt_addsub0000_xor_11_rt_2258,
      O => usb_din_cnt_addsub0000(11)
    );
  Mcount_num_data_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      DI => N1,
      S => Mcount_num_data_lut(0),
      O => Mcount_num_data_cy(0)
    );
  Mcount_num_data_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      LI => Mcount_num_data_lut(0),
      O => Result(0)
    );
  Mcount_num_data_cy_1_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(0),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_1_rt_2271,
      O => Mcount_num_data_cy(1)
    );
  Mcount_num_data_xor_1_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(0),
      LI => Mcount_num_data_cy_1_rt_2271,
      O => Result(1)
    );
  Mcount_num_data_cy_2_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(1),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_2_rt_2273,
      O => Mcount_num_data_cy(2)
    );
  Mcount_num_data_xor_2_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(1),
      LI => Mcount_num_data_cy_2_rt_2273,
      O => Result(2)
    );
  Mcount_num_data_cy_3_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(2),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_3_rt_2275,
      O => Mcount_num_data_cy(3)
    );
  Mcount_num_data_xor_3_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(2),
      LI => Mcount_num_data_cy_3_rt_2275,
      O => Result(3)
    );
  Mcount_num_data_cy_4_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(3),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_4_rt_2277,
      O => Mcount_num_data_cy(4)
    );
  Mcount_num_data_xor_4_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(3),
      LI => Mcount_num_data_cy_4_rt_2277,
      O => Result(4)
    );
  Mcount_num_data_cy_5_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(4),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_5_rt_2279,
      O => Mcount_num_data_cy(5)
    );
  Mcount_num_data_xor_5_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(4),
      LI => Mcount_num_data_cy_5_rt_2279,
      O => Result(5)
    );
  Mcount_num_data_cy_6_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(5),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_6_rt_2281,
      O => Mcount_num_data_cy(6)
    );
  Mcount_num_data_xor_6_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(5),
      LI => Mcount_num_data_cy_6_rt_2281,
      O => Result(6)
    );
  Mcount_num_data_cy_7_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(6),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_7_rt_2283,
      O => Mcount_num_data_cy(7)
    );
  Mcount_num_data_xor_7_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(6),
      LI => Mcount_num_data_cy_7_rt_2283,
      O => Result(7)
    );
  Mcount_num_data_cy_8_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(7),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_8_rt_2285,
      O => Mcount_num_data_cy(8)
    );
  Mcount_num_data_xor_8_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(7),
      LI => Mcount_num_data_cy_8_rt_2285,
      O => Result(8)
    );
  Mcount_num_data_cy_9_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(8),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_9_rt_2287,
      O => Mcount_num_data_cy(9)
    );
  Mcount_num_data_xor_9_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(8),
      LI => Mcount_num_data_cy_9_rt_2287,
      O => Result(9)
    );
  Mcount_num_data_cy_10_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(9),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_10_rt_2261,
      O => Mcount_num_data_cy(10)
    );
  Mcount_num_data_xor_10_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(9),
      LI => Mcount_num_data_cy_10_rt_2261,
      O => Result(10)
    );
  Mcount_num_data_cy_11_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(10),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_11_rt_2263,
      O => Mcount_num_data_cy(11)
    );
  Mcount_num_data_xor_11_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(10),
      LI => Mcount_num_data_cy_11_rt_2263,
      O => Result(11)
    );
  Mcount_num_data_cy_12_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(11),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_12_rt_2265,
      O => Mcount_num_data_cy(12)
    );
  Mcount_num_data_xor_12_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(11),
      LI => Mcount_num_data_cy_12_rt_2265,
      O => Result(12)
    );
  Mcount_num_data_cy_13_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(12),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_13_rt_2267,
      O => Mcount_num_data_cy(13)
    );
  Mcount_num_data_xor_13_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(12),
      LI => Mcount_num_data_cy_13_rt_2267,
      O => Result(13)
    );
  Mcount_num_data_cy_14_Q : MUXCY
    port map (
      CI => Mcount_num_data_cy(13),
      DI => NlwRenamedSig_OI_fifo_cd_data_out(0),
      S => Mcount_num_data_cy_14_rt_2269,
      O => Mcount_num_data_cy(14)
    );
  Mcount_num_data_xor_14_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(13),
      LI => Mcount_num_data_cy_14_rt_2269,
      O => Result(14)
    );
  Mcount_num_data_xor_15_Q : XORCY
    port map (
      CI => Mcount_num_data_cy(14),
      LI => Mcount_num_data_xor_15_rt_2289,
      O => Result(15)
    );
  IF_SIM_NOT_DATA_loop_0_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(0),
      T => fifo_ren,
      O => gpif_from_port(0),
      IO => bidir(0)
    );
  IF_SIM_NOT_DATA_loop_1_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(1),
      T => fifo_ren,
      O => gpif_from_port(1),
      IO => bidir(1)
    );
  IF_SIM_NOT_DATA_loop_2_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(2),
      T => fifo_ren,
      O => gpif_from_port(2),
      IO => bidir(2)
    );
  IF_SIM_NOT_DATA_loop_3_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(3),
      T => fifo_ren,
      O => gpif_from_port(3),
      IO => bidir(3)
    );
  IF_SIM_NOT_DATA_loop_4_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(4),
      T => fifo_ren,
      O => gpif_from_port(4),
      IO => bidir(4)
    );
  IF_SIM_NOT_DATA_loop_5_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(5),
      T => fifo_ren,
      O => gpif_from_port(5),
      IO => bidir(5)
    );
  IF_SIM_NOT_DATA_loop_6_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(6),
      T => fifo_ren,
      O => gpif_from_port(6),
      IO => bidir(6)
    );
  IF_SIM_NOT_DATA_loop_7_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(7),
      T => fifo_ren,
      O => gpif_from_port(7),
      IO => bidir(7)
    );
  IF_SIM_NOT_DATA_loop_8_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(8),
      T => fifo_ren,
      O => gpif_from_port(8),
      IO => bidir(8)
    );
  IF_SIM_NOT_DATA_loop_9_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(9),
      T => fifo_ren,
      O => gpif_from_port(9),
      IO => bidir(9)
    );
  IF_SIM_NOT_DATA_loop_10_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(10),
      T => fifo_ren,
      O => gpif_from_port(10),
      IO => bidir(10)
    );
  IF_SIM_NOT_DATA_loop_11_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(11),
      T => fifo_ren,
      O => gpif_from_port(11),
      IO => bidir(11)
    );
  IF_SIM_NOT_DATA_loop_12_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(12),
      T => fifo_ren,
      O => gpif_from_port(12),
      IO => bidir(12)
    );
  IF_SIM_NOT_DATA_loop_13_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(13),
      T => fifo_ren,
      O => gpif_from_port(13),
      IO => bidir(13)
    );
  IF_SIM_NOT_DATA_loop_14_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(14),
      T => fifo_ren,
      O => gpif_from_port(14),
      IO => bidir(14)
    );
  IF_SIM_NOT_DATA_loop_15_IOBUF_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => reg_fifo_out_clk_usb(15),
      T => fifo_ren,
      O => gpif_from_port(15),
      IO => bidir(15)
    );
  i_bufg_ifclk : BUFG
    port map (
      I => ifclk,
      O => ifclk_bufg
    );
  i_pll_usb : PLL_USB
    port map (
      CLKOUT1_OUT => clk_180_u,
      LOCKED_OUT => USB_PLL_LOCKED_OUT,
      CLKOUT2_OUT => NLW_i_pll_usb_CLKOUT2_OUT_UNCONNECTED,
      RST_IN => reset_i,
      CLKIN1_IN => ifclk_bufg,
      CLKOUT0_OUT => clk_u
    );
  mem_fifo_wren_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => arst_usb_2351,
      I1 => mem_fifo_reset,
      O => mem_fifo_wren_or0000
    );
  row_cnt_cmp_eq0000911 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => update_mode(1),
      I1 => update_mode(2),
      O => N2
    );
  rows_cmp_eq00031 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => update_mode(2),
      I1 => update_mode(0),
      I2 => update_mode(1),
      O => rows_cmp_eq0003
    );
  dmd_single_data_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => fifo_regn,
      I1 => fifo_ren,
      I2 => fifo_wen,
      O => dmd_single_data_and0000
    );
  reg_read_valid_mux00021 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => reg_fifo_in_rd_en_1q_2753,
      I1 => reg_fifo_in_empty,
      I2 => reg_fifo_in_sclk_31_Q,
      I3 => reg_fifo_in_empty_1q_2751,
      O => reg_read_valid_mux0002
    );
  reg_data_valid_mux00021 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => reg_fifo_in_empty,
      I1 => reg_fifo_in_sclk_31_Q,
      I2 => reg_fifo_in_empty_1q_2751,
      I3 => reg_fifo_in_rd_en_1q_2753,
      O => reg_data_valid_mux0002
    );
  register_address_buffer_if_and000011 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => fifo_ren,
      I1 => fifo_regn,
      O => register_write_enable_or0000
    );
  mem_fifo_wren_cmp_le00001 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => usb_din_cnt(11),
      I1 => usb_din_cnt(10),
      I2 => usb_din_cnt(9),
      I3 => usb_din_cnt(8),
      I4 => usb_din_cnt(7),
      I5 => usb_din_cnt(6),
      O => mem_fifo_wren_cmp_le0000
    );
  usb_recv_fifo_wr_en1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => data_fifo_wr_en_if_1q_2373,
      O => usb_recv_fifo_wr_en
    );
  mem_fifo_wren_mux0003215 : LUT5
    generic map(
      INIT => X"33333332"
    )
    port map (
      I0 => row_cnt(1),
      I1 => row_cnt(5),
      I2 => row_cnt(2),
      I3 => row_cnt(3),
      I4 => row_cnt(0),
      O => mem_fifo_wren_mux0003215_2582
    );
  mem_fifo_wren_mux0003219 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => row_cnt(4),
      I1 => row_cnt(6),
      I2 => row_cnt(7),
      I3 => row_cnt(9),
      I4 => mem_fifo_wren_mux0003215_2582,
      O => mem_fifo_wren_mux0003219_2583
    );
  row_cnt_cmp_eq00001221 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => row_cnt(10),
      I1 => row_cnt(8),
      I2 => row_cnt(11),
      O => N12
    );
  row_cnt_cmp_eq00001211 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => row_cnt(3),
      I1 => row_cnt(2),
      I2 => row_cnt(1),
      I3 => row_cnt(0),
      O => N9
    );
  row_cnt_and000315 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => num_data(9),
      I1 => num_data(10),
      I2 => num_data(11),
      I3 => num_data(6),
      O => row_cnt_and000315_2895
    );
  row_cnt_and000326 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => num_data(2),
      I1 => num_data(3),
      I2 => num_data(4),
      I3 => num_data(5),
      I4 => num_data(0),
      I5 => num_data(1),
      O => row_cnt_and000326_2897
    );
  Madd_row_cnt_addsub0000_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => row_cnt(1),
      O => Madd_row_cnt_addsub0000_cy_1_rt_2217
    );
  Madd_row_cnt_addsub0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => row_cnt(2),
      O => Madd_row_cnt_addsub0000_cy_2_rt_2219
    );
  Madd_row_cnt_addsub0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => row_cnt(3),
      O => Madd_row_cnt_addsub0000_cy_3_rt_2221
    );
  Madd_row_cnt_addsub0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => row_cnt(4),
      O => Madd_row_cnt_addsub0000_cy_4_rt_2223
    );
  Madd_row_cnt_addsub0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => row_cnt(5),
      O => Madd_row_cnt_addsub0000_cy_5_rt_2225
    );
  Madd_row_cnt_addsub0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => row_cnt(6),
      O => Madd_row_cnt_addsub0000_cy_6_rt_2227
    );
  Madd_row_cnt_addsub0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => row_cnt(7),
      O => Madd_row_cnt_addsub0000_cy_7_rt_2229
    );
  Madd_row_cnt_addsub0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => row_cnt(8),
      O => Madd_row_cnt_addsub0000_cy_8_rt_2231
    );
  Madd_row_cnt_addsub0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => row_cnt(9),
      O => Madd_row_cnt_addsub0000_cy_9_rt_2233
    );
  Madd_row_cnt_addsub0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => row_cnt(10),
      O => Madd_row_cnt_addsub0000_cy_10_rt_2215
    );
  Madd_usb_din_cnt_addsub0000_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => usb_din_cnt(1),
      O => Madd_usb_din_cnt_addsub0000_cy_1_rt_2240
    );
  Madd_usb_din_cnt_addsub0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => usb_din_cnt(2),
      O => Madd_usb_din_cnt_addsub0000_cy_2_rt_2242
    );
  Madd_usb_din_cnt_addsub0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => usb_din_cnt(3),
      O => Madd_usb_din_cnt_addsub0000_cy_3_rt_2244
    );
  Madd_usb_din_cnt_addsub0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => usb_din_cnt(4),
      O => Madd_usb_din_cnt_addsub0000_cy_4_rt_2246
    );
  Madd_usb_din_cnt_addsub0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => usb_din_cnt(5),
      O => Madd_usb_din_cnt_addsub0000_cy_5_rt_2248
    );
  Madd_usb_din_cnt_addsub0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => usb_din_cnt(6),
      O => Madd_usb_din_cnt_addsub0000_cy_6_rt_2250
    );
  Madd_usb_din_cnt_addsub0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => usb_din_cnt(7),
      O => Madd_usb_din_cnt_addsub0000_cy_7_rt_2252
    );
  Madd_usb_din_cnt_addsub0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => usb_din_cnt(8),
      O => Madd_usb_din_cnt_addsub0000_cy_8_rt_2254
    );
  Madd_usb_din_cnt_addsub0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => usb_din_cnt(9),
      O => Madd_usb_din_cnt_addsub0000_cy_9_rt_2256
    );
  Madd_usb_din_cnt_addsub0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => usb_din_cnt(10),
      O => Madd_usb_din_cnt_addsub0000_cy_10_rt_2238
    );
  Mcount_num_data_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(1),
      O => Mcount_num_data_cy_1_rt_2271
    );
  Mcount_num_data_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(2),
      O => Mcount_num_data_cy_2_rt_2273
    );
  Mcount_num_data_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(3),
      O => Mcount_num_data_cy_3_rt_2275
    );
  Mcount_num_data_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(4),
      O => Mcount_num_data_cy_4_rt_2277
    );
  Mcount_num_data_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(5),
      O => Mcount_num_data_cy_5_rt_2279
    );
  Mcount_num_data_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(6),
      O => Mcount_num_data_cy_6_rt_2281
    );
  Mcount_num_data_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(7),
      O => Mcount_num_data_cy_7_rt_2283
    );
  Mcount_num_data_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(8),
      O => Mcount_num_data_cy_8_rt_2285
    );
  Mcount_num_data_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(9),
      O => Mcount_num_data_cy_9_rt_2287
    );
  Mcount_num_data_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(10),
      O => Mcount_num_data_cy_10_rt_2261
    );
  Mcount_num_data_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(11),
      O => Mcount_num_data_cy_11_rt_2263
    );
  Mcount_num_data_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(12),
      O => Mcount_num_data_cy_12_rt_2265
    );
  Mcount_num_data_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(13),
      O => Mcount_num_data_cy_13_rt_2267
    );
  Mcount_num_data_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(14),
      O => Mcount_num_data_cy_14_rt_2269
    );
  Madd_row_cnt_addsub0000_xor_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => row_cnt(11),
      O => Madd_row_cnt_addsub0000_xor_11_rt_2235
    );
  Madd_usb_din_cnt_addsub0000_xor_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => usb_din_cnt(11),
      O => Madd_usb_din_cnt_addsub0000_xor_11_rt_2258
    );
  Mcount_num_data_xor_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => num_data(15),
      O => Mcount_num_data_xor_15_rt_2289
    );
  row_cnt_and0003176 : LUT6
    generic map(
      INIT => X"E100000000000000"
    )
    port map (
      I0 => rows_cmp_eq0003,
      I1 => N2,
      I2 => row_cnt(7),
      I3 => N12,
      I4 => row_cnt_and0003152_2896,
      I5 => row_cnt_and000364_2898,
      O => row_cnt_and0003
    );
  row_cnt_and000364_SW0 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => num_data(8),
      I1 => num_data(7),
      I2 => num_data(15),
      I3 => num_data(14),
      I4 => num_data(13),
      I5 => num_data(12),
      O => N0
    );
  row_cnt_and000364 : LUT6
    generic map(
      INIT => X"9900990090009900"
    )
    port map (
      I0 => N2,
      I1 => row_cnt(9),
      I2 => row_cnt_and000315_2895,
      I3 => N9,
      I4 => N0,
      I5 => row_cnt_and000326_2897,
      O => row_cnt_and000364_2898
    );
  Mcount_row_cnt_lut_2_Q : LUT5
    generic map(
      INIT => X"4C4CEC4C"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => row_cnt(2),
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => row_cnt_addsub0000(2),
      I4 => row_cnt_and0003,
      O => Mcount_row_cnt_lut(2)
    );
  Mcount_row_cnt_lut_3_Q : LUT5
    generic map(
      INIT => X"4C4CEC4C"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => row_cnt(3),
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => row_cnt_addsub0000(3),
      I4 => row_cnt_and0003,
      O => Mcount_row_cnt_lut(3)
    );
  Mcount_row_cnt_lut_4_Q : LUT5
    generic map(
      INIT => X"4C4CEC4C"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => row_cnt(4),
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => row_cnt_addsub0000(4),
      I4 => row_cnt_and0003,
      O => Mcount_row_cnt_lut(4)
    );
  Mcount_row_cnt_lut_5_Q : LUT5
    generic map(
      INIT => X"4C4CEC4C"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => row_cnt(5),
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => row_cnt_addsub0000(5),
      I4 => row_cnt_and0003,
      O => Mcount_row_cnt_lut(5)
    );
  Mcount_row_cnt_lut_6_Q : LUT5
    generic map(
      INIT => X"4C4CEC4C"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => row_cnt(6),
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => row_cnt_addsub0000(6),
      I4 => row_cnt_and0003,
      O => Mcount_row_cnt_lut(6)
    );
  Mcount_row_cnt_lut_7_Q : LUT5
    generic map(
      INIT => X"4C4CEC4C"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => row_cnt(7),
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => row_cnt_addsub0000(7),
      I4 => row_cnt_and0003,
      O => Mcount_row_cnt_lut(7)
    );
  Mcount_row_cnt_lut_8_Q : LUT5
    generic map(
      INIT => X"4C4CEC4C"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => row_cnt(8),
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => row_cnt_addsub0000(8),
      I4 => row_cnt_and0003,
      O => Mcount_row_cnt_lut(8)
    );
  Mcount_row_cnt_lut_9_Q : LUT5
    generic map(
      INIT => X"4C4CEC4C"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => row_cnt(9),
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => row_cnt_addsub0000(9),
      I4 => row_cnt_and0003,
      O => Mcount_row_cnt_lut(9)
    );
  Mcount_row_cnt_lut_10_Q : LUT5
    generic map(
      INIT => X"4C4CEC4C"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => row_cnt(10),
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => row_cnt_addsub0000(10),
      I4 => row_cnt_and0003,
      O => Mcount_row_cnt_lut(10)
    );
  Mcount_row_cnt_lut_0_Q : LUT6
    generic map(
      INIT => X"0ACACACACACACACA"
    )
    port map (
      I0 => row_cnt(0),
      I1 => row_cnt_addsub0000(0),
      I2 => usb_recv_fifo_wr_en,
      I3 => N21,
      I4 => row_cnt_and0003152_2896,
      I5 => row_cnt_and000364_2898,
      O => Mcount_row_cnt_lut(0)
    );
  Mcount_row_cnt_lut_1_Q : LUT6
    generic map(
      INIT => X"2EEE2222EEEE2222"
    )
    port map (
      I0 => row_cnt(1),
      I1 => usb_recv_fifo_wr_en,
      I2 => N4,
      I3 => row_cnt_and0003152_2896,
      I4 => row_cnt_addsub0000(1),
      I5 => row_cnt_and000364_2898,
      O => Mcount_row_cnt_lut(1)
    );
  row_cnt_and0003152 : LUT6
    generic map(
      INIT => X"8220040082001800"
    )
    port map (
      I0 => row_cnt(4),
      I1 => update_mode(2),
      I2 => update_mode(1),
      I3 => row_cnt(5),
      I4 => row_cnt(6),
      I5 => update_mode(0),
      O => row_cnt_and0003152_2896
    );
  mem_fifo_wren_mux00031 : LUT6
    generic map(
      INIT => X"FFFFFFFF8A8AAA8A"
    )
    port map (
      I0 => usb_recv_fifo_wr_en,
      I1 => mem_fifo_wren_mux0003219_2583,
      I2 => N12,
      I3 => row_cnt(5),
      I4 => N9,
      I5 => N11,
      O => mem_fifo_wren_mux0003
    );
  usb_din_cnt_not00021 : LUT5
    generic map(
      INIT => X"BA309830"
    )
    port map (
      I0 => data_fifo_wr_en_if_1q_2373,
      I1 => N10,
      I2 => usb_recv_fifo_wr_en_q1_2945,
      I3 => data_fifo_wr_en_if_2372,
      I4 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_not0002
    );
  row_cnt_not00011 : LUT5
    generic map(
      INIT => X"10309830"
    )
    port map (
      I0 => data_fifo_wr_en_if_1q_2373,
      I1 => N10,
      I2 => usb_recv_fifo_wr_en_q1_2945,
      I3 => data_fifo_wr_en_if_2372,
      I4 => mem_fifo_wren_cmp_le0000,
      O => row_cnt_not0001
    );
  mem_fifo_wren_mux0003245 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
    port map (
      I0 => row_cnt(8),
      I1 => row_cnt(5),
      I2 => N9,
      I3 => row_cnt(11),
      I4 => mem_fifo_wren_mux0003219_2583,
      I5 => row_cnt(10),
      O => N10
    );
  usb_recv_fifo_wr_en_inv1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => data_fifo_wr_en_if_1q_2373,
      O => usb_recv_fifo_wr_en_inv
    );
  row_cnt_and0003176_SW0 : LUT6
    generic map(
      INIT => X"0100010001000001"
    )
    port map (
      I0 => row_cnt(10),
      I1 => row_cnt(8),
      I2 => row_cnt(11),
      I3 => row_cnt(7),
      I4 => rows_cmp_eq0003,
      I5 => N2,
      O => N21
    );
  row_cnt_and0003176_SW1 : LUT6
    generic map(
      INIT => X"0100010001000001"
    )
    port map (
      I0 => row_cnt(10),
      I1 => row_cnt(8),
      I2 => row_cnt(11),
      I3 => row_cnt(7),
      I4 => rows_cmp_eq0003,
      I5 => N2,
      O => N4
    );
  Mcount_row_cnt_lut_11_Q : LUT5
    generic map(
      INIT => X"4C4CEC4C"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => row_cnt(11),
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => row_cnt_addsub0000(11),
      I4 => row_cnt_and0003,
      O => Mcount_row_cnt_lut(11)
    );
  mem_fifo_wren_mux000311 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => data_fifo_wr_en_if_2372,
      I1 => data_fifo_wr_en_if_1q_2373,
      I2 => mem_fifo_wren_cmp_le0000,
      O => N11
    );
  usb_din_cnt_mux0000_0_1 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => mem_fifo_wren_cmp_le0000,
      I1 => data_fifo_wr_en_if_1q_2373,
      I2 => data_fifo_wr_en_if_2372,
      I3 => usb_din_cnt_addsub0000(0),
      O => usb_din_cnt_mux0000(0)
    );
  register_address_buffer_if_and00002 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => fifo_wen,
      I1 => fifo_ren,
      I2 => fifo_regn,
      O => register_address_buffer_if_and0000
    );
  usb_din_cnt_mux0000_1_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => usb_din_cnt_addsub0000(1),
      I1 => data_fifo_wr_en_if_2372,
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_mux0000(1)
    );
  register_write_enable_mux00001 : LUT4
    generic map(
      INIT => X"C4CE"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_write_enable_2865,
      I2 => fifo_regn,
      I3 => fifo_wen,
      O => register_write_enable_mux0000
    );
  usb_din_cnt_mux0000_2_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => usb_din_cnt_addsub0000(2),
      I1 => data_fifo_wr_en_if_2372,
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_mux0000(2)
    );
  usb_din_cnt_mux0000_3_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => usb_din_cnt_addsub0000(3),
      I1 => data_fifo_wr_en_if_2372,
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_mux0000(3)
    );
  usb_din_cnt_mux0000_4_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => usb_din_cnt_addsub0000(4),
      I1 => data_fifo_wr_en_if_2372,
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_mux0000(4)
    );
  usb_din_cnt_mux0000_11_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => usb_din_cnt_addsub0000(11),
      I1 => data_fifo_wr_en_if_2372,
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_mux0000(11)
    );
  usb_din_cnt_mux0000_10_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => usb_din_cnt_addsub0000(10),
      I1 => data_fifo_wr_en_if_2372,
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_mux0000(10)
    );
  usb_din_cnt_mux0000_9_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => usb_din_cnt_addsub0000(9),
      I1 => data_fifo_wr_en_if_2372,
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_mux0000(9)
    );
  usb_din_cnt_mux0000_8_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => usb_din_cnt_addsub0000(8),
      I1 => data_fifo_wr_en_if_2372,
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_mux0000(8)
    );
  usb_din_cnt_mux0000_7_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => usb_din_cnt_addsub0000(7),
      I1 => data_fifo_wr_en_if_2372,
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_mux0000(7)
    );
  usb_din_cnt_mux0000_6_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => usb_din_cnt_addsub0000(6),
      I1 => data_fifo_wr_en_if_2372,
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_mux0000(6)
    );
  usb_din_cnt_mux0000_5_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => usb_din_cnt_addsub0000(5),
      I1 => data_fifo_wr_en_if_2372,
      I2 => data_fifo_wr_en_if_1q_2373,
      I3 => mem_fifo_wren_cmp_le0000,
      O => usb_din_cnt_mux0000(5)
    );
  register_data_buffer_if_mux0000_9_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(9),
      I2 => fifo_regn,
      I3 => gpif_from_port(9),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(9)
    );
  register_data_buffer_if_mux0000_8_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(8),
      I2 => fifo_regn,
      I3 => gpif_from_port(8),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(8)
    );
  register_data_buffer_if_mux0000_7_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(7),
      I2 => fifo_regn,
      I3 => gpif_from_port(7),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(7)
    );
  register_data_buffer_if_mux0000_6_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(6),
      I2 => fifo_regn,
      I3 => gpif_from_port(6),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(6)
    );
  register_data_buffer_if_mux0000_5_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(5),
      I2 => fifo_regn,
      I3 => gpif_from_port(5),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(5)
    );
  register_data_buffer_if_mux0000_4_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(4),
      I2 => fifo_regn,
      I3 => gpif_from_port(4),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(4)
    );
  register_data_buffer_if_mux0000_3_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(3),
      I2 => fifo_regn,
      I3 => gpif_from_port(3),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(3)
    );
  register_data_buffer_if_mux0000_2_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(2),
      I2 => fifo_regn,
      I3 => gpif_from_port(2),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(2)
    );
  register_data_buffer_if_mux0000_1_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(1),
      I2 => fifo_regn,
      I3 => gpif_from_port(1),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(1)
    );
  register_data_buffer_if_mux0000_15_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(15),
      I2 => fifo_regn,
      I3 => gpif_from_port(15),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(15)
    );
  register_data_buffer_if_mux0000_14_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(14),
      I2 => fifo_regn,
      I3 => gpif_from_port(14),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(14)
    );
  register_data_buffer_if_mux0000_13_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(13),
      I2 => fifo_regn,
      I3 => gpif_from_port(13),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(13)
    );
  register_data_buffer_if_mux0000_12_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(12),
      I2 => fifo_regn,
      I3 => gpif_from_port(12),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(12)
    );
  register_data_buffer_if_mux0000_11_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(11),
      I2 => fifo_regn,
      I3 => gpif_from_port(11),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(11)
    );
  register_data_buffer_if_mux0000_10_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(10),
      I2 => fifo_regn,
      I3 => gpif_from_port(10),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(10)
    );
  register_data_buffer_if_mux0000_0_1 : LUT5
    generic map(
      INIT => X"C4C4CEC4"
    )
    port map (
      I0 => fifo_ren,
      I1 => register_data_buffer_if(0),
      I2 => fifo_regn,
      I3 => gpif_from_port(0),
      I4 => fifo_wen,
      O => register_data_buffer_if_mux0000(0)
    );
  Madd_row_cnt_addsub0000_lut_0_INV_0 : INV
    port map (
      I => row_cnt(0),
      O => Madd_row_cnt_addsub0000_lut(0)
    );
  Madd_usb_din_cnt_addsub0000_lut_0_INV_0 : INV
    port map (
      I => usb_din_cnt(0),
      O => Madd_usb_din_cnt_addsub0000_lut(0)
    );
  Mcount_num_data_lut_0_INV_0 : INV
    port map (
      I => num_data(0),
      O => Mcount_num_data_lut(0)
    );
  arst_usb_1q_not00011_INV_0 : INV
    port map (
      I => USB_PLL_LOCKED_OUT,
      O => arst_usb_1q_not0001
    );
  reg_fifo_out_rd_en1_INV_0 : INV
    port map (
      I => reg_fifo_out_empty,
      O => reg_fifo_out_rd_en
    );
  reg_fifo_in_rd_en1_INV_0 : INV
    port map (
      I => reg_fifo_in_empty,
      O => reg_fifo_in_rd_en
    );
  mem_wr_valid1_INV_0 : INV
    port map (
      I => mem_fifo_empty,
      O => mem_wr_valid
    );
  fifo_usb_ab : FIFO_RCV2
    port map (
      rd_en => dmd_get_row_data,
      wr_en => fifo_ab_wen_2553,
      full => NLW_fifo_usb_ab_full_UNCONNECTED,
      empty => NLW_fifo_usb_ab_empty_UNCONNECTED,
      wr_clk => clk_180_u,
      rst => dmd_row_fifo_reset,
      rd_clk => system_clk,
      dout(127) => fifo_ab_data_out(127),
      dout(126) => fifo_ab_data_out(126),
      dout(125) => fifo_ab_data_out(125),
      dout(124) => fifo_ab_data_out(124),
      dout(123) => fifo_ab_data_out(123),
      dout(122) => fifo_ab_data_out(122),
      dout(121) => fifo_ab_data_out(121),
      dout(120) => fifo_ab_data_out(120),
      dout(119) => fifo_ab_data_out(119),
      dout(118) => fifo_ab_data_out(118),
      dout(117) => fifo_ab_data_out(117),
      dout(116) => fifo_ab_data_out(116),
      dout(115) => fifo_ab_data_out(115),
      dout(114) => fifo_ab_data_out(114),
      dout(113) => fifo_ab_data_out(113),
      dout(112) => fifo_ab_data_out(112),
      dout(111) => fifo_ab_data_out(111),
      dout(110) => fifo_ab_data_out(110),
      dout(109) => fifo_ab_data_out(109),
      dout(108) => fifo_ab_data_out(108),
      dout(107) => fifo_ab_data_out(107),
      dout(106) => fifo_ab_data_out(106),
      dout(105) => fifo_ab_data_out(105),
      dout(104) => fifo_ab_data_out(104),
      dout(103) => fifo_ab_data_out(103),
      dout(102) => fifo_ab_data_out(102),
      dout(101) => fifo_ab_data_out(101),
      dout(100) => fifo_ab_data_out(100),
      dout(99) => fifo_ab_data_out(99),
      dout(98) => fifo_ab_data_out(98),
      dout(97) => fifo_ab_data_out(97),
      dout(96) => fifo_ab_data_out(96),
      dout(95) => fifo_ab_data_out(95),
      dout(94) => fifo_ab_data_out(94),
      dout(93) => fifo_ab_data_out(93),
      dout(92) => fifo_ab_data_out(92),
      dout(91) => fifo_ab_data_out(91),
      dout(90) => fifo_ab_data_out(90),
      dout(89) => fifo_ab_data_out(89),
      dout(88) => fifo_ab_data_out(88),
      dout(87) => fifo_ab_data_out(87),
      dout(86) => fifo_ab_data_out(86),
      dout(85) => fifo_ab_data_out(85),
      dout(84) => fifo_ab_data_out(84),
      dout(83) => fifo_ab_data_out(83),
      dout(82) => fifo_ab_data_out(82),
      dout(81) => fifo_ab_data_out(81),
      dout(80) => fifo_ab_data_out(80),
      dout(79) => fifo_ab_data_out(79),
      dout(78) => fifo_ab_data_out(78),
      dout(77) => fifo_ab_data_out(77),
      dout(76) => fifo_ab_data_out(76),
      dout(75) => fifo_ab_data_out(75),
      dout(74) => fifo_ab_data_out(74),
      dout(73) => fifo_ab_data_out(73),
      dout(72) => fifo_ab_data_out(72),
      dout(71) => fifo_ab_data_out(71),
      dout(70) => fifo_ab_data_out(70),
      dout(69) => fifo_ab_data_out(69),
      dout(68) => fifo_ab_data_out(68),
      dout(67) => fifo_ab_data_out(67),
      dout(66) => fifo_ab_data_out(66),
      dout(65) => fifo_ab_data_out(65),
      dout(64) => fifo_ab_data_out(64),
      dout(63) => fifo_ab_data_out(63),
      dout(62) => fifo_ab_data_out(62),
      dout(61) => fifo_ab_data_out(61),
      dout(60) => fifo_ab_data_out(60),
      dout(59) => fifo_ab_data_out(59),
      dout(58) => fifo_ab_data_out(58),
      dout(57) => fifo_ab_data_out(57),
      dout(56) => fifo_ab_data_out(56),
      dout(55) => fifo_ab_data_out(55),
      dout(54) => fifo_ab_data_out(54),
      dout(53) => fifo_ab_data_out(53),
      dout(52) => fifo_ab_data_out(52),
      dout(51) => fifo_ab_data_out(51),
      dout(50) => fifo_ab_data_out(50),
      dout(49) => fifo_ab_data_out(49),
      dout(48) => fifo_ab_data_out(48),
      dout(47) => fifo_ab_data_out(47),
      dout(46) => fifo_ab_data_out(46),
      dout(45) => fifo_ab_data_out(45),
      dout(44) => fifo_ab_data_out(44),
      dout(43) => fifo_ab_data_out(43),
      dout(42) => fifo_ab_data_out(42),
      dout(41) => fifo_ab_data_out(41),
      dout(40) => fifo_ab_data_out(40),
      dout(39) => fifo_ab_data_out(39),
      dout(38) => fifo_ab_data_out(38),
      dout(37) => fifo_ab_data_out(37),
      dout(36) => fifo_ab_data_out(36),
      dout(35) => fifo_ab_data_out(35),
      dout(34) => fifo_ab_data_out(34),
      dout(33) => fifo_ab_data_out(33),
      dout(32) => fifo_ab_data_out(32),
      dout(31) => fifo_ab_data_out(31),
      dout(30) => fifo_ab_data_out(30),
      dout(29) => fifo_ab_data_out(29),
      dout(28) => fifo_ab_data_out(28),
      dout(27) => fifo_ab_data_out(27),
      dout(26) => fifo_ab_data_out(26),
      dout(25) => fifo_ab_data_out(25),
      dout(24) => fifo_ab_data_out(24),
      dout(23) => fifo_ab_data_out(23),
      dout(22) => fifo_ab_data_out(22),
      dout(21) => fifo_ab_data_out(21),
      dout(20) => fifo_ab_data_out(20),
      dout(19) => fifo_ab_data_out(19),
      dout(18) => fifo_ab_data_out(18),
      dout(17) => fifo_ab_data_out(17),
      dout(16) => fifo_ab_data_out(16),
      dout(15) => fifo_ab_data_out(15),
      dout(14) => fifo_ab_data_out(14),
      dout(13) => fifo_ab_data_out(13),
      dout(12) => fifo_ab_data_out(12),
      dout(11) => fifo_ab_data_out(11),
      dout(10) => fifo_ab_data_out(10),
      dout(9) => fifo_ab_data_out(9),
      dout(8) => fifo_ab_data_out(8),
      dout(7) => fifo_ab_data_out(7),
      dout(6) => fifo_ab_data_out(6),
      dout(5) => fifo_ab_data_out(5),
      dout(4) => fifo_ab_data_out(4),
      dout(3) => fifo_ab_data_out(3),
      dout(2) => fifo_ab_data_out(2),
      dout(1) => fifo_ab_data_out(1),
      dout(0) => fifo_ab_data_out(0),
      din(15) => dmd_single_data_2q(15),
      din(14) => dmd_single_data_2q(14),
      din(13) => dmd_single_data_2q(13),
      din(12) => dmd_single_data_2q(12),
      din(11) => dmd_single_data_2q(11),
      din(10) => dmd_single_data_2q(10),
      din(9) => dmd_single_data_2q(9),
      din(8) => dmd_single_data_2q(8),
      din(7) => dmd_single_data_2q(7),
      din(6) => dmd_single_data_2q(6),
      din(5) => dmd_single_data_2q(5),
      din(4) => dmd_single_data_2q(4),
      din(3) => dmd_single_data_2q(3),
      din(2) => dmd_single_data_2q(2),
      din(1) => dmd_single_data_2q(1),
      din(0) => dmd_single_data_2q(0)
    );
  mem_data_fifo : fifo
    port map (
      rd_en => mem_get_data,
      rst => mem_fifo_reset,
      empty => mem_fifo_empty,
      wr_en => mem_fifo_wren_2579,
      rd_clk => mem_clk,
      valid => mem_wr_data_valid,
      full => NLW_mem_data_fifo_full_UNCONNECTED,
      wr_clk => clk_180_u,
      dout(127) => mem_wr_data(127),
      dout(126) => mem_wr_data(126),
      dout(125) => mem_wr_data(125),
      dout(124) => mem_wr_data(124),
      dout(123) => mem_wr_data(123),
      dout(122) => mem_wr_data(122),
      dout(121) => mem_wr_data(121),
      dout(120) => mem_wr_data(120),
      dout(119) => mem_wr_data(119),
      dout(118) => mem_wr_data(118),
      dout(117) => mem_wr_data(117),
      dout(116) => mem_wr_data(116),
      dout(115) => mem_wr_data(115),
      dout(114) => mem_wr_data(114),
      dout(113) => mem_wr_data(113),
      dout(112) => mem_wr_data(112),
      dout(111) => mem_wr_data(111),
      dout(110) => mem_wr_data(110),
      dout(109) => mem_wr_data(109),
      dout(108) => mem_wr_data(108),
      dout(107) => mem_wr_data(107),
      dout(106) => mem_wr_data(106),
      dout(105) => mem_wr_data(105),
      dout(104) => mem_wr_data(104),
      dout(103) => mem_wr_data(103),
      dout(102) => mem_wr_data(102),
      dout(101) => mem_wr_data(101),
      dout(100) => mem_wr_data(100),
      dout(99) => mem_wr_data(99),
      dout(98) => mem_wr_data(98),
      dout(97) => mem_wr_data(97),
      dout(96) => mem_wr_data(96),
      dout(95) => mem_wr_data(95),
      dout(94) => mem_wr_data(94),
      dout(93) => mem_wr_data(93),
      dout(92) => mem_wr_data(92),
      dout(91) => mem_wr_data(91),
      dout(90) => mem_wr_data(90),
      dout(89) => mem_wr_data(89),
      dout(88) => mem_wr_data(88),
      dout(87) => mem_wr_data(87),
      dout(86) => mem_wr_data(86),
      dout(85) => mem_wr_data(85),
      dout(84) => mem_wr_data(84),
      dout(83) => mem_wr_data(83),
      dout(82) => mem_wr_data(82),
      dout(81) => mem_wr_data(81),
      dout(80) => mem_wr_data(80),
      dout(79) => mem_wr_data(79),
      dout(78) => mem_wr_data(78),
      dout(77) => mem_wr_data(77),
      dout(76) => mem_wr_data(76),
      dout(75) => mem_wr_data(75),
      dout(74) => mem_wr_data(74),
      dout(73) => mem_wr_data(73),
      dout(72) => mem_wr_data(72),
      dout(71) => mem_wr_data(71),
      dout(70) => mem_wr_data(70),
      dout(69) => mem_wr_data(69),
      dout(68) => mem_wr_data(68),
      dout(67) => mem_wr_data(67),
      dout(66) => mem_wr_data(66),
      dout(65) => mem_wr_data(65),
      dout(64) => mem_wr_data(64),
      dout(63) => mem_wr_data(63),
      dout(62) => mem_wr_data(62),
      dout(61) => mem_wr_data(61),
      dout(60) => mem_wr_data(60),
      dout(59) => mem_wr_data(59),
      dout(58) => mem_wr_data(58),
      dout(57) => mem_wr_data(57),
      dout(56) => mem_wr_data(56),
      dout(55) => mem_wr_data(55),
      dout(54) => mem_wr_data(54),
      dout(53) => mem_wr_data(53),
      dout(52) => mem_wr_data(52),
      dout(51) => mem_wr_data(51),
      dout(50) => mem_wr_data(50),
      dout(49) => mem_wr_data(49),
      dout(48) => mem_wr_data(48),
      dout(47) => mem_wr_data(47),
      dout(46) => mem_wr_data(46),
      dout(45) => mem_wr_data(45),
      dout(44) => mem_wr_data(44),
      dout(43) => mem_wr_data(43),
      dout(42) => mem_wr_data(42),
      dout(41) => mem_wr_data(41),
      dout(40) => mem_wr_data(40),
      dout(39) => mem_wr_data(39),
      dout(38) => mem_wr_data(38),
      dout(37) => mem_wr_data(37),
      dout(36) => mem_wr_data(36),
      dout(35) => mem_wr_data(35),
      dout(34) => mem_wr_data(34),
      dout(33) => mem_wr_data(33),
      dout(32) => mem_wr_data(32),
      dout(31) => mem_wr_data(31),
      dout(30) => mem_wr_data(30),
      dout(29) => mem_wr_data(29),
      dout(28) => mem_wr_data(28),
      dout(27) => mem_wr_data(27),
      dout(26) => mem_wr_data(26),
      dout(25) => mem_wr_data(25),
      dout(24) => mem_wr_data(24),
      dout(23) => mem_wr_data(23),
      dout(22) => mem_wr_data(22),
      dout(21) => mem_wr_data(21),
      dout(20) => mem_wr_data(20),
      dout(19) => mem_wr_data(19),
      dout(18) => mem_wr_data(18),
      dout(17) => mem_wr_data(17),
      dout(16) => mem_wr_data(16),
      dout(15) => mem_wr_data(15),
      dout(14) => mem_wr_data(14),
      dout(13) => mem_wr_data(13),
      dout(12) => mem_wr_data(12),
      dout(11) => mem_wr_data(11),
      dout(10) => mem_wr_data(10),
      dout(9) => mem_wr_data(9),
      dout(8) => mem_wr_data(8),
      dout(7) => mem_wr_data(7),
      dout(6) => mem_wr_data(6),
      dout(5) => mem_wr_data(5),
      dout(4) => mem_wr_data(4),
      dout(3) => mem_wr_data(3),
      dout(2) => mem_wr_data(2),
      dout(1) => mem_wr_data(1),
      dout(0) => mem_wr_data(0),
      din(15) => dmd_single_data_2q(15),
      din(14) => dmd_single_data_2q(14),
      din(13) => dmd_single_data_2q(13),
      din(12) => dmd_single_data_2q(12),
      din(11) => dmd_single_data_2q(11),
      din(10) => dmd_single_data_2q(10),
      din(9) => dmd_single_data_2q(9),
      din(8) => dmd_single_data_2q(8),
      din(7) => dmd_single_data_2q(7),
      din(6) => dmd_single_data_2q(6),
      din(5) => dmd_single_data_2q(5),
      din(4) => dmd_single_data_2q(4),
      din(3) => dmd_single_data_2q(3),
      din(2) => dmd_single_data_2q(2),
      din(1) => dmd_single_data_2q(1),
      din(0) => dmd_single_data_2q(0)
    );
  reg_fifo_in : fifo_register
    port map (
      rd_en => reg_fifo_in_rd_en,
      wr_en => register_write_fifo_wren_2868,
      full => NLW_reg_fifo_in_full_UNCONNECTED,
      empty => reg_fifo_in_empty,
      wr_clk => clk_180_u,
      rst => arst_usb_2351,
      rd_clk => system_clk,
      dout(31) => reg_fifo_in_sclk_31_Q,
      dout(30) => NLW_reg_fifo_in_dout_30_UNCONNECTED,
      dout(29) => NLW_reg_fifo_in_dout_29_UNCONNECTED,
      dout(28) => NLW_reg_fifo_in_dout_28_UNCONNECTED,
      dout(27) => NLW_reg_fifo_in_dout_27_UNCONNECTED,
      dout(26) => NLW_reg_fifo_in_dout_26_UNCONNECTED,
      dout(25) => NLW_reg_fifo_in_dout_25_UNCONNECTED,
      dout(24) => NLW_reg_fifo_in_dout_24_UNCONNECTED,
      dout(23) => reg_fifo_in_sclk_23_Q,
      dout(22) => reg_fifo_in_sclk_22_Q,
      dout(21) => reg_fifo_in_sclk_21_Q,
      dout(20) => reg_fifo_in_sclk_20_Q,
      dout(19) => reg_fifo_in_sclk_19_Q,
      dout(18) => reg_fifo_in_sclk_18_Q,
      dout(17) => reg_fifo_in_sclk_17_Q,
      dout(16) => reg_fifo_in_sclk_16_Q,
      dout(15) => reg_fifo_in_sclk_15_Q,
      dout(14) => reg_fifo_in_sclk_14_Q,
      dout(13) => reg_fifo_in_sclk_13_Q,
      dout(12) => reg_fifo_in_sclk_12_Q,
      dout(11) => reg_fifo_in_sclk_11_Q,
      dout(10) => reg_fifo_in_sclk_10_Q,
      dout(9) => reg_fifo_in_sclk_9_Q,
      dout(8) => reg_fifo_in_sclk_8_Q,
      dout(7) => reg_fifo_in_sclk_7_Q,
      dout(6) => reg_fifo_in_sclk_6_Q,
      dout(5) => reg_fifo_in_sclk_5_Q,
      dout(4) => reg_fifo_in_sclk_4_Q,
      dout(3) => reg_fifo_in_sclk_3_Q,
      dout(2) => reg_fifo_in_sclk_2_Q,
      dout(1) => reg_fifo_in_sclk_1_Q,
      dout(0) => reg_fifo_in_sclk_0_Q,
      din(31) => register_write_enable_2865,
      din(30) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(29) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(28) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(27) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(26) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(25) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(24) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(23) => register_address_buffer_if(7),
      din(22) => register_address_buffer_if(6),
      din(21) => register_address_buffer_if(5),
      din(20) => register_address_buffer_if(4),
      din(19) => register_address_buffer_if(3),
      din(18) => register_address_buffer_if(2),
      din(17) => register_address_buffer_if(1),
      din(16) => register_address_buffer_if(0),
      din(15) => register_data_buffer_if(15),
      din(14) => register_data_buffer_if(14),
      din(13) => register_data_buffer_if(13),
      din(12) => register_data_buffer_if(12),
      din(11) => register_data_buffer_if(11),
      din(10) => register_data_buffer_if(10),
      din(9) => register_data_buffer_if(9),
      din(8) => register_data_buffer_if(8),
      din(7) => register_data_buffer_if(7),
      din(6) => register_data_buffer_if(6),
      din(5) => register_data_buffer_if(5),
      din(4) => register_data_buffer_if(4),
      din(3) => register_data_buffer_if(3),
      din(2) => register_data_buffer_if(2),
      din(1) => register_data_buffer_if(1),
      din(0) => register_data_buffer_if(0)
    );
  reg_fifo_out : fifo_register
    port map (
      rd_en => reg_fifo_out_rd_en,
      wr_en => reg_read_valid_1q_2822,
      full => NLW_reg_fifo_out_full_UNCONNECTED,
      empty => reg_fifo_out_empty,
      wr_clk => system_clk,
      rst => arst_usb_2351,
      rd_clk => clk_180_u,
      dout(31) => NLW_reg_fifo_out_dout_31_UNCONNECTED,
      dout(30) => NLW_reg_fifo_out_dout_30_UNCONNECTED,
      dout(29) => NLW_reg_fifo_out_dout_29_UNCONNECTED,
      dout(28) => NLW_reg_fifo_out_dout_28_UNCONNECTED,
      dout(27) => NLW_reg_fifo_out_dout_27_UNCONNECTED,
      dout(26) => NLW_reg_fifo_out_dout_26_UNCONNECTED,
      dout(25) => NLW_reg_fifo_out_dout_25_UNCONNECTED,
      dout(24) => NLW_reg_fifo_out_dout_24_UNCONNECTED,
      dout(23) => NLW_reg_fifo_out_dout_23_UNCONNECTED,
      dout(22) => NLW_reg_fifo_out_dout_22_UNCONNECTED,
      dout(21) => NLW_reg_fifo_out_dout_21_UNCONNECTED,
      dout(20) => NLW_reg_fifo_out_dout_20_UNCONNECTED,
      dout(19) => NLW_reg_fifo_out_dout_19_UNCONNECTED,
      dout(18) => NLW_reg_fifo_out_dout_18_UNCONNECTED,
      dout(17) => NLW_reg_fifo_out_dout_17_UNCONNECTED,
      dout(16) => NLW_reg_fifo_out_dout_16_UNCONNECTED,
      dout(15) => reg_fifo_out_clk_usb(15),
      dout(14) => reg_fifo_out_clk_usb(14),
      dout(13) => reg_fifo_out_clk_usb(13),
      dout(12) => reg_fifo_out_clk_usb(12),
      dout(11) => reg_fifo_out_clk_usb(11),
      dout(10) => reg_fifo_out_clk_usb(10),
      dout(9) => reg_fifo_out_clk_usb(9),
      dout(8) => reg_fifo_out_clk_usb(8),
      dout(7) => reg_fifo_out_clk_usb(7),
      dout(6) => reg_fifo_out_clk_usb(6),
      dout(5) => reg_fifo_out_clk_usb(5),
      dout(4) => reg_fifo_out_clk_usb(4),
      dout(3) => reg_fifo_out_clk_usb(3),
      dout(2) => reg_fifo_out_clk_usb(2),
      dout(1) => reg_fifo_out_clk_usb(1),
      dout(0) => reg_fifo_out_clk_usb(0),
      din(31) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(30) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(29) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(28) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(27) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(26) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(25) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(24) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(23) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(22) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(21) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(20) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(19) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(18) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(17) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(16) => NlwRenamedSig_OI_fifo_cd_data_out(0),
      din(15) => reg_data_to_usb(15),
      din(14) => reg_data_to_usb(14),
      din(13) => reg_data_to_usb(13),
      din(12) => reg_data_to_usb(12),
      din(11) => reg_data_to_usb(11),
      din(10) => reg_data_to_usb(10),
      din(9) => reg_data_to_usb(9),
      din(8) => reg_data_to_usb(8),
      din(7) => reg_data_to_usb(7),
      din(6) => reg_data_to_usb(6),
      din(5) => reg_data_to_usb(5),
      din(4) => reg_data_to_usb(4),
      din(3) => reg_data_to_usb(3),
      din(2) => reg_data_to_usb(2),
      din(1) => reg_data_to_usb(1),
      din(0) => reg_data_to_usb(0)
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity counter_4096 is
  port (
    clk : in STD_LOGIC := 'X'; 
    rst : in STD_LOGIC := 'X'; 
    up_down : in STD_LOGIC := 'X'; 
    count : in STD_LOGIC := 'X'; 
    counter_value : out STD_LOGIC_VECTOR ( 11 downto 0 ) 
  );
end counter_4096;

architecture Structure of counter_4096 is
  signal Mcount_counter_value_int_cy_10_rt_1992 : STD_LOGIC; 
  signal Mcount_counter_value_int_cy_1_rt_1994 : STD_LOGIC; 
  signal Mcount_counter_value_int_cy_2_rt_1996 : STD_LOGIC; 
  signal Mcount_counter_value_int_cy_3_rt_1998 : STD_LOGIC; 
  signal Mcount_counter_value_int_cy_4_rt_2000 : STD_LOGIC; 
  signal Mcount_counter_value_int_cy_5_rt_2002 : STD_LOGIC; 
  signal Mcount_counter_value_int_cy_6_rt_2004 : STD_LOGIC; 
  signal Mcount_counter_value_int_cy_7_rt_2006 : STD_LOGIC; 
  signal Mcount_counter_value_int_cy_8_rt_2008 : STD_LOGIC; 
  signal Mcount_counter_value_int_cy_9_rt_2010 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal Mcount_counter_value_int_cy : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Mcount_counter_value_int_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Result : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwRenamedSig_OI_counter_value_int : STD_LOGIC_VECTOR ( 11 downto 0 ); 
begin
  counter_value(11) <= NlwRenamedSig_OI_counter_value_int(11);
  counter_value(10) <= NlwRenamedSig_OI_counter_value_int(10);
  counter_value(9) <= NlwRenamedSig_OI_counter_value_int(9);
  counter_value(8) <= NlwRenamedSig_OI_counter_value_int(8);
  counter_value(7) <= NlwRenamedSig_OI_counter_value_int(7);
  counter_value(6) <= NlwRenamedSig_OI_counter_value_int(6);
  counter_value(5) <= NlwRenamedSig_OI_counter_value_int(5);
  counter_value(4) <= NlwRenamedSig_OI_counter_value_int(4);
  counter_value(3) <= NlwRenamedSig_OI_counter_value_int(3);
  counter_value(2) <= NlwRenamedSig_OI_counter_value_int(2);
  counter_value(1) <= NlwRenamedSig_OI_counter_value_int(1);
  counter_value(0) <= NlwRenamedSig_OI_counter_value_int(0);
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  counter_value_int_0 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(0),
      Q => NlwRenamedSig_OI_counter_value_int(0)
    );
  counter_value_int_1 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(1),
      Q => NlwRenamedSig_OI_counter_value_int(1)
    );
  counter_value_int_2 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(2),
      Q => NlwRenamedSig_OI_counter_value_int(2)
    );
  counter_value_int_3 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(3),
      Q => NlwRenamedSig_OI_counter_value_int(3)
    );
  counter_value_int_4 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(4),
      Q => NlwRenamedSig_OI_counter_value_int(4)
    );
  counter_value_int_5 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(5),
      Q => NlwRenamedSig_OI_counter_value_int(5)
    );
  counter_value_int_6 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(6),
      Q => NlwRenamedSig_OI_counter_value_int(6)
    );
  counter_value_int_7 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(7),
      Q => NlwRenamedSig_OI_counter_value_int(7)
    );
  counter_value_int_8 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(8),
      Q => NlwRenamedSig_OI_counter_value_int(8)
    );
  counter_value_int_9 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(9),
      Q => NlwRenamedSig_OI_counter_value_int(9)
    );
  counter_value_int_10 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(10),
      Q => NlwRenamedSig_OI_counter_value_int(10)
    );
  counter_value_int_11 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => Result(11),
      Q => NlwRenamedSig_OI_counter_value_int(11)
    );
  Mcount_counter_value_int_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => Mcount_counter_value_int_lut(0),
      O => Mcount_counter_value_int_cy(0)
    );
  Mcount_counter_value_int_xor_0_Q : XORCY
    port map (
      CI => N0,
      LI => Mcount_counter_value_int_lut(0),
      O => Result(0)
    );
  Mcount_counter_value_int_cy_1_Q : MUXCY
    port map (
      CI => Mcount_counter_value_int_cy(0),
      DI => N0,
      S => Mcount_counter_value_int_cy_1_rt_1994,
      O => Mcount_counter_value_int_cy(1)
    );
  Mcount_counter_value_int_xor_1_Q : XORCY
    port map (
      CI => Mcount_counter_value_int_cy(0),
      LI => Mcount_counter_value_int_cy_1_rt_1994,
      O => Result(1)
    );
  Mcount_counter_value_int_cy_2_Q : MUXCY
    port map (
      CI => Mcount_counter_value_int_cy(1),
      DI => N0,
      S => Mcount_counter_value_int_cy_2_rt_1996,
      O => Mcount_counter_value_int_cy(2)
    );
  Mcount_counter_value_int_xor_2_Q : XORCY
    port map (
      CI => Mcount_counter_value_int_cy(1),
      LI => Mcount_counter_value_int_cy_2_rt_1996,
      O => Result(2)
    );
  Mcount_counter_value_int_cy_3_Q : MUXCY
    port map (
      CI => Mcount_counter_value_int_cy(2),
      DI => N0,
      S => Mcount_counter_value_int_cy_3_rt_1998,
      O => Mcount_counter_value_int_cy(3)
    );
  Mcount_counter_value_int_xor_3_Q : XORCY
    port map (
      CI => Mcount_counter_value_int_cy(2),
      LI => Mcount_counter_value_int_cy_3_rt_1998,
      O => Result(3)
    );
  Mcount_counter_value_int_cy_4_Q : MUXCY
    port map (
      CI => Mcount_counter_value_int_cy(3),
      DI => N0,
      S => Mcount_counter_value_int_cy_4_rt_2000,
      O => Mcount_counter_value_int_cy(4)
    );
  Mcount_counter_value_int_xor_4_Q : XORCY
    port map (
      CI => Mcount_counter_value_int_cy(3),
      LI => Mcount_counter_value_int_cy_4_rt_2000,
      O => Result(4)
    );
  Mcount_counter_value_int_cy_5_Q : MUXCY
    port map (
      CI => Mcount_counter_value_int_cy(4),
      DI => N0,
      S => Mcount_counter_value_int_cy_5_rt_2002,
      O => Mcount_counter_value_int_cy(5)
    );
  Mcount_counter_value_int_xor_5_Q : XORCY
    port map (
      CI => Mcount_counter_value_int_cy(4),
      LI => Mcount_counter_value_int_cy_5_rt_2002,
      O => Result(5)
    );
  Mcount_counter_value_int_cy_6_Q : MUXCY
    port map (
      CI => Mcount_counter_value_int_cy(5),
      DI => N0,
      S => Mcount_counter_value_int_cy_6_rt_2004,
      O => Mcount_counter_value_int_cy(6)
    );
  Mcount_counter_value_int_xor_6_Q : XORCY
    port map (
      CI => Mcount_counter_value_int_cy(5),
      LI => Mcount_counter_value_int_cy_6_rt_2004,
      O => Result(6)
    );
  Mcount_counter_value_int_cy_7_Q : MUXCY
    port map (
      CI => Mcount_counter_value_int_cy(6),
      DI => N0,
      S => Mcount_counter_value_int_cy_7_rt_2006,
      O => Mcount_counter_value_int_cy(7)
    );
  Mcount_counter_value_int_xor_7_Q : XORCY
    port map (
      CI => Mcount_counter_value_int_cy(6),
      LI => Mcount_counter_value_int_cy_7_rt_2006,
      O => Result(7)
    );
  Mcount_counter_value_int_cy_8_Q : MUXCY
    port map (
      CI => Mcount_counter_value_int_cy(7),
      DI => N0,
      S => Mcount_counter_value_int_cy_8_rt_2008,
      O => Mcount_counter_value_int_cy(8)
    );
  Mcount_counter_value_int_xor_8_Q : XORCY
    port map (
      CI => Mcount_counter_value_int_cy(7),
      LI => Mcount_counter_value_int_cy_8_rt_2008,
      O => Result(8)
    );
  Mcount_counter_value_int_cy_9_Q : MUXCY
    port map (
      CI => Mcount_counter_value_int_cy(8),
      DI => N0,
      S => Mcount_counter_value_int_cy_9_rt_2010,
      O => Mcount_counter_value_int_cy(9)
    );
  Mcount_counter_value_int_xor_9_Q : XORCY
    port map (
      CI => Mcount_counter_value_int_cy(8),
      LI => Mcount_counter_value_int_cy_9_rt_2010,
      O => Result(9)
    );
  Mcount_counter_value_int_cy_10_Q : MUXCY
    port map (
      CI => Mcount_counter_value_int_cy(9),
      DI => N0,
      S => Mcount_counter_value_int_cy_10_rt_1992,
      O => Mcount_counter_value_int_cy(10)
    );
  Mcount_counter_value_int_xor_10_Q : XORCY
    port map (
      CI => Mcount_counter_value_int_cy(9),
      LI => Mcount_counter_value_int_cy_10_rt_1992,
      O => Result(10)
    );
  Mcount_counter_value_int_xor_11_Q : XORCY
    port map (
      CI => Mcount_counter_value_int_cy(10),
      LI => NlwRenamedSig_OI_counter_value_int(11),
      O => Result(11)
    );
  Mcount_counter_value_int_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_counter_value_int(1),
      O => Mcount_counter_value_int_cy_1_rt_1994
    );
  Mcount_counter_value_int_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_counter_value_int(2),
      O => Mcount_counter_value_int_cy_2_rt_1996
    );
  Mcount_counter_value_int_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_counter_value_int(3),
      O => Mcount_counter_value_int_cy_3_rt_1998
    );
  Mcount_counter_value_int_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_counter_value_int(4),
      O => Mcount_counter_value_int_cy_4_rt_2000
    );
  Mcount_counter_value_int_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_counter_value_int(5),
      O => Mcount_counter_value_int_cy_5_rt_2002
    );
  Mcount_counter_value_int_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_counter_value_int(6),
      O => Mcount_counter_value_int_cy_6_rt_2004
    );
  Mcount_counter_value_int_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_counter_value_int(7),
      O => Mcount_counter_value_int_cy_7_rt_2006
    );
  Mcount_counter_value_int_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_counter_value_int(8),
      O => Mcount_counter_value_int_cy_8_rt_2008
    );
  Mcount_counter_value_int_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_counter_value_int(9),
      O => Mcount_counter_value_int_cy_9_rt_2010
    );
  Mcount_counter_value_int_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_counter_value_int(10),
      O => Mcount_counter_value_int_cy_10_rt_1992
    );
  Mcount_counter_value_int_lut_0_INV_0 : INV
    port map (
      I => NlwRenamedSig_OI_counter_value_int(0),
      O => Mcount_counter_value_int_lut(0)
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity DMD_control is
  port (
    dmd_1080p_connected : in STD_LOGIC := 'X'; 
    system_clk : in STD_LOGIC := 'X'; 
    system_reset : in STD_LOGIC := 'X'; 
    dmd_get_row_data : out STD_LOGIC; 
    external_reset_enable : in STD_LOGIC := 'X'; 
    start_block_write : in STD_LOGIC := 'X'; 
    dmd_dvalid : out STD_LOGIC; 
    quarter_buss_connected : in STD_LOGIC := 'X'; 
    dmd_row_fifo_reset : in STD_LOGIC := 'X'; 
    ddc_init_active : in STD_LOGIC := 'X'; 
    gpio_external_reset : in STD_LOGIC := 'X'; 
    dmd_dout_a : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dmd_dout_b : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dmd_dout_c : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    dmd_dout_d : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    DMD_RowLoads : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    fifo_cd_data_out : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
    fifo_ab_data_out : in STD_LOGIC_VECTOR ( 127 downto 0 ) 
  );
end DMD_control;

architecture Structure of DMD_control is
  component counter_4096
    port (
      clk : in STD_LOGIC := 'X'; 
      rst : in STD_LOGIC := 'X'; 
      up_down : in STD_LOGIC := 'X'; 
      count : in STD_LOGIC := 'X'; 
      counter_value : out STD_LOGIC_VECTOR ( 11 downto 0 ) 
    );
  end component;
  signal C_BLOCK_WRITE_STATE_FSM_FFd1_2040 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd10_2041 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd10_In : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd2_2043 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd3_2044 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd4_2045 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd4_In : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd5_2047 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd5_In : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd6_2049 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd6_In : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd7_2051 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd7_In : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd8_2053 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd8_In : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd9_2055 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_FSM_FFd9_In : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_cmp_ge0000 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_cmp_ge0001 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_cmp_gt0000 : STD_LOGIC; 
  signal C_BLOCK_WRITE_STATE_cmp_gt0000226_2060 : STD_LOGIC; 
  signal Msub_rows_to_load_addsub0000_cy_0_rt_2078 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal N5 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal decrement_row_load_counter_2115 : STD_LOGIC; 
  signal decrement_row_load_counter_mux0000 : STD_LOGIC; 
  signal dmd_1080p_connected_1q_2118 : STD_LOGIC; 
  signal dmd_1080p_connected_2q_2119 : STD_LOGIC; 
  signal dmd_cd_and0000 : STD_LOGIC; 
  signal every_other_row_2122 : STD_LOGIC; 
  signal every_other_row_rstpot_2123 : STD_LOGIC; 
  signal NlwRenamedSig_OI_get_row_data : STD_LOGIC; 
  signal get_row_data_mux0002 : STD_LOGIC; 
  signal get_row_data_mux00021_2127 : STD_LOGIC; 
  signal get_row_data_mux00022_2128 : STD_LOGIC; 
  signal gpio_external_reset_1q_2130 : STD_LOGIC; 
  signal outclkphase_2131 : STD_LOGIC; 
  signal outclkphase_not0001 : STD_LOGIC; 
  signal row_write_pos_rst_2146 : STD_LOGIC; 
  signal row_write_pos_rst_mux0000 : STD_LOGIC; 
  signal row_write_pos_ud : STD_LOGIC; 
  signal rows_to_load_not0001 : STD_LOGIC; 
  signal Msub_rows_to_load_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Msub_rows_to_load_addsub0000_lut : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal row_write_pos_cnt : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal rows_to_load : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal rows_to_load_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal rows_to_load_mux0003 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
begin
  dmd_get_row_data <= NlwRenamedSig_OI_get_row_data;
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => row_write_pos_ud
    );
  decrement_row_load_counter : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => decrement_row_load_counter_mux0000,
      Q => decrement_row_load_counter_2115
    );
  dmd_1080p_connected_1q : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => dmd_1080p_connected,
      Q => dmd_1080p_connected_1q_2118
    );
  get_row_data : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => get_row_data_mux0002,
      Q => NlwRenamedSig_OI_get_row_data
    );
  outclkphase : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => outclkphase_not0001,
      Q => outclkphase_2131
    );
  gpio_external_reset_1q : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => gpio_external_reset,
      Q => gpio_external_reset_1q_2130
    );
  row_write_pos_rst : FDP
    port map (
      C => system_clk,
      D => row_write_pos_rst_mux0000,
      PRE => system_reset,
      Q => row_write_pos_rst_2146
    );
  rows_to_load_0 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(15),
      Q => rows_to_load(0)
    );
  rows_to_load_1 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(14),
      Q => rows_to_load(1)
    );
  rows_to_load_2 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(13),
      Q => rows_to_load(2)
    );
  rows_to_load_3 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(12),
      Q => rows_to_load(3)
    );
  rows_to_load_4 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(11),
      Q => rows_to_load(4)
    );
  rows_to_load_5 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(10),
      Q => rows_to_load(5)
    );
  rows_to_load_6 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(9),
      Q => rows_to_load(6)
    );
  rows_to_load_7 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(8),
      Q => rows_to_load(7)
    );
  rows_to_load_8 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(7),
      Q => rows_to_load(8)
    );
  rows_to_load_9 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(6),
      Q => rows_to_load(9)
    );
  rows_to_load_10 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(5),
      Q => rows_to_load(10)
    );
  rows_to_load_11 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(4),
      Q => rows_to_load(11)
    );
  rows_to_load_12 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(3),
      Q => rows_to_load(12)
    );
  rows_to_load_13 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(2),
      Q => rows_to_load(13)
    );
  rows_to_load_14 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(1),
      Q => rows_to_load(14)
    );
  rows_to_load_15 : FDCE
    port map (
      C => system_clk,
      CE => rows_to_load_not0001,
      CLR => system_reset,
      D => rows_to_load_mux0003(0),
      Q => rows_to_load(15)
    );
  dmd_1080p_connected_2q : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => dmd_1080p_connected_1q_2118,
      Q => dmd_1080p_connected_2q_2119
    );
  Msub_rows_to_load_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => row_write_pos_ud,
      DI => N0,
      S => Msub_rows_to_load_addsub0000_cy_0_rt_2078,
      O => Msub_rows_to_load_addsub0000_cy(0)
    );
  Msub_rows_to_load_addsub0000_xor_0_Q : XORCY
    port map (
      CI => row_write_pos_ud,
      LI => Msub_rows_to_load_addsub0000_cy_0_rt_2078,
      O => rows_to_load_addsub0000(0)
    );
  Msub_rows_to_load_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(0),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(1),
      O => Msub_rows_to_load_addsub0000_cy(1)
    );
  Msub_rows_to_load_addsub0000_xor_1_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(0),
      LI => Msub_rows_to_load_addsub0000_lut(1),
      O => rows_to_load_addsub0000(1)
    );
  Msub_rows_to_load_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(1),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(2),
      O => Msub_rows_to_load_addsub0000_cy(2)
    );
  Msub_rows_to_load_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(1),
      LI => Msub_rows_to_load_addsub0000_lut(2),
      O => rows_to_load_addsub0000(2)
    );
  Msub_rows_to_load_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(2),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(3),
      O => Msub_rows_to_load_addsub0000_cy(3)
    );
  Msub_rows_to_load_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(2),
      LI => Msub_rows_to_load_addsub0000_lut(3),
      O => rows_to_load_addsub0000(3)
    );
  Msub_rows_to_load_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(3),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(4),
      O => Msub_rows_to_load_addsub0000_cy(4)
    );
  Msub_rows_to_load_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(3),
      LI => Msub_rows_to_load_addsub0000_lut(4),
      O => rows_to_load_addsub0000(4)
    );
  Msub_rows_to_load_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(4),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(5),
      O => Msub_rows_to_load_addsub0000_cy(5)
    );
  Msub_rows_to_load_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(4),
      LI => Msub_rows_to_load_addsub0000_lut(5),
      O => rows_to_load_addsub0000(5)
    );
  Msub_rows_to_load_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(5),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(6),
      O => Msub_rows_to_load_addsub0000_cy(6)
    );
  Msub_rows_to_load_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(5),
      LI => Msub_rows_to_load_addsub0000_lut(6),
      O => rows_to_load_addsub0000(6)
    );
  Msub_rows_to_load_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(6),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(7),
      O => Msub_rows_to_load_addsub0000_cy(7)
    );
  Msub_rows_to_load_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(6),
      LI => Msub_rows_to_load_addsub0000_lut(7),
      O => rows_to_load_addsub0000(7)
    );
  Msub_rows_to_load_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(7),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(8),
      O => Msub_rows_to_load_addsub0000_cy(8)
    );
  Msub_rows_to_load_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(7),
      LI => Msub_rows_to_load_addsub0000_lut(8),
      O => rows_to_load_addsub0000(8)
    );
  Msub_rows_to_load_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(8),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(9),
      O => Msub_rows_to_load_addsub0000_cy(9)
    );
  Msub_rows_to_load_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(8),
      LI => Msub_rows_to_load_addsub0000_lut(9),
      O => rows_to_load_addsub0000(9)
    );
  Msub_rows_to_load_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(9),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(10),
      O => Msub_rows_to_load_addsub0000_cy(10)
    );
  Msub_rows_to_load_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(9),
      LI => Msub_rows_to_load_addsub0000_lut(10),
      O => rows_to_load_addsub0000(10)
    );
  Msub_rows_to_load_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(10),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(11),
      O => Msub_rows_to_load_addsub0000_cy(11)
    );
  Msub_rows_to_load_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(10),
      LI => Msub_rows_to_load_addsub0000_lut(11),
      O => rows_to_load_addsub0000(11)
    );
  Msub_rows_to_load_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(11),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(12),
      O => Msub_rows_to_load_addsub0000_cy(12)
    );
  Msub_rows_to_load_addsub0000_xor_12_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(11),
      LI => Msub_rows_to_load_addsub0000_lut(12),
      O => rows_to_load_addsub0000(12)
    );
  Msub_rows_to_load_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(12),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(13),
      O => Msub_rows_to_load_addsub0000_cy(13)
    );
  Msub_rows_to_load_addsub0000_xor_13_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(12),
      LI => Msub_rows_to_load_addsub0000_lut(13),
      O => rows_to_load_addsub0000(13)
    );
  Msub_rows_to_load_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(13),
      DI => row_write_pos_ud,
      S => Msub_rows_to_load_addsub0000_lut(14),
      O => Msub_rows_to_load_addsub0000_cy(14)
    );
  Msub_rows_to_load_addsub0000_xor_14_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(13),
      LI => Msub_rows_to_load_addsub0000_lut(14),
      O => rows_to_load_addsub0000(14)
    );
  Msub_rows_to_load_addsub0000_xor_15_Q : XORCY
    port map (
      CI => Msub_rows_to_load_addsub0000_cy(14),
      LI => Msub_rows_to_load_addsub0000_lut(15),
      O => rows_to_load_addsub0000(15)
    );
  C_BLOCK_WRITE_STATE_FSM_FFd4 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => system_clk,
      CLR => system_reset,
      D => C_BLOCK_WRITE_STATE_FSM_FFd4_In,
      Q => C_BLOCK_WRITE_STATE_FSM_FFd4_2045
    );
  C_BLOCK_WRITE_STATE_FSM_FFd5 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => system_clk,
      CLR => system_reset,
      D => C_BLOCK_WRITE_STATE_FSM_FFd5_In,
      Q => C_BLOCK_WRITE_STATE_FSM_FFd5_2047
    );
  C_BLOCK_WRITE_STATE_FSM_FFd8 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => system_clk,
      CLR => system_reset,
      D => C_BLOCK_WRITE_STATE_FSM_FFd8_In,
      Q => C_BLOCK_WRITE_STATE_FSM_FFd8_2053
    );
  C_BLOCK_WRITE_STATE_FSM_FFd6 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => system_clk,
      CLR => system_reset,
      D => C_BLOCK_WRITE_STATE_FSM_FFd6_In,
      Q => C_BLOCK_WRITE_STATE_FSM_FFd6_2049
    );
  C_BLOCK_WRITE_STATE_FSM_FFd7 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => system_clk,
      CLR => system_reset,
      D => C_BLOCK_WRITE_STATE_FSM_FFd7_In,
      Q => C_BLOCK_WRITE_STATE_FSM_FFd7_2051
    );
  C_BLOCK_WRITE_STATE_FSM_FFd9 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => system_clk,
      CLR => system_reset,
      D => C_BLOCK_WRITE_STATE_FSM_FFd9_In,
      Q => C_BLOCK_WRITE_STATE_FSM_FFd9_2055
    );
  C_BLOCK_WRITE_STATE_FSM_FFd10 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => system_clk,
      D => C_BLOCK_WRITE_STATE_FSM_FFd10_In,
      PRE => system_reset,
      Q => C_BLOCK_WRITE_STATE_FSM_FFd10_2041
    );
  C_BLOCK_WRITE_STATE_FSM_FFd3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => system_clk,
      CLR => system_reset,
      D => C_BLOCK_WRITE_STATE_FSM_FFd5_2047,
      Q => C_BLOCK_WRITE_STATE_FSM_FFd3_2044
    );
  C_BLOCK_WRITE_STATE_FSM_FFd2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => system_clk,
      CLR => system_reset,
      D => C_BLOCK_WRITE_STATE_FSM_FFd3_2044,
      Q => C_BLOCK_WRITE_STATE_FSM_FFd2_2043
    );
  C_BLOCK_WRITE_STATE_FSM_FFd1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => system_clk,
      CLR => system_reset,
      D => C_BLOCK_WRITE_STATE_FSM_FFd2_2043,
      Q => C_BLOCK_WRITE_STATE_FSM_FFd1_2040
    );
  DMD_row_write_possition_int : counter_4096
    port map (
      clk => system_clk,
      rst => row_write_pos_rst_2146,
      up_down => row_write_pos_ud,
      count => row_write_pos_ud,
      counter_value(11) => row_write_pos_cnt(11),
      counter_value(10) => row_write_pos_cnt(10),
      counter_value(9) => row_write_pos_cnt(9),
      counter_value(8) => row_write_pos_cnt(8),
      counter_value(7) => row_write_pos_cnt(7),
      counter_value(6) => row_write_pos_cnt(6),
      counter_value(5) => row_write_pos_cnt(5),
      counter_value(4) => row_write_pos_cnt(4),
      counter_value(3) => row_write_pos_cnt(3),
      counter_value(2) => row_write_pos_cnt(2),
      counter_value(1) => row_write_pos_cnt(1),
      counter_value(0) => row_write_pos_cnt(0)
    );
  C_BLOCK_WRITE_STATE_FSM_FFd7_In1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => outclkphase_2131,
      I1 => C_BLOCK_WRITE_STATE_FSM_FFd8_2053,
      O => C_BLOCK_WRITE_STATE_FSM_FFd7_In
    );
  C_BLOCK_WRITE_STATE_FSM_FFd10_In1 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => C_BLOCK_WRITE_STATE_FSM_FFd1_2040,
      I1 => ddc_init_active,
      I2 => C_BLOCK_WRITE_STATE_FSM_FFd10_2041,
      O => C_BLOCK_WRITE_STATE_FSM_FFd10_In
    );
  row_write_pos_rst_mux00001 : LUT5
    generic map(
      INIT => X"FFFFFF02"
    )
    port map (
      I0 => row_write_pos_rst_2146,
      I1 => C_BLOCK_WRITE_STATE_FSM_FFd6_2049,
      I2 => C_BLOCK_WRITE_STATE_FSM_FFd4_2045,
      I3 => C_BLOCK_WRITE_STATE_FSM_FFd7_2051,
      I4 => C_BLOCK_WRITE_STATE_FSM_FFd5_2047,
      O => row_write_pos_rst_mux0000
    );
  C_BLOCK_WRITE_STATE_FSM_FFd4_In1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => quarter_buss_connected,
      I1 => C_BLOCK_WRITE_STATE_FSM_FFd6_2049,
      O => C_BLOCK_WRITE_STATE_FSM_FFd4_In
    );
  C_BLOCK_WRITE_STATE_FSM_FFd9_In1 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => C_BLOCK_WRITE_STATE_FSM_FFd10_2041,
      I1 => ddc_init_active,
      I2 => C_BLOCK_WRITE_STATE_FSM_FFd9_2055,
      I3 => C_BLOCK_WRITE_STATE_cmp_gt0000,
      O => C_BLOCK_WRITE_STATE_FSM_FFd9_In
    );
  C_BLOCK_WRITE_STATE_FSM_FFd8_In1 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => C_BLOCK_WRITE_STATE_FSM_FFd9_2055,
      I1 => C_BLOCK_WRITE_STATE_cmp_gt0000,
      I2 => C_BLOCK_WRITE_STATE_FSM_FFd8_2053,
      I3 => outclkphase_2131,
      O => C_BLOCK_WRITE_STATE_FSM_FFd8_In
    );
  decrement_row_load_counter_mux00001 : LUT4
    generic map(
      INIT => X"A8F8"
    )
    port map (
      I0 => C_BLOCK_WRITE_STATE_FSM_FFd9_2055,
      I1 => C_BLOCK_WRITE_STATE_cmp_gt0000,
      I2 => decrement_row_load_counter_2115,
      I3 => C_BLOCK_WRITE_STATE_FSM_FFd8_2053,
      O => decrement_row_load_counter_mux0000
    );
  C_BLOCK_WRITE_STATE_FSM_FFd5_In1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => quarter_buss_connected,
      I1 => C_BLOCK_WRITE_STATE_cmp_ge0000,
      I2 => C_BLOCK_WRITE_STATE_FSM_FFd6_2049,
      I3 => C_BLOCK_WRITE_STATE_cmp_ge0001,
      I4 => C_BLOCK_WRITE_STATE_FSM_FFd4_2045,
      O => C_BLOCK_WRITE_STATE_FSM_FFd5_In
    );
  C_BLOCK_WRITE_STATE_FSM_FFd6_In1 : LUT6
    generic map(
      INIT => X"FFFFFFFF0F02FF02"
    )
    port map (
      I0 => C_BLOCK_WRITE_STATE_FSM_FFd6_2049,
      I1 => C_BLOCK_WRITE_STATE_cmp_ge0000,
      I2 => quarter_buss_connected,
      I3 => C_BLOCK_WRITE_STATE_FSM_FFd4_2045,
      I4 => C_BLOCK_WRITE_STATE_cmp_ge0001,
      I5 => C_BLOCK_WRITE_STATE_FSM_FFd7_2051,
      O => C_BLOCK_WRITE_STATE_FSM_FFd6_In
    );
  C_BLOCK_WRITE_STATE_cmp_ge00011_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFCFCFCF8"
    )
    port map (
      I0 => row_write_pos_cnt(3),
      I1 => row_write_pos_cnt(4),
      I2 => row_write_pos_cnt(11),
      I3 => row_write_pos_cnt(2),
      I4 => row_write_pos_cnt(1),
      I5 => row_write_pos_cnt(10),
      O => N01
    );
  C_BLOCK_WRITE_STATE_cmp_ge00011 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => row_write_pos_cnt(9),
      I1 => row_write_pos_cnt(8),
      I2 => row_write_pos_cnt(7),
      I3 => row_write_pos_cnt(6),
      I4 => row_write_pos_cnt(5),
      I5 => N01,
      O => C_BLOCK_WRITE_STATE_cmp_ge0001
    );
  C_BLOCK_WRITE_STATE_cmp_gt0000226 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rows_to_load(2),
      I1 => rows_to_load(3),
      I2 => rows_to_load(4),
      I3 => rows_to_load(5),
      I4 => rows_to_load(0),
      I5 => rows_to_load(1),
      O => C_BLOCK_WRITE_STATE_cmp_gt0000226_2060
    );
  C_BLOCK_WRITE_STATE_cmp_ge00001_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      I0 => row_write_pos_cnt(2),
      I1 => row_write_pos_cnt(1),
      I2 => row_write_pos_cnt(4),
      I3 => row_write_pos_cnt(3),
      I4 => row_write_pos_cnt(11),
      I5 => row_write_pos_cnt(10),
      O => N5
    );
  C_BLOCK_WRITE_STATE_cmp_ge00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => row_write_pos_cnt(9),
      I1 => row_write_pos_cnt(8),
      I2 => row_write_pos_cnt(7),
      I3 => row_write_pos_cnt(6),
      I4 => row_write_pos_cnt(5),
      I5 => N5,
      O => C_BLOCK_WRITE_STATE_cmp_ge0000
    );
  dmd_ab_cmp_eq00001_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => row_write_pos_cnt(4),
      I1 => row_write_pos_cnt(3),
      I2 => row_write_pos_cnt(11),
      I3 => row_write_pos_cnt(10),
      O => N7
    );
  dmd_ab_cmp_eq00001 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => row_write_pos_cnt(9),
      I1 => row_write_pos_cnt(8),
      I2 => row_write_pos_cnt(7),
      I3 => row_write_pos_cnt(6),
      I4 => row_write_pos_cnt(5),
      I5 => N7,
      O => dmd_cd_and0000
    );
  Msub_rows_to_load_addsub0000_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rows_to_load(0),
      O => Msub_rows_to_load_addsub0000_cy_0_rt_2078
    );
  every_other_row : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => every_other_row_rstpot_2123,
      Q => every_other_row_2122
    );
  every_other_row_mux0000_SW0_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => row_write_pos_cnt(1),
      I1 => row_write_pos_cnt(0),
      O => N11
    );
  every_other_row_rstpot : LUT6
    generic map(
      INIT => X"1C50505050505050"
    )
    port map (
      I0 => dmd_row_fifo_reset,
      I1 => row_write_pos_cnt(2),
      I2 => every_other_row_2122,
      I3 => dmd_1080p_connected_2q_2119,
      I4 => dmd_cd_and0000,
      I5 => N11,
      O => every_other_row_rstpot_2123
    );
  C_BLOCK_WRITE_STATE_cmp_gt0000237_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rows_to_load(14),
      I1 => rows_to_load(15),
      I2 => rows_to_load(6),
      I3 => rows_to_load(7),
      I4 => rows_to_load(8),
      I5 => rows_to_load(9),
      O => N13
    );
  C_BLOCK_WRITE_STATE_cmp_gt0000237 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => C_BLOCK_WRITE_STATE_cmp_gt0000226_2060,
      I1 => rows_to_load(10),
      I2 => rows_to_load(11),
      I3 => rows_to_load(12),
      I4 => rows_to_load(13),
      I5 => N13,
      O => C_BLOCK_WRITE_STATE_cmp_gt0000
    );
  rows_to_load_not00011 : LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
    port map (
      I0 => external_reset_enable,
      I1 => gpio_external_reset,
      I2 => gpio_external_reset_1q_2130,
      I3 => decrement_row_load_counter_2115,
      I4 => start_block_write,
      O => rows_to_load_not0001
    );
  rows_to_load_mux0003_15_1 : LUT6
    generic map(
      INIT => X"D8D8D8D8FFD8D8D8"
    )
    port map (
      I0 => start_block_write,
      I1 => DMD_RowLoads(0),
      I2 => rows_to_load_addsub0000(0),
      I3 => gpio_external_reset,
      I4 => external_reset_enable,
      I5 => gpio_external_reset_1q_2130,
      O => rows_to_load_mux0003(15)
    );
  rows_to_load_mux0003_0_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(15),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(15),
      O => rows_to_load_mux0003(0)
    );
  rows_to_load_mux0003_1_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(14),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(14),
      O => rows_to_load_mux0003(1)
    );
  rows_to_load_mux0003_2_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(13),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(13),
      O => rows_to_load_mux0003(2)
    );
  rows_to_load_mux0003_3_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(12),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(12),
      O => rows_to_load_mux0003(3)
    );
  rows_to_load_mux0003_4_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(11),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(11),
      O => rows_to_load_mux0003(4)
    );
  rows_to_load_mux0003_5_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(10),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(10),
      O => rows_to_load_mux0003(5)
    );
  rows_to_load_mux0003_6_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(9),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(9),
      O => rows_to_load_mux0003(6)
    );
  rows_to_load_mux0003_7_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(8),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(8),
      O => rows_to_load_mux0003(7)
    );
  rows_to_load_mux0003_8_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(7),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(7),
      O => rows_to_load_mux0003(8)
    );
  rows_to_load_mux0003_9_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(6),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(6),
      O => rows_to_load_mux0003(9)
    );
  rows_to_load_mux0003_10_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(5),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(5),
      O => rows_to_load_mux0003(10)
    );
  rows_to_load_mux0003_11_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(4),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(4),
      O => rows_to_load_mux0003(11)
    );
  rows_to_load_mux0003_12_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(3),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(3),
      O => rows_to_load_mux0003(12)
    );
  rows_to_load_mux0003_13_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(2),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(2),
      O => rows_to_load_mux0003(13)
    );
  rows_to_load_mux0003_14_1 : LUT6
    generic map(
      INIT => X"EE0EEEEE44044444"
    )
    port map (
      I0 => start_block_write,
      I1 => rows_to_load_addsub0000(1),
      I2 => external_reset_enable,
      I3 => gpio_external_reset_1q_2130,
      I4 => gpio_external_reset,
      I5 => DMD_RowLoads(1),
      O => rows_to_load_mux0003(14)
    );
  Msub_rows_to_load_addsub0000_lut_1_INV_0 : INV
    port map (
      I => rows_to_load(1),
      O => Msub_rows_to_load_addsub0000_lut(1)
    );
  Msub_rows_to_load_addsub0000_lut_2_INV_0 : INV
    port map (
      I => rows_to_load(2),
      O => Msub_rows_to_load_addsub0000_lut(2)
    );
  Msub_rows_to_load_addsub0000_lut_3_INV_0 : INV
    port map (
      I => rows_to_load(3),
      O => Msub_rows_to_load_addsub0000_lut(3)
    );
  Msub_rows_to_load_addsub0000_lut_4_INV_0 : INV
    port map (
      I => rows_to_load(4),
      O => Msub_rows_to_load_addsub0000_lut(4)
    );
  Msub_rows_to_load_addsub0000_lut_5_INV_0 : INV
    port map (
      I => rows_to_load(5),
      O => Msub_rows_to_load_addsub0000_lut(5)
    );
  Msub_rows_to_load_addsub0000_lut_6_INV_0 : INV
    port map (
      I => rows_to_load(6),
      O => Msub_rows_to_load_addsub0000_lut(6)
    );
  Msub_rows_to_load_addsub0000_lut_7_INV_0 : INV
    port map (
      I => rows_to_load(7),
      O => Msub_rows_to_load_addsub0000_lut(7)
    );
  Msub_rows_to_load_addsub0000_lut_8_INV_0 : INV
    port map (
      I => rows_to_load(8),
      O => Msub_rows_to_load_addsub0000_lut(8)
    );
  Msub_rows_to_load_addsub0000_lut_9_INV_0 : INV
    port map (
      I => rows_to_load(9),
      O => Msub_rows_to_load_addsub0000_lut(9)
    );
  Msub_rows_to_load_addsub0000_lut_10_INV_0 : INV
    port map (
      I => rows_to_load(10),
      O => Msub_rows_to_load_addsub0000_lut(10)
    );
  Msub_rows_to_load_addsub0000_lut_11_INV_0 : INV
    port map (
      I => rows_to_load(11),
      O => Msub_rows_to_load_addsub0000_lut(11)
    );
  Msub_rows_to_load_addsub0000_lut_12_INV_0 : INV
    port map (
      I => rows_to_load(12),
      O => Msub_rows_to_load_addsub0000_lut(12)
    );
  Msub_rows_to_load_addsub0000_lut_13_INV_0 : INV
    port map (
      I => rows_to_load(13),
      O => Msub_rows_to_load_addsub0000_lut(13)
    );
  Msub_rows_to_load_addsub0000_lut_14_INV_0 : INV
    port map (
      I => rows_to_load(14),
      O => Msub_rows_to_load_addsub0000_lut(14)
    );
  Msub_rows_to_load_addsub0000_lut_15_INV_0 : INV
    port map (
      I => rows_to_load(15),
      O => Msub_rows_to_load_addsub0000_lut(15)
    );
  outclkphase_not00011_INV_0 : INV
    port map (
      I => outclkphase_2131,
      O => outclkphase_not0001
    );
  get_row_data_mux00021 : LUT5
    generic map(
      INIT => X"FF13FF33"
    )
    port map (
      I0 => dmd_1080p_connected_2q_2119,
      I1 => quarter_buss_connected,
      I2 => every_other_row_2122,
      I3 => C_BLOCK_WRITE_STATE_FSM_FFd4_2045,
      I4 => C_BLOCK_WRITE_STATE_cmp_ge0000,
      O => get_row_data_mux00021_2127
    );
  get_row_data_mux00022 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => C_BLOCK_WRITE_STATE_FSM_FFd4_2045,
      I1 => NlwRenamedSig_OI_get_row_data,
      I2 => C_BLOCK_WRITE_STATE_FSM_FFd5_2047,
      O => get_row_data_mux00022_2128
    );
  get_row_data_mux0002_f7 : MUXF7
    port map (
      I0 => get_row_data_mux00022_2128,
      I1 => get_row_data_mux00021_2127,
      S => C_BLOCK_WRITE_STATE_FSM_FFd6_2049,
      O => get_row_data_mux0002
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity cnts is
  port (
    appsfpga_io_cnthalt_q : in STD_LOGIC := 'X'; 
    clk_g : in STD_LOGIC := 'X'; 
    locked_init_rstz_gq : in STD_LOGIC := 'X'; 
    cnts_active_cnten_q : out STD_LOGIC; 
    dvalid_space_info : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    cnts_pattern_cnt_q : out STD_LOGIC_VECTOR ( 26 downto 0 ); 
    cnts_active_cnt_q : out STD_LOGIC_VECTOR ( 4 downto 0 ); 
    in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end cnts;

architecture Structure of cnts is
  signal Mcount_pattern_cnt : STD_LOGIC; 
  signal Mcount_pattern_cnt1 : STD_LOGIC; 
  signal Mcount_pattern_cnt10 : STD_LOGIC; 
  signal Mcount_pattern_cnt2 : STD_LOGIC; 
  signal Mcount_pattern_cnt3 : STD_LOGIC; 
  signal Mcount_pattern_cnt4 : STD_LOGIC; 
  signal Mcount_pattern_cnt5 : STD_LOGIC; 
  signal Mcount_pattern_cnt6 : STD_LOGIC; 
  signal Mcount_pattern_cnt7 : STD_LOGIC; 
  signal Mcount_pattern_cnt8 : STD_LOGIC; 
  signal Mcount_pattern_cnt9 : STD_LOGIC; 
  signal Mshreg_reset_del_q_3_1937 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal active_clks_Acst_inv : STD_LOGIC; 
  signal active_clks_Acst_inv_shift1_1946 : STD_LOGIC; 
  signal active_clks_Acst_inv_shift2_1947 : STD_LOGIC; 
  signal active_clks_Acst_inv_shift3_1948 : STD_LOGIC; 
  signal active_cnt_not0002 : STD_LOGIC; 
  signal active_cnten_1964 : STD_LOGIC; 
  signal appsfpga_io_cnthalt_qq_cmp_eq0001 : STD_LOGIC; 
  signal pattern_cnt_not0001 : STD_LOGIC; 
  signal pattern_cnten_1985 : STD_LOGIC; 
  signal pattern_cnten_mux0002 : STD_LOGIC; 
  signal reset_del_q_31_1988 : STD_LOGIC; 
  signal reset_del_q_311_1989 : STD_LOGIC; 
  signal NLW_Mshreg_reset_del_q_3_Q15_UNCONNECTED : STD_LOGIC; 
  signal Mcount_pattern_cnt_cy : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Mcount_pattern_cnt_lut : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal active_clks : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal active_clks_mux0003 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal active_cnt : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal active_cnt_mux0000 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal NlwRenamedSig_OI_dvalid_space_info : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal NlwRenamedSig_OI_pattern_cnt : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal reset_del_q : STD_LOGIC_VECTOR ( 3 downto 3 ); 
begin
  dvalid_space_info(3) <= NlwRenamedSig_OI_dvalid_space_info(0);
  dvalid_space_info(2) <= NlwRenamedSig_OI_dvalid_space_info(0);
  dvalid_space_info(1) <= NlwRenamedSig_OI_dvalid_space_info(0);
  dvalid_space_info(0) <= NlwRenamedSig_OI_dvalid_space_info(0);
  cnts_pattern_cnt_q(10) <= NlwRenamedSig_OI_pattern_cnt(10);
  cnts_pattern_cnt_q(9) <= NlwRenamedSig_OI_pattern_cnt(9);
  cnts_pattern_cnt_q(8) <= NlwRenamedSig_OI_pattern_cnt(8);
  cnts_pattern_cnt_q(7) <= NlwRenamedSig_OI_pattern_cnt(7);
  cnts_pattern_cnt_q(6) <= NlwRenamedSig_OI_pattern_cnt(6);
  cnts_pattern_cnt_q(5) <= NlwRenamedSig_OI_pattern_cnt(5);
  cnts_pattern_cnt_q(4) <= NlwRenamedSig_OI_pattern_cnt(4);
  cnts_pattern_cnt_q(3) <= NlwRenamedSig_OI_pattern_cnt(3);
  cnts_pattern_cnt_q(2) <= NlwRenamedSig_OI_pattern_cnt(2);
  cnts_pattern_cnt_q(1) <= NlwRenamedSig_OI_pattern_cnt(1);
  cnts_pattern_cnt_q(0) <= NlwRenamedSig_OI_pattern_cnt(0);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_dvalid_space_info(0)
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  pattern_cnten : FDC
    port map (
      C => clk_g,
      CLR => active_clks_Acst_inv,
      D => pattern_cnten_mux0002,
      Q => pattern_cnten_1985
    );
  active_cnt_0 : FDCE
    port map (
      C => clk_g,
      CE => active_cnt_not0002,
      CLR => active_clks_Acst_inv,
      D => active_cnt_mux0000(4),
      Q => active_cnt(0)
    );
  active_cnt_1 : FDCE
    port map (
      C => clk_g,
      CE => active_cnt_not0002,
      CLR => active_clks_Acst_inv,
      D => active_cnt_mux0000(3),
      Q => active_cnt(1)
    );
  active_cnt_2 : FDCE
    port map (
      C => clk_g,
      CE => active_cnt_not0002,
      CLR => active_clks_Acst_inv,
      D => active_cnt_mux0000(2),
      Q => active_cnt(2)
    );
  active_cnt_3 : FDCE
    port map (
      C => clk_g,
      CE => active_cnt_not0002,
      CLR => active_clks_Acst_inv,
      D => active_cnt_mux0000(1),
      Q => active_cnt(3)
    );
  active_cnt_4 : FDCE
    port map (
      C => clk_g,
      CE => active_cnt_not0002,
      CLR => active_clks_Acst_inv,
      D => active_cnt_mux0000(0),
      Q => active_cnt(4)
    );
  active_cnten : FDC
    port map (
      C => clk_g,
      CLR => active_clks_Acst_inv,
      D => reset_del_q(3),
      Q => active_cnten_1964
    );
  Mcount_pattern_cnt_cy_0_Q : MUXCY
    port map (
      CI => reset_del_q(3),
      DI => NlwRenamedSig_OI_dvalid_space_info(0),
      S => Mcount_pattern_cnt_lut(0),
      O => Mcount_pattern_cnt_cy(0)
    );
  Mcount_pattern_cnt_xor_0_Q : XORCY
    port map (
      CI => reset_del_q(3),
      LI => Mcount_pattern_cnt_lut(0),
      O => Mcount_pattern_cnt
    );
  Mcount_pattern_cnt_cy_1_Q : MUXCY
    port map (
      CI => Mcount_pattern_cnt_cy(0),
      DI => NlwRenamedSig_OI_dvalid_space_info(0),
      S => Mcount_pattern_cnt_lut(1),
      O => Mcount_pattern_cnt_cy(1)
    );
  Mcount_pattern_cnt_xor_1_Q : XORCY
    port map (
      CI => Mcount_pattern_cnt_cy(0),
      LI => Mcount_pattern_cnt_lut(1),
      O => Mcount_pattern_cnt1
    );
  Mcount_pattern_cnt_cy_2_Q : MUXCY
    port map (
      CI => Mcount_pattern_cnt_cy(1),
      DI => NlwRenamedSig_OI_dvalid_space_info(0),
      S => Mcount_pattern_cnt_lut(2),
      O => Mcount_pattern_cnt_cy(2)
    );
  Mcount_pattern_cnt_xor_2_Q : XORCY
    port map (
      CI => Mcount_pattern_cnt_cy(1),
      LI => Mcount_pattern_cnt_lut(2),
      O => Mcount_pattern_cnt2
    );
  Mcount_pattern_cnt_cy_3_Q : MUXCY
    port map (
      CI => Mcount_pattern_cnt_cy(2),
      DI => NlwRenamedSig_OI_dvalid_space_info(0),
      S => Mcount_pattern_cnt_lut(3),
      O => Mcount_pattern_cnt_cy(3)
    );
  Mcount_pattern_cnt_xor_3_Q : XORCY
    port map (
      CI => Mcount_pattern_cnt_cy(2),
      LI => Mcount_pattern_cnt_lut(3),
      O => Mcount_pattern_cnt3
    );
  Mcount_pattern_cnt_cy_4_Q : MUXCY
    port map (
      CI => Mcount_pattern_cnt_cy(3),
      DI => NlwRenamedSig_OI_dvalid_space_info(0),
      S => Mcount_pattern_cnt_lut(4),
      O => Mcount_pattern_cnt_cy(4)
    );
  Mcount_pattern_cnt_xor_4_Q : XORCY
    port map (
      CI => Mcount_pattern_cnt_cy(3),
      LI => Mcount_pattern_cnt_lut(4),
      O => Mcount_pattern_cnt4
    );
  Mcount_pattern_cnt_cy_5_Q : MUXCY
    port map (
      CI => Mcount_pattern_cnt_cy(4),
      DI => NlwRenamedSig_OI_dvalid_space_info(0),
      S => Mcount_pattern_cnt_lut(5),
      O => Mcount_pattern_cnt_cy(5)
    );
  Mcount_pattern_cnt_xor_5_Q : XORCY
    port map (
      CI => Mcount_pattern_cnt_cy(4),
      LI => Mcount_pattern_cnt_lut(5),
      O => Mcount_pattern_cnt5
    );
  Mcount_pattern_cnt_cy_6_Q : MUXCY
    port map (
      CI => Mcount_pattern_cnt_cy(5),
      DI => NlwRenamedSig_OI_dvalid_space_info(0),
      S => Mcount_pattern_cnt_lut(6),
      O => Mcount_pattern_cnt_cy(6)
    );
  Mcount_pattern_cnt_xor_6_Q : XORCY
    port map (
      CI => Mcount_pattern_cnt_cy(5),
      LI => Mcount_pattern_cnt_lut(6),
      O => Mcount_pattern_cnt6
    );
  Mcount_pattern_cnt_cy_7_Q : MUXCY
    port map (
      CI => Mcount_pattern_cnt_cy(6),
      DI => NlwRenamedSig_OI_dvalid_space_info(0),
      S => Mcount_pattern_cnt_lut(7),
      O => Mcount_pattern_cnt_cy(7)
    );
  Mcount_pattern_cnt_xor_7_Q : XORCY
    port map (
      CI => Mcount_pattern_cnt_cy(6),
      LI => Mcount_pattern_cnt_lut(7),
      O => Mcount_pattern_cnt7
    );
  Mcount_pattern_cnt_cy_8_Q : MUXCY
    port map (
      CI => Mcount_pattern_cnt_cy(7),
      DI => NlwRenamedSig_OI_dvalid_space_info(0),
      S => Mcount_pattern_cnt_lut(8),
      O => Mcount_pattern_cnt_cy(8)
    );
  Mcount_pattern_cnt_xor_8_Q : XORCY
    port map (
      CI => Mcount_pattern_cnt_cy(7),
      LI => Mcount_pattern_cnt_lut(8),
      O => Mcount_pattern_cnt8
    );
  Mcount_pattern_cnt_cy_9_Q : MUXCY
    port map (
      CI => Mcount_pattern_cnt_cy(8),
      DI => NlwRenamedSig_OI_dvalid_space_info(0),
      S => Mcount_pattern_cnt_lut(9),
      O => Mcount_pattern_cnt_cy(9)
    );
  Mcount_pattern_cnt_xor_9_Q : XORCY
    port map (
      CI => Mcount_pattern_cnt_cy(8),
      LI => Mcount_pattern_cnt_lut(9),
      O => Mcount_pattern_cnt9
    );
  Mcount_pattern_cnt_xor_10_Q : XORCY
    port map (
      CI => Mcount_pattern_cnt_cy(9),
      LI => Mcount_pattern_cnt_lut(10),
      O => Mcount_pattern_cnt10
    );
  pattern_cnt_0 : FDCE
    port map (
      C => clk_g,
      CE => pattern_cnt_not0001,
      CLR => active_clks_Acst_inv,
      D => Mcount_pattern_cnt,
      Q => NlwRenamedSig_OI_pattern_cnt(0)
    );
  pattern_cnt_1 : FDCE
    port map (
      C => clk_g,
      CE => pattern_cnt_not0001,
      CLR => active_clks_Acst_inv,
      D => Mcount_pattern_cnt1,
      Q => NlwRenamedSig_OI_pattern_cnt(1)
    );
  pattern_cnt_2 : FDCE
    port map (
      C => clk_g,
      CE => pattern_cnt_not0001,
      CLR => active_clks_Acst_inv,
      D => Mcount_pattern_cnt2,
      Q => NlwRenamedSig_OI_pattern_cnt(2)
    );
  pattern_cnt_3 : FDCE
    port map (
      C => clk_g,
      CE => pattern_cnt_not0001,
      CLR => active_clks_Acst_inv,
      D => Mcount_pattern_cnt3,
      Q => NlwRenamedSig_OI_pattern_cnt(3)
    );
  pattern_cnt_4 : FDCE
    port map (
      C => clk_g,
      CE => pattern_cnt_not0001,
      CLR => active_clks_Acst_inv,
      D => Mcount_pattern_cnt4,
      Q => NlwRenamedSig_OI_pattern_cnt(4)
    );
  pattern_cnt_5 : FDCE
    port map (
      C => clk_g,
      CE => pattern_cnt_not0001,
      CLR => active_clks_Acst_inv,
      D => Mcount_pattern_cnt5,
      Q => NlwRenamedSig_OI_pattern_cnt(5)
    );
  pattern_cnt_6 : FDCE
    port map (
      C => clk_g,
      CE => pattern_cnt_not0001,
      CLR => active_clks_Acst_inv,
      D => Mcount_pattern_cnt6,
      Q => NlwRenamedSig_OI_pattern_cnt(6)
    );
  pattern_cnt_7 : FDCE
    port map (
      C => clk_g,
      CE => pattern_cnt_not0001,
      CLR => active_clks_Acst_inv,
      D => Mcount_pattern_cnt7,
      Q => NlwRenamedSig_OI_pattern_cnt(7)
    );
  pattern_cnt_8 : FDCE
    port map (
      C => clk_g,
      CE => pattern_cnt_not0001,
      CLR => active_clks_Acst_inv,
      D => Mcount_pattern_cnt8,
      Q => NlwRenamedSig_OI_pattern_cnt(8)
    );
  pattern_cnt_9 : FDCE
    port map (
      C => clk_g,
      CE => pattern_cnt_not0001,
      CLR => active_clks_Acst_inv,
      D => Mcount_pattern_cnt9,
      Q => NlwRenamedSig_OI_pattern_cnt(9)
    );
  pattern_cnt_10 : FDCE
    port map (
      C => clk_g,
      CE => pattern_cnt_not0001,
      CLR => active_clks_Acst_inv,
      D => Mcount_pattern_cnt10,
      Q => NlwRenamedSig_OI_pattern_cnt(10)
    );
  active_clks_4 : FDC
    port map (
      C => clk_g,
      CLR => active_clks_Acst_inv,
      D => active_clks_mux0003(0),
      Q => active_clks(4)
    );
  active_clks_3 : FDC
    port map (
      C => clk_g,
      CLR => active_clks_Acst_inv,
      D => active_clks_mux0003(1),
      Q => active_clks(3)
    );
  active_clks_1 : FDP
    port map (
      C => clk_g,
      D => active_clks_mux0003(3),
      PRE => active_clks_Acst_inv,
      Q => active_clks(1)
    );
  active_clks_2 : FDP
    port map (
      C => clk_g,
      D => active_clks_mux0003(2),
      PRE => active_clks_Acst_inv,
      Q => active_clks(2)
    );
  active_cnt_mux0000_4_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => active_cnt(0),
      O => active_cnt_mux0000(4)
    );
  active_clks_mux0003_2_1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(1),
      I2 => in_dmd_type(0),
      O => active_clks_mux0003(2)
    );
  active_clks_mux0003_1_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => in_dmd_type(3),
      I1 => in_dmd_type(2),
      I2 => in_dmd_type(1),
      O => active_clks_mux0003(1)
    );
  active_clks_mux0003_3_1 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => in_dmd_type(3),
      I1 => in_dmd_type(2),
      I2 => in_dmd_type(1),
      I3 => in_dmd_type(0),
      O => active_clks_mux0003(3)
    );
  active_clks_mux0003_0_1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(0),
      I2 => in_dmd_type(3),
      I3 => in_dmd_type(1),
      O => active_clks_mux0003(0)
    );
  pattern_cnt_not00011 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => pattern_cnten_1985,
      O => pattern_cnt_not0001
    );
  pattern_cnten_mux00021 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => appsfpga_io_cnthalt_qq_cmp_eq0001,
      O => pattern_cnten_mux0002
    );
  active_cnt_mux0000_3_1 : LUT4
    generic map(
      INIT => X"0440"
    )
    port map (
      I0 => appsfpga_io_cnthalt_qq_cmp_eq0001,
      I1 => reset_del_q(3),
      I2 => active_cnt(0),
      I3 => active_cnt(1),
      O => active_cnt_mux0000(3)
    );
  active_cnt_mux0000_2_1 : LUT5
    generic map(
      INIT => X"04404400"
    )
    port map (
      I0 => appsfpga_io_cnthalt_qq_cmp_eq0001,
      I1 => reset_del_q(3),
      I2 => active_cnt(0),
      I3 => active_cnt(2),
      I4 => active_cnt(1),
      O => active_cnt_mux0000(2)
    );
  active_cnt_mux0000_1_1 : LUT6
    generic map(
      INIT => X"0440404040404040"
    )
    port map (
      I0 => appsfpga_io_cnthalt_qq_cmp_eq0001,
      I1 => reset_del_q(3),
      I2 => active_cnt(3),
      I3 => active_cnt(0),
      I4 => active_cnt(1),
      I5 => active_cnt(2),
      O => active_cnt_mux0000(1)
    );
  active_cnt_not00021 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => appsfpga_io_cnthalt_qq_cmp_eq0001,
      I1 => active_cnten_1964,
      I2 => reset_del_q(3),
      O => active_cnt_not0002
    );
  appsfpga_io_cnthalt_qq_cmp_eq00015_SW0 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => active_cnt(2),
      I1 => active_clks(2),
      I2 => active_cnt(1),
      I3 => active_clks(1),
      O => N0
    );
  appsfpga_io_cnthalt_qq_cmp_eq00015 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => active_clks(4),
      I1 => active_clks(3),
      I2 => active_cnt(4),
      I3 => active_cnt(3),
      I4 => active_cnt(0),
      I5 => N0,
      O => appsfpga_io_cnthalt_qq_cmp_eq0001
    );
  active_cnt_mux0000_0_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => active_cnt(0),
      I1 => active_cnt(1),
      O => N2
    );
  active_cnt_mux0000_0_Q : LUT6
    generic map(
      INIT => X"0088008800480088"
    )
    port map (
      I0 => active_cnt(4),
      I1 => reset_del_q(3),
      I2 => active_cnt(2),
      I3 => appsfpga_io_cnthalt_qq_cmp_eq0001,
      I4 => active_cnt(3),
      I5 => N2,
      O => active_cnt_mux0000(0)
    );
  Mcount_pattern_cnt_lut_0_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => NlwRenamedSig_OI_pattern_cnt(0),
      O => Mcount_pattern_cnt_lut(0)
    );
  Mcount_pattern_cnt_lut_1_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => NlwRenamedSig_OI_pattern_cnt(1),
      O => Mcount_pattern_cnt_lut(1)
    );
  Mcount_pattern_cnt_lut_2_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => NlwRenamedSig_OI_pattern_cnt(2),
      O => Mcount_pattern_cnt_lut(2)
    );
  Mcount_pattern_cnt_lut_3_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => NlwRenamedSig_OI_pattern_cnt(3),
      O => Mcount_pattern_cnt_lut(3)
    );
  Mcount_pattern_cnt_lut_4_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => NlwRenamedSig_OI_pattern_cnt(4),
      O => Mcount_pattern_cnt_lut(4)
    );
  Mcount_pattern_cnt_lut_5_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => NlwRenamedSig_OI_pattern_cnt(5),
      O => Mcount_pattern_cnt_lut(5)
    );
  Mcount_pattern_cnt_lut_6_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => NlwRenamedSig_OI_pattern_cnt(6),
      O => Mcount_pattern_cnt_lut(6)
    );
  Mcount_pattern_cnt_lut_7_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => NlwRenamedSig_OI_pattern_cnt(7),
      O => Mcount_pattern_cnt_lut(7)
    );
  Mcount_pattern_cnt_lut_8_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => NlwRenamedSig_OI_pattern_cnt(8),
      O => Mcount_pattern_cnt_lut(8)
    );
  Mcount_pattern_cnt_lut_9_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => NlwRenamedSig_OI_pattern_cnt(9),
      O => Mcount_pattern_cnt_lut(9)
    );
  Mcount_pattern_cnt_lut_10_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q(3),
      I1 => NlwRenamedSig_OI_pattern_cnt(10),
      O => Mcount_pattern_cnt_lut(10)
    );
  active_clks_Acst_inv1_INV_0 : INV
    port map (
      I => locked_init_rstz_gq,
      O => active_clks_Acst_inv
    );
  Mshreg_reset_del_q_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N1,
      A1 => NlwRenamedSig_OI_dvalid_space_info(0),
      A2 => NlwRenamedSig_OI_dvalid_space_info(0),
      A3 => NlwRenamedSig_OI_dvalid_space_info(0),
      CE => N1,
      CLK => clk_g,
      D => N1,
      Q => Mshreg_reset_del_q_3_1937,
      Q15 => NLW_Mshreg_reset_del_q_3_Q15_UNCONNECTED
    );
  reset_del_q_31 : FDE
    port map (
      C => clk_g,
      CE => N1,
      D => Mshreg_reset_del_q_3_1937,
      Q => reset_del_q_31_1988
    );
  active_clks_Acst_inv_shift1 : FDCE
    port map (
      C => clk_g,
      CE => N1,
      CLR => active_clks_Acst_inv,
      D => N1,
      Q => active_clks_Acst_inv_shift1_1946
    );
  active_clks_Acst_inv_shift2 : FDCE
    port map (
      C => clk_g,
      CE => N1,
      CLR => active_clks_Acst_inv,
      D => active_clks_Acst_inv_shift1_1946,
      Q => active_clks_Acst_inv_shift2_1947
    );
  active_clks_Acst_inv_shift3 : FDCE
    port map (
      C => clk_g,
      CE => N1,
      CLR => active_clks_Acst_inv,
      D => active_clks_Acst_inv_shift2_1947,
      Q => active_clks_Acst_inv_shift3_1948
    );
  reset_del_q_311 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reset_del_q_31_1988,
      I1 => active_clks_Acst_inv_shift3_1948,
      O => reset_del_q_311_1989
    );
  reset_del_q_3 : FDCE
    port map (
      C => clk_g,
      CE => N1,
      CLR => active_clks_Acst_inv,
      D => reset_del_q_311_1989,
      Q => reset_del_q(3)
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity D4100_registers is
  port (
    DMD_ns_flip : out STD_LOGIC; 
    switch_en : out STD_LOGIC; 
    GPIO_reset_complete : out STD_LOGIC; 
    DMD_wdt : out STD_LOGIC; 
    system_clk : in STD_LOGIC := 'X'; 
    dmd_write_block : out STD_LOGIC; 
    system_reset : in STD_LOGIC := 'X'; 
    DMD_comp_data : out STD_LOGIC; 
    fifo_reset : out STD_LOGIC; 
    external_reset_enable : out STD_LOGIC; 
    write_reg_vail : in STD_LOGIC := 'X'; 
    DMD_pwr_float : out STD_LOGIC; 
    DMD_step_vcc : out STD_LOGIC; 
    tpg_en : out STD_LOGIC; 
    pattern_force : out STD_LOGIC; 
    DMD_rst2blkz : out STD_LOGIC; 
    load4_en : out STD_LOGIC; 
    gpio_external_reset : in STD_LOGIC := 'X'; 
    pattern_nmbr : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    DMD_row_ad : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
    update_mode : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    gpio_out : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    swtch_override_val : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    DMD_row_md : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    DMD_RowLoads : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    DMD_blk_ad : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    reg_read_data : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    DMD_blk_md : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    num_patterns : out STD_LOGIC_VECTOR ( 14 downto 0 ); 
    reg_address : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dvalid_space_info : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    BUILD_NUMBER : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    gpio_in : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    reg_write_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    pll_speed_info : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    DMD_type : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    DDC_version : in STD_LOGIC_VECTOR ( 2 downto 0 ) 
  );
end D4100_registers;

architecture Structure of D4100_registers is
  signal DMD_RowLoads_1_not0001 : STD_LOGIC; 
  signal DMD_blk_ad_1_not0001 : STD_LOGIC; 
  signal DMD_blk_md_1_not0001 : STD_LOGIC; 
  signal NlwRenamedSig_OI_DMD_comp_data_1 : STD_LOGIC; 
  signal NlwRenamedSig_OI_DMD_ext_reset_1 : STD_LOGIC; 
  signal DMD_ext_reset_1q_1635 : STD_LOGIC; 
  signal NlwRenamedSig_OI_DMD_ns_flip_1 : STD_LOGIC; 
  signal DMD_ns_flip_1_not0001 : STD_LOGIC; 
  signal NlwRenamedSig_OI_DMD_pwr_float_1 : STD_LOGIC; 
  signal DMD_row_ad_1_not0001 : STD_LOGIC; 
  signal DMD_row_md_1_not0001 : STD_LOGIC; 
  signal NlwRenamedSig_OI_DMD_rst2blkz_1 : STD_LOGIC; 
  signal NlwRenamedSig_OI_DMD_step_vcc_1 : STD_LOGIC; 
  signal NlwRenamedSig_OI_DMD_wdt_1 : STD_LOGIC; 
  signal GPIO_reset_complete_1_1661 : STD_LOGIC; 
  signal GPIO_reset_complete_1_rstpot_1662 : STD_LOGIC; 
  signal GPIO_reset_complete_1q_1663 : STD_LOGIC; 
  signal NlwRenamedSig_OI_GPIO_reset_complete_f : STD_LOGIC; 
  signal GPIO_reset_complete_f_cmp_gt0000 : STD_LOGIC; 
  signal GPIO_reset_complete_f_rstpot_1666 : STD_LOGIC; 
  signal Mcount_reset_complete_count : STD_LOGIC; 
  signal Mcount_reset_complete_count1 : STD_LOGIC; 
  signal Mcount_reset_complete_count2 : STD_LOGIC; 
  signal Mcount_reset_complete_count3 : STD_LOGIC; 
  signal Mcount_reset_complete_count4 : STD_LOGIC; 
  signal Mcount_reset_complete_count5 : STD_LOGIC; 
  signal Mcount_reset_complete_count6 : STD_LOGIC; 
  signal Mcount_reset_complete_count7 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N261 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N321 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N341 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal N5 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal ResetComplete_1727 : STD_LOGIC; 
  signal ResetComplete_rstpot_1728 : STD_LOGIC; 
  signal NlwRenamedSig_OI_dmd_write_block_1 : STD_LOGIC; 
  signal dmd_write_block_1_rstpot_1730 : STD_LOGIC; 
  signal dmd_write_block_1q_1731 : STD_LOGIC; 
  signal echo_not0001 : STD_LOGIC; 
  signal NlwRenamedSig_OI_fifo_reset_1 : STD_LOGIC; 
  signal fifo_reset_1_rstpot_1750 : STD_LOGIC; 
  signal fifo_reset_1q_1751 : STD_LOGIC; 
  signal gpio_external_reset_1q_1753 : STD_LOGIC; 
  signal gpio_out_1_not0001 : STD_LOGIC; 
  signal NlwRenamedSig_OI_load4_1 : STD_LOGIC; 
  signal num_patterns_1_not0001 : STD_LOGIC; 
  signal NlwRenamedSig_OI_pat_force_1 : STD_LOGIC; 
  signal pattern_sel_1_not0001 : STD_LOGIC; 
  signal reg_read_data_and0000 : STD_LOGIC; 
  signal reg_read_data_cmp_eq0000 : STD_LOGIC; 
  signal reg_read_data_cmp_eq0002 : STD_LOGIC; 
  signal reg_read_data_cmp_eq0010 : STD_LOGIC; 
  signal reg_read_data_cmp_eq0011 : STD_LOGIC; 
  signal reg_read_data_cmp_eq0016 : STD_LOGIC; 
  signal reg_read_data_cmp_eq0017 : STD_LOGIC; 
  signal reg_read_data_mux0001_10_11_1816 : STD_LOGIC; 
  signal reg_read_data_mux0001_10_39_1817 : STD_LOGIC; 
  signal reg_read_data_mux0001_11_22_1819 : STD_LOGIC; 
  signal reg_read_data_mux0001_11_43_1820 : STD_LOGIC; 
  signal reg_read_data_mux0001_12_37_1822 : STD_LOGIC; 
  signal reg_read_data_mux0001_12_84_1823 : STD_LOGIC; 
  signal reg_read_data_mux0001_13_104_1825 : STD_LOGIC; 
  signal reg_read_data_mux0001_13_144_1826 : STD_LOGIC; 
  signal reg_read_data_mux0001_13_42_1827 : STD_LOGIC; 
  signal reg_read_data_mux0001_13_59_1828 : STD_LOGIC; 
  signal reg_read_data_mux0001_13_78_1829 : STD_LOGIC; 
  signal reg_read_data_mux0001_14_122_1831 : STD_LOGIC; 
  signal reg_read_data_mux0001_14_139_1832 : STD_LOGIC; 
  signal reg_read_data_mux0001_14_149_1833 : STD_LOGIC; 
  signal reg_read_data_mux0001_14_40_1834 : STD_LOGIC; 
  signal reg_read_data_mux0001_14_75_1835 : STD_LOGIC; 
  signal reg_read_data_mux0001_14_93_1836 : STD_LOGIC; 
  signal reg_read_data_mux0001_14_97_1837 : STD_LOGIC; 
  signal reg_read_data_mux0001_15_104_1839 : STD_LOGIC; 
  signal reg_read_data_mux0001_15_114_1840 : STD_LOGIC; 
  signal reg_read_data_mux0001_15_129_1841 : STD_LOGIC; 
  signal reg_read_data_mux0001_15_13_1842 : STD_LOGIC; 
  signal reg_read_data_mux0001_15_156_1843 : STD_LOGIC; 
  signal reg_read_data_mux0001_15_37_1844 : STD_LOGIC; 
  signal reg_read_data_mux0001_15_53_1845 : STD_LOGIC; 
  signal reg_read_data_mux0001_15_86_1846 : STD_LOGIC; 
  signal reg_read_data_mux0001_8_22_1855 : STD_LOGIC; 
  signal reg_read_data_mux0001_8_53_1856 : STD_LOGIC; 
  signal reg_read_data_mux0001_9_22_1858 : STD_LOGIC; 
  signal reg_read_data_mux0001_9_43_1859 : STD_LOGIC; 
  signal reg_read_data_or0000 : STD_LOGIC; 
  signal reset_complete_count_not0001 : STD_LOGIC; 
  signal NlwRenamedSig_OI_sw_en_1 : STD_LOGIC; 
  signal sw_en_1_not0001 : STD_LOGIC; 
  signal sw_override_val_1_not0001 : STD_LOGIC; 
  signal NlwRenamedSig_OI_tpg_en_1 : STD_LOGIC; 
  signal update_mode_1_not0001 : STD_LOGIC; 
  signal NlwRenamedSig_OI_DMD_RowLoads_1 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_DMD_blk_ad_1 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal NlwRenamedSig_OI_DMD_blk_md_1 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal NlwRenamedSig_OI_DMD_row_ad_1 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal NlwRenamedSig_OI_DMD_row_md_1 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Mcount_reset_complete_count_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Mcount_reset_complete_count_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal echo : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_gpio_out_1 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal NlwRenamedSig_OI_num_patterns_1 : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal NlwRenamedSig_OI_pattern_sel_1 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal reg_read_data_mux0001 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal reset_complete_count : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal NlwRenamedSig_OI_sw_override_val_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal NlwRenamedSig_OI_update_mode_1 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
begin
  DMD_ns_flip <= NlwRenamedSig_OI_DMD_ns_flip_1;
  switch_en <= NlwRenamedSig_OI_sw_en_1;
  GPIO_reset_complete <= NlwRenamedSig_OI_GPIO_reset_complete_f;
  DMD_wdt <= NlwRenamedSig_OI_DMD_wdt_1;
  dmd_write_block <= NlwRenamedSig_OI_dmd_write_block_1;
  DMD_comp_data <= NlwRenamedSig_OI_DMD_comp_data_1;
  fifo_reset <= NlwRenamedSig_OI_fifo_reset_1;
  external_reset_enable <= NlwRenamedSig_OI_DMD_ext_reset_1;
  DMD_pwr_float <= NlwRenamedSig_OI_DMD_pwr_float_1;
  DMD_step_vcc <= NlwRenamedSig_OI_DMD_step_vcc_1;
  tpg_en <= NlwRenamedSig_OI_tpg_en_1;
  pattern_force <= NlwRenamedSig_OI_pat_force_1;
  DMD_rst2blkz <= NlwRenamedSig_OI_DMD_rst2blkz_1;
  load4_en <= NlwRenamedSig_OI_load4_1;
  pattern_nmbr(2) <= NlwRenamedSig_OI_pattern_sel_1(2);
  pattern_nmbr(1) <= NlwRenamedSig_OI_pattern_sel_1(1);
  pattern_nmbr(0) <= NlwRenamedSig_OI_pattern_sel_1(0);
  DMD_row_ad(10) <= NlwRenamedSig_OI_DMD_row_ad_1(10);
  DMD_row_ad(9) <= NlwRenamedSig_OI_DMD_row_ad_1(9);
  DMD_row_ad(8) <= NlwRenamedSig_OI_DMD_row_ad_1(8);
  DMD_row_ad(7) <= NlwRenamedSig_OI_DMD_row_ad_1(7);
  DMD_row_ad(6) <= NlwRenamedSig_OI_DMD_row_ad_1(6);
  DMD_row_ad(5) <= NlwRenamedSig_OI_DMD_row_ad_1(5);
  DMD_row_ad(4) <= NlwRenamedSig_OI_DMD_row_ad_1(4);
  DMD_row_ad(3) <= NlwRenamedSig_OI_DMD_row_ad_1(3);
  DMD_row_ad(2) <= NlwRenamedSig_OI_DMD_row_ad_1(2);
  DMD_row_ad(1) <= NlwRenamedSig_OI_DMD_row_ad_1(1);
  DMD_row_ad(0) <= NlwRenamedSig_OI_DMD_row_ad_1(0);
  update_mode(2) <= NlwRenamedSig_OI_update_mode_1(2);
  update_mode(1) <= NlwRenamedSig_OI_update_mode_1(1);
  update_mode(0) <= NlwRenamedSig_OI_update_mode_1(0);
  gpio_out(2) <= NlwRenamedSig_OI_gpio_out_1(2);
  gpio_out(1) <= NlwRenamedSig_OI_gpio_out_1(1);
  gpio_out(0) <= NlwRenamedSig_OI_gpio_out_1(0);
  swtch_override_val(7) <= NlwRenamedSig_OI_sw_override_val_1(7);
  swtch_override_val(6) <= NlwRenamedSig_OI_sw_override_val_1(6);
  swtch_override_val(5) <= NlwRenamedSig_OI_sw_override_val_1(5);
  swtch_override_val(4) <= NlwRenamedSig_OI_sw_override_val_1(4);
  swtch_override_val(3) <= NlwRenamedSig_OI_sw_override_val_1(3);
  swtch_override_val(2) <= NlwRenamedSig_OI_sw_override_val_1(2);
  swtch_override_val(1) <= NlwRenamedSig_OI_sw_override_val_1(1);
  swtch_override_val(0) <= NlwRenamedSig_OI_sw_override_val_1(0);
  DMD_row_md(1) <= NlwRenamedSig_OI_DMD_row_md_1(1);
  DMD_row_md(0) <= NlwRenamedSig_OI_DMD_row_md_1(0);
  DMD_RowLoads(15) <= NlwRenamedSig_OI_DMD_RowLoads_1(15);
  DMD_RowLoads(14) <= NlwRenamedSig_OI_DMD_RowLoads_1(14);
  DMD_RowLoads(13) <= NlwRenamedSig_OI_DMD_RowLoads_1(13);
  DMD_RowLoads(12) <= NlwRenamedSig_OI_DMD_RowLoads_1(12);
  DMD_RowLoads(11) <= NlwRenamedSig_OI_DMD_RowLoads_1(11);
  DMD_RowLoads(10) <= NlwRenamedSig_OI_DMD_RowLoads_1(10);
  DMD_RowLoads(9) <= NlwRenamedSig_OI_DMD_RowLoads_1(9);
  DMD_RowLoads(8) <= NlwRenamedSig_OI_DMD_RowLoads_1(8);
  DMD_RowLoads(7) <= NlwRenamedSig_OI_DMD_RowLoads_1(7);
  DMD_RowLoads(6) <= NlwRenamedSig_OI_DMD_RowLoads_1(6);
  DMD_RowLoads(5) <= NlwRenamedSig_OI_DMD_RowLoads_1(5);
  DMD_RowLoads(4) <= NlwRenamedSig_OI_DMD_RowLoads_1(4);
  DMD_RowLoads(3) <= NlwRenamedSig_OI_DMD_RowLoads_1(3);
  DMD_RowLoads(2) <= NlwRenamedSig_OI_DMD_RowLoads_1(2);
  DMD_RowLoads(1) <= NlwRenamedSig_OI_DMD_RowLoads_1(1);
  DMD_RowLoads(0) <= NlwRenamedSig_OI_DMD_RowLoads_1(0);
  DMD_blk_ad(3) <= NlwRenamedSig_OI_DMD_blk_ad_1(3);
  DMD_blk_ad(2) <= NlwRenamedSig_OI_DMD_blk_ad_1(2);
  DMD_blk_ad(1) <= NlwRenamedSig_OI_DMD_blk_ad_1(1);
  DMD_blk_ad(0) <= NlwRenamedSig_OI_DMD_blk_ad_1(0);
  DMD_blk_md(1) <= NlwRenamedSig_OI_DMD_blk_md_1(1);
  DMD_blk_md(0) <= NlwRenamedSig_OI_DMD_blk_md_1(0);
  num_patterns(14) <= NlwRenamedSig_OI_num_patterns_1(14);
  num_patterns(13) <= NlwRenamedSig_OI_num_patterns_1(13);
  num_patterns(12) <= NlwRenamedSig_OI_num_patterns_1(12);
  num_patterns(11) <= NlwRenamedSig_OI_num_patterns_1(11);
  num_patterns(10) <= NlwRenamedSig_OI_num_patterns_1(10);
  num_patterns(9) <= NlwRenamedSig_OI_num_patterns_1(9);
  num_patterns(8) <= NlwRenamedSig_OI_num_patterns_1(8);
  num_patterns(7) <= NlwRenamedSig_OI_num_patterns_1(7);
  num_patterns(6) <= NlwRenamedSig_OI_num_patterns_1(6);
  num_patterns(5) <= NlwRenamedSig_OI_num_patterns_1(5);
  num_patterns(4) <= NlwRenamedSig_OI_num_patterns_1(4);
  num_patterns(3) <= NlwRenamedSig_OI_num_patterns_1(3);
  num_patterns(2) <= NlwRenamedSig_OI_num_patterns_1(2);
  num_patterns(1) <= NlwRenamedSig_OI_num_patterns_1(1);
  num_patterns(0) <= NlwRenamedSig_OI_num_patterns_1(0);
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  gpio_out_1_0 : FDCE
    port map (
      C => system_clk,
      CE => gpio_out_1_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => NlwRenamedSig_OI_gpio_out_1(0)
    );
  gpio_out_1_1 : FDCE
    port map (
      C => system_clk,
      CE => gpio_out_1_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => NlwRenamedSig_OI_gpio_out_1(1)
    );
  gpio_out_1_2 : FDCE
    port map (
      C => system_clk,
      CE => gpio_out_1_not0001,
      CLR => system_reset,
      D => reg_write_data(2),
      Q => NlwRenamedSig_OI_gpio_out_1(2)
    );
  sw_en_1 : FDPE
    port map (
      C => system_clk,
      CE => sw_en_1_not0001,
      D => reg_write_data(1),
      PRE => system_reset,
      Q => NlwRenamedSig_OI_sw_en_1
    );
  tpg_en_1 : FDPE
    port map (
      C => system_clk,
      CE => sw_en_1_not0001,
      D => reg_write_data(0),
      PRE => system_reset,
      Q => NlwRenamedSig_OI_tpg_en_1
    );
  DMD_ns_flip_1 : FDCE
    port map (
      C => system_clk,
      CE => DMD_ns_flip_1_not0001,
      CLR => system_reset,
      D => reg_write_data(2),
      Q => NlwRenamedSig_OI_DMD_ns_flip_1
    );
  sw_override_val_1_0 : FDCE
    port map (
      C => system_clk,
      CE => sw_override_val_1_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => NlwRenamedSig_OI_sw_override_val_1(0)
    );
  sw_override_val_1_1 : FDCE
    port map (
      C => system_clk,
      CE => sw_override_val_1_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => NlwRenamedSig_OI_sw_override_val_1(1)
    );
  sw_override_val_1_2 : FDCE
    port map (
      C => system_clk,
      CE => sw_override_val_1_not0001,
      CLR => system_reset,
      D => reg_write_data(2),
      Q => NlwRenamedSig_OI_sw_override_val_1(2)
    );
  sw_override_val_1_3 : FDCE
    port map (
      C => system_clk,
      CE => sw_override_val_1_not0001,
      CLR => system_reset,
      D => reg_write_data(3),
      Q => NlwRenamedSig_OI_sw_override_val_1(3)
    );
  sw_override_val_1_4 : FDCE
    port map (
      C => system_clk,
      CE => sw_override_val_1_not0001,
      CLR => system_reset,
      D => reg_write_data(4),
      Q => NlwRenamedSig_OI_sw_override_val_1(4)
    );
  sw_override_val_1_5 : FDCE
    port map (
      C => system_clk,
      CE => sw_override_val_1_not0001,
      CLR => system_reset,
      D => reg_write_data(5),
      Q => NlwRenamedSig_OI_sw_override_val_1(5)
    );
  sw_override_val_1_6 : FDCE
    port map (
      C => system_clk,
      CE => sw_override_val_1_not0001,
      CLR => system_reset,
      D => reg_write_data(6),
      Q => NlwRenamedSig_OI_sw_override_val_1(6)
    );
  sw_override_val_1_7 : FDCE
    port map (
      C => system_clk,
      CE => sw_override_val_1_not0001,
      CLR => system_reset,
      D => reg_write_data(7),
      Q => NlwRenamedSig_OI_sw_override_val_1(7)
    );
  pat_force_1 : FDCE
    port map (
      C => system_clk,
      CE => sw_en_1_not0001,
      CLR => system_reset,
      D => reg_write_data(2),
      Q => NlwRenamedSig_OI_pat_force_1
    );
  DMD_comp_data_1 : FDCE
    port map (
      C => system_clk,
      CE => DMD_ns_flip_1_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => NlwRenamedSig_OI_DMD_comp_data_1
    );
  update_mode_1_0 : FDCE
    port map (
      C => system_clk,
      CE => update_mode_1_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => NlwRenamedSig_OI_update_mode_1(0)
    );
  update_mode_1_1 : FDCE
    port map (
      C => system_clk,
      CE => update_mode_1_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => NlwRenamedSig_OI_update_mode_1(1)
    );
  update_mode_1_2 : FDCE
    port map (
      C => system_clk,
      CE => update_mode_1_not0001,
      CLR => system_reset,
      D => reg_write_data(2),
      Q => NlwRenamedSig_OI_update_mode_1(2)
    );
  pattern_sel_1_0 : FDCE
    port map (
      C => system_clk,
      CE => pattern_sel_1_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => NlwRenamedSig_OI_pattern_sel_1(0)
    );
  pattern_sel_1_1 : FDCE
    port map (
      C => system_clk,
      CE => pattern_sel_1_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => NlwRenamedSig_OI_pattern_sel_1(1)
    );
  pattern_sel_1_2 : FDCE
    port map (
      C => system_clk,
      CE => pattern_sel_1_not0001,
      CLR => system_reset,
      D => reg_write_data(2),
      Q => NlwRenamedSig_OI_pattern_sel_1(2)
    );
  load4_1 : FDCE
    port map (
      C => system_clk,
      CE => DMD_ns_flip_1_not0001,
      CLR => system_reset,
      D => reg_write_data(7),
      Q => NlwRenamedSig_OI_load4_1
    );
  DMD_ext_reset_1 : FDCE
    port map (
      C => system_clk,
      CE => DMD_ns_flip_1_not0001,
      CLR => system_reset,
      D => reg_write_data(5),
      Q => NlwRenamedSig_OI_DMD_ext_reset_1
    );
  DMD_RowLoads_1_0 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(0)
    );
  DMD_RowLoads_1_1 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(1)
    );
  DMD_RowLoads_1_2 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(2),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(2)
    );
  DMD_RowLoads_1_3 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(3),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(3)
    );
  DMD_RowLoads_1_4 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(4),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(4)
    );
  DMD_RowLoads_1_5 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(5),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(5)
    );
  DMD_RowLoads_1_6 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(6),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(6)
    );
  DMD_RowLoads_1_7 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(7),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(7)
    );
  DMD_RowLoads_1_8 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(8),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(8)
    );
  DMD_RowLoads_1_9 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(9),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(9)
    );
  DMD_RowLoads_1_10 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(10),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(10)
    );
  DMD_RowLoads_1_11 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(11),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(11)
    );
  DMD_RowLoads_1_12 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(12),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(12)
    );
  DMD_RowLoads_1_13 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(13),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(13)
    );
  DMD_RowLoads_1_14 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(14),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(14)
    );
  DMD_RowLoads_1_15 : FDCE
    port map (
      C => system_clk,
      CE => DMD_RowLoads_1_not0001,
      CLR => system_reset,
      D => reg_write_data(15),
      Q => NlwRenamedSig_OI_DMD_RowLoads_1(15)
    );
  gpio_external_reset_1q : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => gpio_external_reset,
      Q => gpio_external_reset_1q_1753
    );
  DMD_row_md_1_0 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_md_1_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => NlwRenamedSig_OI_DMD_row_md_1(0)
    );
  DMD_row_md_1_1 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_md_1_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => NlwRenamedSig_OI_DMD_row_md_1(1)
    );
  DMD_blk_md_1_0 : FDCE
    port map (
      C => system_clk,
      CE => DMD_blk_md_1_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => NlwRenamedSig_OI_DMD_blk_md_1(0)
    );
  DMD_blk_md_1_1 : FDCE
    port map (
      C => system_clk,
      CE => DMD_blk_md_1_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => NlwRenamedSig_OI_DMD_blk_md_1(1)
    );
  num_patterns_1_0 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => NlwRenamedSig_OI_num_patterns_1(0)
    );
  num_patterns_1_1 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => NlwRenamedSig_OI_num_patterns_1(1)
    );
  num_patterns_1_2 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(2),
      Q => NlwRenamedSig_OI_num_patterns_1(2)
    );
  num_patterns_1_3 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(3),
      Q => NlwRenamedSig_OI_num_patterns_1(3)
    );
  num_patterns_1_4 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(4),
      Q => NlwRenamedSig_OI_num_patterns_1(4)
    );
  num_patterns_1_5 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(5),
      Q => NlwRenamedSig_OI_num_patterns_1(5)
    );
  num_patterns_1_6 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(6),
      Q => NlwRenamedSig_OI_num_patterns_1(6)
    );
  num_patterns_1_7 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(7),
      Q => NlwRenamedSig_OI_num_patterns_1(7)
    );
  num_patterns_1_8 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(8),
      Q => NlwRenamedSig_OI_num_patterns_1(8)
    );
  num_patterns_1_9 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(9),
      Q => NlwRenamedSig_OI_num_patterns_1(9)
    );
  num_patterns_1_10 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(10),
      Q => NlwRenamedSig_OI_num_patterns_1(10)
    );
  num_patterns_1_11 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(11),
      Q => NlwRenamedSig_OI_num_patterns_1(11)
    );
  num_patterns_1_12 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(12),
      Q => NlwRenamedSig_OI_num_patterns_1(12)
    );
  num_patterns_1_13 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(13),
      Q => NlwRenamedSig_OI_num_patterns_1(13)
    );
  num_patterns_1_14 : FDCE
    port map (
      C => system_clk,
      CE => num_patterns_1_not0001,
      CLR => system_reset,
      D => reg_write_data(14),
      Q => NlwRenamedSig_OI_num_patterns_1(14)
    );
  DMD_step_vcc_1 : FDCE
    port map (
      C => system_clk,
      CE => DMD_ns_flip_1_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => NlwRenamedSig_OI_DMD_step_vcc_1
    );
  DMD_rst2blkz_1 : FDCE
    port map (
      C => system_clk,
      CE => DMD_ns_flip_1_not0001,
      CLR => system_reset,
      D => reg_write_data(6),
      Q => NlwRenamedSig_OI_DMD_rst2blkz_1
    );
  DMD_row_ad_1_0 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => NlwRenamedSig_OI_DMD_row_ad_1(0)
    );
  DMD_row_ad_1_1 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => NlwRenamedSig_OI_DMD_row_ad_1(1)
    );
  DMD_row_ad_1_2 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(2),
      Q => NlwRenamedSig_OI_DMD_row_ad_1(2)
    );
  DMD_row_ad_1_3 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(3),
      Q => NlwRenamedSig_OI_DMD_row_ad_1(3)
    );
  DMD_row_ad_1_4 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(4),
      Q => NlwRenamedSig_OI_DMD_row_ad_1(4)
    );
  DMD_row_ad_1_5 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(5),
      Q => NlwRenamedSig_OI_DMD_row_ad_1(5)
    );
  DMD_row_ad_1_6 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(6),
      Q => NlwRenamedSig_OI_DMD_row_ad_1(6)
    );
  DMD_row_ad_1_7 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(7),
      Q => NlwRenamedSig_OI_DMD_row_ad_1(7)
    );
  DMD_row_ad_1_8 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(8),
      Q => NlwRenamedSig_OI_DMD_row_ad_1(8)
    );
  DMD_row_ad_1_9 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(9),
      Q => NlwRenamedSig_OI_DMD_row_ad_1(9)
    );
  DMD_row_ad_1_10 : FDCE
    port map (
      C => system_clk,
      CE => DMD_row_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(10),
      Q => NlwRenamedSig_OI_DMD_row_ad_1(10)
    );
  DMD_wdt_1 : FDPE
    port map (
      C => system_clk,
      CE => DMD_ns_flip_1_not0001,
      D => reg_write_data(3),
      PRE => system_reset,
      Q => NlwRenamedSig_OI_DMD_wdt_1
    );
  DMD_pwr_float_1 : FDPE
    port map (
      C => system_clk,
      CE => DMD_ns_flip_1_not0001,
      D => reg_write_data(4),
      PRE => system_reset,
      Q => NlwRenamedSig_OI_DMD_pwr_float_1
    );
  DMD_blk_ad_1_0 : FDCE
    port map (
      C => system_clk,
      CE => DMD_blk_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => NlwRenamedSig_OI_DMD_blk_ad_1(0)
    );
  DMD_blk_ad_1_1 : FDCE
    port map (
      C => system_clk,
      CE => DMD_blk_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => NlwRenamedSig_OI_DMD_blk_ad_1(1)
    );
  DMD_blk_ad_1_2 : FDCE
    port map (
      C => system_clk,
      CE => DMD_blk_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(2),
      Q => NlwRenamedSig_OI_DMD_blk_ad_1(2)
    );
  DMD_blk_ad_1_3 : FDCE
    port map (
      C => system_clk,
      CE => DMD_blk_ad_1_not0001,
      CLR => system_reset,
      D => reg_write_data(3),
      Q => NlwRenamedSig_OI_DMD_blk_ad_1(3)
    );
  GPIO_reset_complete_1q : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => GPIO_reset_complete_1_1661,
      Q => GPIO_reset_complete_1q_1663
    );
  dmd_write_block_1q : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => NlwRenamedSig_OI_dmd_write_block_1,
      Q => dmd_write_block_1q_1731
    );
  fifo_reset_1q : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => NlwRenamedSig_OI_fifo_reset_1,
      Q => fifo_reset_1q_1751
    );
  DMD_ext_reset_1q : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => NlwRenamedSig_OI_DMD_ext_reset_1,
      Q => DMD_ext_reset_1q_1635
    );
  Mcount_reset_complete_count_lut_0_Q : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => GPIO_reset_complete_1_1661,
      I1 => reset_complete_count(0),
      I2 => N0,
      O => Mcount_reset_complete_count_lut(0)
    );
  Mcount_reset_complete_count_cy_0_Q : MUXCY
    port map (
      CI => GPIO_reset_complete_1_1661,
      DI => N1,
      S => Mcount_reset_complete_count_lut(0),
      O => Mcount_reset_complete_count_cy(0)
    );
  Mcount_reset_complete_count_xor_0_Q : XORCY
    port map (
      CI => GPIO_reset_complete_1_1661,
      LI => Mcount_reset_complete_count_lut(0),
      O => Mcount_reset_complete_count
    );
  Mcount_reset_complete_count_lut_1_Q : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => GPIO_reset_complete_1_1661,
      I1 => reset_complete_count(1),
      I2 => N0,
      O => Mcount_reset_complete_count_lut(1)
    );
  Mcount_reset_complete_count_cy_1_Q : MUXCY
    port map (
      CI => Mcount_reset_complete_count_cy(0),
      DI => N1,
      S => Mcount_reset_complete_count_lut(1),
      O => Mcount_reset_complete_count_cy(1)
    );
  Mcount_reset_complete_count_xor_1_Q : XORCY
    port map (
      CI => Mcount_reset_complete_count_cy(0),
      LI => Mcount_reset_complete_count_lut(1),
      O => Mcount_reset_complete_count1
    );
  Mcount_reset_complete_count_lut_2_Q : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => GPIO_reset_complete_1_1661,
      I1 => reset_complete_count(2),
      I2 => N0,
      O => Mcount_reset_complete_count_lut(2)
    );
  Mcount_reset_complete_count_cy_2_Q : MUXCY
    port map (
      CI => Mcount_reset_complete_count_cy(1),
      DI => N1,
      S => Mcount_reset_complete_count_lut(2),
      O => Mcount_reset_complete_count_cy(2)
    );
  Mcount_reset_complete_count_xor_2_Q : XORCY
    port map (
      CI => Mcount_reset_complete_count_cy(1),
      LI => Mcount_reset_complete_count_lut(2),
      O => Mcount_reset_complete_count2
    );
  Mcount_reset_complete_count_lut_3_Q : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => GPIO_reset_complete_1_1661,
      I1 => reset_complete_count(3),
      I2 => N1,
      O => Mcount_reset_complete_count_lut(3)
    );
  Mcount_reset_complete_count_cy_3_Q : MUXCY
    port map (
      CI => Mcount_reset_complete_count_cy(2),
      DI => N1,
      S => Mcount_reset_complete_count_lut(3),
      O => Mcount_reset_complete_count_cy(3)
    );
  Mcount_reset_complete_count_xor_3_Q : XORCY
    port map (
      CI => Mcount_reset_complete_count_cy(2),
      LI => Mcount_reset_complete_count_lut(3),
      O => Mcount_reset_complete_count3
    );
  Mcount_reset_complete_count_lut_4_Q : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => GPIO_reset_complete_1_1661,
      I1 => reset_complete_count(4),
      I2 => N0,
      O => Mcount_reset_complete_count_lut(4)
    );
  Mcount_reset_complete_count_cy_4_Q : MUXCY
    port map (
      CI => Mcount_reset_complete_count_cy(3),
      DI => N1,
      S => Mcount_reset_complete_count_lut(4),
      O => Mcount_reset_complete_count_cy(4)
    );
  Mcount_reset_complete_count_xor_4_Q : XORCY
    port map (
      CI => Mcount_reset_complete_count_cy(3),
      LI => Mcount_reset_complete_count_lut(4),
      O => Mcount_reset_complete_count4
    );
  Mcount_reset_complete_count_lut_5_Q : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => GPIO_reset_complete_1_1661,
      I1 => reset_complete_count(5),
      I2 => N0,
      O => Mcount_reset_complete_count_lut(5)
    );
  Mcount_reset_complete_count_cy_5_Q : MUXCY
    port map (
      CI => Mcount_reset_complete_count_cy(4),
      DI => N1,
      S => Mcount_reset_complete_count_lut(5),
      O => Mcount_reset_complete_count_cy(5)
    );
  Mcount_reset_complete_count_xor_5_Q : XORCY
    port map (
      CI => Mcount_reset_complete_count_cy(4),
      LI => Mcount_reset_complete_count_lut(5),
      O => Mcount_reset_complete_count5
    );
  Mcount_reset_complete_count_lut_6_Q : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => GPIO_reset_complete_1_1661,
      I1 => reset_complete_count(6),
      I2 => N1,
      O => Mcount_reset_complete_count_lut(6)
    );
  Mcount_reset_complete_count_cy_6_Q : MUXCY
    port map (
      CI => Mcount_reset_complete_count_cy(5),
      DI => N1,
      S => Mcount_reset_complete_count_lut(6),
      O => Mcount_reset_complete_count_cy(6)
    );
  Mcount_reset_complete_count_xor_6_Q : XORCY
    port map (
      CI => Mcount_reset_complete_count_cy(5),
      LI => Mcount_reset_complete_count_lut(6),
      O => Mcount_reset_complete_count6
    );
  Mcount_reset_complete_count_lut_7_Q : LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      I0 => GPIO_reset_complete_1_1661,
      I1 => reset_complete_count(7),
      I2 => N1,
      O => Mcount_reset_complete_count_lut(7)
    );
  Mcount_reset_complete_count_xor_7_Q : XORCY
    port map (
      CI => Mcount_reset_complete_count_cy(6),
      LI => Mcount_reset_complete_count_lut(7),
      O => Mcount_reset_complete_count7
    );
  reset_complete_count_0 : FDCE
    port map (
      C => system_clk,
      CE => reset_complete_count_not0001,
      CLR => system_reset,
      D => Mcount_reset_complete_count,
      Q => reset_complete_count(0)
    );
  reset_complete_count_1 : FDCE
    port map (
      C => system_clk,
      CE => reset_complete_count_not0001,
      CLR => system_reset,
      D => Mcount_reset_complete_count1,
      Q => reset_complete_count(1)
    );
  reset_complete_count_2 : FDCE
    port map (
      C => system_clk,
      CE => reset_complete_count_not0001,
      CLR => system_reset,
      D => Mcount_reset_complete_count2,
      Q => reset_complete_count(2)
    );
  reset_complete_count_3 : FDCE
    port map (
      C => system_clk,
      CE => reset_complete_count_not0001,
      CLR => system_reset,
      D => Mcount_reset_complete_count3,
      Q => reset_complete_count(3)
    );
  reset_complete_count_4 : FDCE
    port map (
      C => system_clk,
      CE => reset_complete_count_not0001,
      CLR => system_reset,
      D => Mcount_reset_complete_count4,
      Q => reset_complete_count(4)
    );
  reset_complete_count_5 : FDCE
    port map (
      C => system_clk,
      CE => reset_complete_count_not0001,
      CLR => system_reset,
      D => Mcount_reset_complete_count5,
      Q => reset_complete_count(5)
    );
  reset_complete_count_6 : FDCE
    port map (
      C => system_clk,
      CE => reset_complete_count_not0001,
      CLR => system_reset,
      D => Mcount_reset_complete_count6,
      Q => reset_complete_count(6)
    );
  reset_complete_count_7 : FDCE
    port map (
      C => system_clk,
      CE => reset_complete_count_not0001,
      CLR => system_reset,
      D => Mcount_reset_complete_count7,
      Q => reset_complete_count(7)
    );
  reg_read_data_15 : FDP
    port map (
      C => system_clk,
      D => reg_read_data_mux0001(0),
      PRE => system_reset,
      Q => reg_read_data(15)
    );
  reg_read_data_14 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_read_data_mux0001(1),
      Q => reg_read_data(14)
    );
  reg_read_data_13 : FDP
    port map (
      C => system_clk,
      D => reg_read_data_mux0001(2),
      PRE => system_reset,
      Q => reg_read_data(13)
    );
  reg_read_data_12 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_read_data_mux0001(3),
      Q => reg_read_data(12)
    );
  reg_read_data_11 : FDP
    port map (
      C => system_clk,
      D => reg_read_data_mux0001(4),
      PRE => system_reset,
      Q => reg_read_data(11)
    );
  reg_read_data_10 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_read_data_mux0001(5),
      Q => reg_read_data(10)
    );
  reg_read_data_9 : FDP
    port map (
      C => system_clk,
      D => reg_read_data_mux0001(6),
      PRE => system_reset,
      Q => reg_read_data(9)
    );
  reg_read_data_8 : FDP
    port map (
      C => system_clk,
      D => reg_read_data_mux0001(7),
      PRE => system_reset,
      Q => reg_read_data(8)
    );
  reg_read_data_7 : FDP
    port map (
      C => system_clk,
      D => reg_read_data_mux0001(8),
      PRE => system_reset,
      Q => reg_read_data(7)
    );
  reg_read_data_6 : FDP
    port map (
      C => system_clk,
      D => reg_read_data_mux0001(9),
      PRE => system_reset,
      Q => reg_read_data(6)
    );
  reg_read_data_5 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_read_data_mux0001(10),
      Q => reg_read_data(5)
    );
  reg_read_data_4 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_read_data_mux0001(11),
      Q => reg_read_data(4)
    );
  reg_read_data_3 : FDP
    port map (
      C => system_clk,
      D => reg_read_data_mux0001(12),
      PRE => system_reset,
      Q => reg_read_data(3)
    );
  reg_read_data_2 : FDP
    port map (
      C => system_clk,
      D => reg_read_data_mux0001(13),
      PRE => system_reset,
      Q => reg_read_data(2)
    );
  reg_read_data_1 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => reg_read_data_mux0001(14),
      Q => reg_read_data(1)
    );
  reg_read_data_0 : FDP
    port map (
      C => system_clk,
      D => reg_read_data_mux0001(15),
      PRE => system_reset,
      Q => reg_read_data(0)
    );
  echo_15 : FDPE
    port map (
      C => system_clk,
      CE => echo_not0001,
      D => reg_write_data(15),
      PRE => system_reset,
      Q => echo(15)
    );
  echo_14 : FDPE
    port map (
      C => system_clk,
      CE => echo_not0001,
      D => reg_write_data(14),
      PRE => system_reset,
      Q => echo(14)
    );
  echo_13 : FDPE
    port map (
      C => system_clk,
      CE => echo_not0001,
      D => reg_write_data(13),
      PRE => system_reset,
      Q => echo(13)
    );
  echo_12 : FDCE
    port map (
      C => system_clk,
      CE => echo_not0001,
      CLR => system_reset,
      D => reg_write_data(12),
      Q => echo(12)
    );
  echo_11 : FDPE
    port map (
      C => system_clk,
      CE => echo_not0001,
      D => reg_write_data(11),
      PRE => system_reset,
      Q => echo(11)
    );
  echo_10 : FDPE
    port map (
      C => system_clk,
      CE => echo_not0001,
      D => reg_write_data(10),
      PRE => system_reset,
      Q => echo(10)
    );
  echo_9 : FDPE
    port map (
      C => system_clk,
      CE => echo_not0001,
      D => reg_write_data(9),
      PRE => system_reset,
      Q => echo(9)
    );
  echo_8 : FDCE
    port map (
      C => system_clk,
      CE => echo_not0001,
      CLR => system_reset,
      D => reg_write_data(8),
      Q => echo(8)
    );
  echo_7 : FDPE
    port map (
      C => system_clk,
      CE => echo_not0001,
      D => reg_write_data(7),
      PRE => system_reset,
      Q => echo(7)
    );
  echo_6 : FDPE
    port map (
      C => system_clk,
      CE => echo_not0001,
      D => reg_write_data(6),
      PRE => system_reset,
      Q => echo(6)
    );
  echo_5 : FDCE
    port map (
      C => system_clk,
      CE => echo_not0001,
      CLR => system_reset,
      D => reg_write_data(5),
      Q => echo(5)
    );
  echo_4 : FDCE
    port map (
      C => system_clk,
      CE => echo_not0001,
      CLR => system_reset,
      D => reg_write_data(4),
      Q => echo(4)
    );
  echo_3 : FDPE
    port map (
      C => system_clk,
      CE => echo_not0001,
      D => reg_write_data(3),
      PRE => system_reset,
      Q => echo(3)
    );
  echo_2 : FDPE
    port map (
      C => system_clk,
      CE => echo_not0001,
      D => reg_write_data(2),
      PRE => system_reset,
      Q => echo(2)
    );
  echo_1 : FDCE
    port map (
      C => system_clk,
      CE => echo_not0001,
      CLR => system_reset,
      D => reg_write_data(1),
      Q => echo(1)
    );
  echo_0 : FDCE
    port map (
      C => system_clk,
      CE => echo_not0001,
      CLR => system_reset,
      D => reg_write_data(0),
      Q => echo(0)
    );
  reset_complete_count_not00011 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => GPIO_reset_complete_f_cmp_gt0000,
      I1 => GPIO_reset_complete_1_1661,
      O => reset_complete_count_not0001
    );
  GPIO_reset_complete_f_cmp_gt00001_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => reset_complete_count(2),
      I1 => reset_complete_count(7),
      I2 => reset_complete_count(6),
      O => N01
    );
  GPIO_reset_complete_f_cmp_gt00001 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => reset_complete_count(5),
      I1 => reset_complete_count(4),
      I2 => reset_complete_count(1),
      I3 => reset_complete_count(0),
      I4 => reset_complete_count(3),
      I5 => N01,
      O => GPIO_reset_complete_f_cmp_gt0000
    );
  sw_override_val_1_not00011 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => reg_address(5),
      I1 => N27,
      I2 => reg_address(4),
      I3 => reg_address(3),
      I4 => N9,
      I5 => reg_address(2),
      O => sw_override_val_1_not0001
    );
  sw_en_1_not00011 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => reg_address(5),
      I1 => N12,
      I2 => reg_address(4),
      I3 => reg_address(3),
      I4 => N9,
      I5 => reg_address(2),
      O => sw_en_1_not0001
    );
  pattern_sel_1_not00011 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => reg_address(5),
      I1 => N13,
      I2 => reg_address(4),
      I3 => reg_address(3),
      I4 => N9,
      I5 => reg_address(2),
      O => pattern_sel_1_not0001
    );
  num_patterns_1_not00011 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => reg_address(5),
      I1 => N26,
      I2 => reg_address(4),
      I3 => reg_address(3),
      I4 => N9,
      I5 => reg_address(2),
      O => num_patterns_1_not0001
    );
  DMD_row_md_1_not00011 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => N12,
      I1 => reg_address(4),
      I2 => reg_address(5),
      I3 => reg_address(3),
      I4 => N9,
      I5 => reg_address(2),
      O => DMD_row_md_1_not0001
    );
  DMD_row_ad_1_not00011 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => N27,
      I1 => reg_address(4),
      I2 => reg_address(5),
      I3 => reg_address(3),
      I4 => N9,
      I5 => reg_address(2),
      O => DMD_row_ad_1_not0001
    );
  DMD_ns_flip_1_not00011 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => N13,
      I1 => reg_address(4),
      I2 => reg_address(5),
      I3 => reg_address(3),
      I4 => N9,
      I5 => reg_address(2),
      O => DMD_ns_flip_1_not0001
    );
  DMD_blk_md_1_not00011 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => N26,
      I1 => reg_address(4),
      I2 => reg_address(5),
      I3 => reg_address(3),
      I4 => N9,
      I5 => reg_address(2),
      O => DMD_blk_md_1_not0001
    );
  reg_read_data_mux0001_15_31 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => reg_address(0),
      I1 => reg_address(1),
      O => N27
    );
  GPIO_reset_complete_1_cmp_eq000021 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_address(7),
      I1 => reg_address(6),
      O => reg_read_data_and0000
    );
  GPIO_reset_complete_1_cmp_eq000011 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => reg_address(1),
      I1 => reg_address(0),
      O => N13
    );
  reg_read_data_or00001 : LUT6
    generic map(
      INIT => X"FF9FFF9EFD98F998"
    )
    port map (
      I0 => reg_address(4),
      I1 => reg_address(5),
      I2 => reg_address(2),
      I3 => reg_address(3),
      I4 => reg_address(0),
      I5 => reg_address(1),
      O => reg_read_data_or0000
    );
  reg_read_data_mux0001_3_Q : LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
    port map (
      I0 => N8,
      I1 => N2,
      I2 => reg_read_data_cmp_eq0016,
      I3 => NlwRenamedSig_OI_num_patterns_1(12),
      I4 => reg_read_data_cmp_eq0011,
      I5 => NlwRenamedSig_OI_DMD_RowLoads_1(12),
      O => reg_read_data_mux0001(3)
    );
  reg_read_data_mux0001_1_Q : LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
    port map (
      I0 => N8,
      I1 => N4,
      I2 => reg_read_data_cmp_eq0016,
      I3 => NlwRenamedSig_OI_num_patterns_1(14),
      I4 => reg_read_data_cmp_eq0011,
      I5 => NlwRenamedSig_OI_DMD_RowLoads_1(14),
      O => reg_read_data_mux0001(1)
    );
  reg_read_data_mux0001_4_Q : LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
    port map (
      I0 => reg_read_data_cmp_eq0000,
      I1 => N61,
      I2 => reg_read_data_cmp_eq0016,
      I3 => NlwRenamedSig_OI_num_patterns_1(11),
      I4 => reg_read_data_cmp_eq0011,
      I5 => NlwRenamedSig_OI_DMD_RowLoads_1(11),
      O => reg_read_data_mux0001(4)
    );
  reg_read_data_mux0001_6_Q : LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
    port map (
      I0 => N8,
      I1 => N10,
      I2 => reg_read_data_cmp_eq0016,
      I3 => NlwRenamedSig_OI_num_patterns_1(9),
      I4 => reg_read_data_cmp_eq0011,
      I5 => NlwRenamedSig_OI_DMD_RowLoads_1(9),
      O => reg_read_data_mux0001(6)
    );
  reg_read_data_mux0001_5_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_DMD_row_ad_1(10),
      I2 => N27,
      I3 => reg_read_data_cmp_eq0002,
      I4 => echo(10),
      I5 => N8,
      O => N121
    );
  reg_read_data_mux0001_5_Q : LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
    port map (
      I0 => reg_read_data_cmp_eq0000,
      I1 => N121,
      I2 => reg_read_data_cmp_eq0016,
      I3 => NlwRenamedSig_OI_num_patterns_1(10),
      I4 => reg_read_data_cmp_eq0011,
      I5 => NlwRenamedSig_OI_DMD_RowLoads_1(10),
      O => reg_read_data_mux0001(5)
    );
  reg_read_data_mux0001_12_84 : LUT6
    generic map(
      INIT => X"AAFF80FF80FF80FF"
    )
    port map (
      I0 => N13,
      I1 => echo(3),
      I2 => N32,
      I3 => reg_read_data_and0000,
      I4 => NlwRenamedSig_OI_DMD_wdt_1,
      I5 => N6,
      O => reg_read_data_mux0001_12_84_1823
    );
  reg_read_data_mux0001_15_41 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => reg_address(5),
      I1 => reg_address(4),
      I2 => reg_address(3),
      I3 => reg_address(2),
      O => N34
    );
  dmd_write_block_1_cmp_eq0000111 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => reg_address(5),
      I1 => reg_address(4),
      I2 => reg_address(3),
      I3 => reg_address(2),
      O => N32
    );
  DMD_blk_ad_1_not000111 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => reg_address(4),
      I1 => reg_address(1),
      I2 => reg_address(2),
      I3 => reg_address(5),
      O => N5
    );
  reg_read_data_mux0001_7_Q : LUT6
    generic map(
      INIT => X"CCCCCC80CC80CC80"
    )
    port map (
      I0 => reg_read_data_cmp_eq0016,
      I1 => reg_read_data_and0000,
      I2 => NlwRenamedSig_OI_num_patterns_1(8),
      I3 => N14,
      I4 => echo(8),
      I5 => reg_read_data_cmp_eq0002,
      O => reg_read_data_mux0001(7)
    );
  reg_read_data_mux0001_2_Q : LUT6
    generic map(
      INIT => X"CCCCCC80CC80CC80"
    )
    port map (
      I0 => reg_read_data_cmp_eq0016,
      I1 => reg_read_data_and0000,
      I2 => NlwRenamedSig_OI_num_patterns_1(13),
      I3 => N16,
      I4 => echo(13),
      I5 => reg_read_data_cmp_eq0002,
      O => reg_read_data_mux0001(2)
    );
  reg_read_data_mux0001_13_42 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => reg_address(0),
      I1 => NlwRenamedSig_OI_DMD_blk_ad_1(2),
      I2 => reg_address(3),
      I3 => DDC_version(2),
      I4 => DMD_type(2),
      I5 => NlwRenamedSig_OI_gpio_out_1(0),
      O => reg_read_data_mux0001_13_42_1827
    );
  reg_read_data_mux0001_13_104 : LUT6
    generic map(
      INIT => X"00F0008000800080"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_sw_override_val_1(2),
      I2 => reg_address(0),
      I3 => reg_address(1),
      I4 => NlwRenamedSig_OI_DMD_row_ad_1(2),
      I5 => N6,
      O => reg_read_data_mux0001_13_104_1825
    );
  reg_read_data_mux0001_13_144 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => echo(2),
      I1 => N32,
      I2 => N7,
      I3 => NlwRenamedSig_OI_pattern_sel_1(2),
      I4 => NlwRenamedSig_OI_DMD_ns_flip_1,
      I5 => N6,
      O => reg_read_data_mux0001_13_144_1826
    );
  update_mode_1_not000121 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_address(0),
      I1 => reg_address(1),
      O => N12
    );
  reg_read_data_or0000111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reg_address(0),
      I1 => reg_address(1),
      O => N26
    );
  reg_read_data_cmp_eq001311 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => reg_address(4),
      I1 => reg_address(5),
      I2 => reg_address(3),
      I3 => reg_address(2),
      O => N7
    );
  reg_read_data_cmp_eq000511 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => reg_address(5),
      I1 => reg_address(4),
      I2 => reg_address(3),
      I3 => reg_address(2),
      O => N6
    );
  reg_read_data_mux0001_14_40 : LUT6
    generic map(
      INIT => X"22A800A822200020"
    )
    port map (
      I0 => N5,
      I1 => reg_address(3),
      I2 => DMD_type(1),
      I3 => reg_address(0),
      I4 => DDC_version(1),
      I5 => NlwRenamedSig_OI_DMD_blk_ad_1(1),
      O => reg_read_data_mux0001_14_40_1834
    );
  reg_read_data_mux0001_14_93 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_address(1),
      I1 => reg_address(0),
      O => reg_read_data_mux0001_14_93_1836
    );
  reg_read_data_mux0001_14_122 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_num_patterns_1(1),
      I1 => reg_read_data_cmp_eq0016,
      I2 => reg_read_data_cmp_eq0017,
      I3 => NlwRenamedSig_OI_update_mode_1(1),
      I4 => NlwRenamedSig_OI_DMD_RowLoads_1(1),
      I5 => reg_read_data_cmp_eq0011,
      O => reg_read_data_mux0001_14_122_1831
    );
  reg_read_data_mux0001_14_149 : LUT6
    generic map(
      INIT => X"CCCCCC80CC80CC80"
    )
    port map (
      I0 => echo(1),
      I1 => N13,
      I2 => N32,
      I3 => reg_read_data_mux0001_14_139_1832,
      I4 => N7,
      I5 => NlwRenamedSig_OI_pattern_sel_1(1),
      O => reg_read_data_mux0001_14_149_1833
    );
  reg_read_data_mux0001_15_13 : LUT6
    generic map(
      INIT => X"FFF0FF80FF80FF80"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_row_ad_1(0),
      I1 => N6,
      I2 => N27,
      I3 => N8,
      I4 => N7,
      I5 => NlwRenamedSig_OI_sw_override_val_1(0),
      O => reg_read_data_mux0001_15_13_1842
    );
  reg_read_data_mux0001_15_37 : LUT5
    generic map(
      INIT => X"0F080808"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_tpg_en_1,
      I2 => reg_address(1),
      I3 => NlwRenamedSig_OI_DMD_row_md_1(0),
      I4 => N6,
      O => reg_read_data_mux0001_15_37_1844
    );
  reg_read_data_mux0001_15_86 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_RowLoads_1(0),
      I1 => reg_read_data_cmp_eq0011,
      I2 => NlwRenamedSig_OI_num_patterns_1(0),
      I3 => reg_read_data_cmp_eq0016,
      I4 => reg_read_data_cmp_eq0017,
      I5 => NlwRenamedSig_OI_update_mode_1(0),
      O => reg_read_data_mux0001_15_86_1846
    );
  reg_read_data_mux0001_15_114 : LUT6
    generic map(
      INIT => X"CCCCCC80CC80CC80"
    )
    port map (
      I0 => echo(0),
      I1 => N13,
      I2 => N32,
      I3 => reg_read_data_mux0001_15_104_1839,
      I4 => N7,
      I5 => NlwRenamedSig_OI_pattern_sel_1(0),
      O => reg_read_data_mux0001_15_114_1840
    );
  reg_read_data_mux0001_15_129 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => reg_address(1),
      I1 => ResetComplete_1727,
      I2 => N34,
      I3 => N6,
      I4 => NlwRenamedSig_OI_DMD_blk_md_1(0),
      O => reg_read_data_mux0001_15_129_1841
    );
  reg_read_data_mux0001_15_182 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => reg_read_data_mux0001_15_13_1842,
      I1 => reg_read_data_mux0001_15_53_1845,
      I2 => reg_read_data_mux0001_15_86_1846,
      I3 => reg_read_data_mux0001_15_114_1840,
      I4 => reg_read_data_mux0001_15_156_1843,
      O => reg_read_data_mux0001(15)
    );
  dmd_write_block_1 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => dmd_write_block_1_rstpot_1730,
      Q => NlwRenamedSig_OI_dmd_write_block_1
    );
  fifo_reset_1 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => fifo_reset_1_rstpot_1750,
      Q => NlwRenamedSig_OI_fifo_reset_1
    );
  GPIO_reset_complete_1 : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => GPIO_reset_complete_1_rstpot_1662,
      Q => GPIO_reset_complete_1_1661
    );
  ResetComplete : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => ResetComplete_rstpot_1728,
      Q => ResetComplete_1727
    );
  GPIO_reset_complete_f : FDC
    port map (
      C => system_clk,
      CLR => system_reset,
      D => GPIO_reset_complete_f_rstpot_1666,
      Q => NlwRenamedSig_OI_GPIO_reset_complete_f
    );
  reg_read_data_mux0001_12_36_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => reg_address(0),
      I1 => NlwRenamedSig_OI_DMD_blk_ad_1(3),
      I2 => NlwRenamedSig_OI_gpio_out_1(1),
      O => N20
    );
  reg_read_data_mux0001_12_37 : LUT6
    generic map(
      INIT => X"FFFFFFFF8080A280"
    )
    port map (
      I0 => N5,
      I1 => reg_address(3),
      I2 => N20,
      I3 => DMD_type(3),
      I4 => reg_address(0),
      I5 => reg_read_data_or0000,
      O => reg_read_data_mux0001_12_37_1822
    );
  ResetComplete_rstpot : LUT5
    generic map(
      INIT => X"8C8CAC8C"
    )
    port map (
      I0 => DMD_ext_reset_1q_1635,
      I1 => ResetComplete_1727,
      I2 => NlwRenamedSig_OI_DMD_ext_reset_1,
      I3 => gpio_external_reset,
      I4 => gpio_external_reset_1q_1753,
      O => ResetComplete_rstpot_1728
    );
  reg_read_data_mux0001_14_97 : LUT6
    generic map(
      INIT => X"CCCCCC80CC80CC80"
    )
    port map (
      I0 => N7,
      I1 => reg_read_data_mux0001_14_93_1836,
      I2 => NlwRenamedSig_OI_sw_en_1,
      I3 => N32,
      I4 => NlwRenamedSig_OI_DMD_row_md_1(1),
      I5 => N6,
      O => reg_read_data_mux0001_14_97_1837
    );
  reg_read_data_mux0001_15_53 : LUT6
    generic map(
      INIT => X"00FF00A200FF0080"
    )
    port map (
      I0 => N5,
      I1 => reg_address(3),
      I2 => NlwRenamedSig_OI_DMD_blk_ad_1(0),
      I3 => reg_address(0),
      I4 => reg_read_data_mux0001_15_37_1844,
      I5 => DMD_type(0),
      O => reg_read_data_mux0001_15_53_1845
    );
  reg_read_data_mux0001_15_156 : LUT6
    generic map(
      INIT => X"AAAAA800AAAA2000"
    )
    port map (
      I0 => reg_address(0),
      I1 => reg_address(3),
      I2 => DDC_version(0),
      I3 => N5,
      I4 => reg_read_data_mux0001_15_129_1841,
      I5 => gpio_external_reset,
      O => reg_read_data_mux0001_15_156_1843
    );
  GPIO_reset_complete_f_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => GPIO_reset_complete_1_1661,
      I1 => GPIO_reset_complete_f_cmp_gt0000,
      I2 => NlwRenamedSig_OI_GPIO_reset_complete_f,
      O => GPIO_reset_complete_f_rstpot_1666
    );
  reg_read_data_mux0001_14_75_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_DMD_row_ad_1(1),
      I2 => N7,
      I3 => NlwRenamedSig_OI_sw_override_val_1(1),
      O => N24
    );
  reg_read_data_mux0001_14_75 : LUT6
    generic map(
      INIT => X"FFE0FF40FF40FF40"
    )
    port map (
      I0 => reg_address(1),
      I1 => N24,
      I2 => reg_address(0),
      I3 => reg_read_data_mux0001_14_40_1834,
      I4 => NlwRenamedSig_OI_DMD_blk_md_1(1),
      I5 => N6,
      O => reg_read_data_mux0001_14_75_1835
    );
  dmd_write_block_1_rstpot : LUT6
    generic map(
      INIT => X"BA30303010303030"
    )
    port map (
      I0 => reg_address(0),
      I1 => dmd_write_block_1q_1731,
      I2 => NlwRenamedSig_OI_dmd_write_block_1,
      I3 => N32,
      I4 => N261,
      I5 => reg_write_data(0),
      O => dmd_write_block_1_rstpot_1730
    );
  fifo_reset_1_rstpot : LUT6
    generic map(
      INIT => X"BA30303010303030"
    )
    port map (
      I0 => reg_address(0),
      I1 => fifo_reset_1q_1751,
      I2 => NlwRenamedSig_OI_fifo_reset_1,
      I3 => N32,
      I4 => N28,
      I5 => reg_write_data(4),
      O => fifo_reset_1_rstpot_1750
    );
  update_mode_1_not000111 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => write_reg_vail,
      I1 => reg_address(7),
      I2 => reg_address(6),
      O => N9
    );
  reg_read_data_mux0001_14_139 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_comp_data_1,
      I1 => reg_address(5),
      I2 => reg_address(4),
      I3 => reg_address(3),
      I4 => reg_address(2),
      O => reg_read_data_mux0001_14_139_1832
    );
  reg_read_data_mux0001_15_104 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_step_vcc_1,
      I1 => reg_address(5),
      I2 => reg_address(4),
      I3 => reg_address(3),
      I4 => reg_address(2),
      O => reg_read_data_mux0001_15_104_1839
    );
  update_mode_1_not000131 : LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => reg_address(3),
      I1 => reg_address(2),
      I2 => reg_address(4),
      I3 => reg_address(5),
      I4 => reg_address(0),
      I5 => reg_address(1),
      O => reg_read_data_cmp_eq0017
    );
  reg_read_data_mux0001_9_58 : LUT6
    generic map(
      INIT => X"1111111111111000"
    )
    port map (
      I0 => reg_address(7),
      I1 => reg_address(6),
      I2 => gpio_in(1),
      I3 => reg_read_data_cmp_eq0010,
      I4 => reg_read_data_mux0001_9_22_1858,
      I5 => reg_read_data_mux0001_9_43_1859,
      O => reg_read_data_mux0001(9)
    );
  reg_read_data_mux0001_11_58 : LUT6
    generic map(
      INIT => X"1111111111111000"
    )
    port map (
      I0 => reg_address(7),
      I1 => reg_address(6),
      I2 => NlwRenamedSig_OI_gpio_out_1(2),
      I3 => reg_read_data_cmp_eq0010,
      I4 => reg_read_data_mux0001_11_22_1819,
      I5 => reg_read_data_mux0001_11_43_1820,
      O => reg_read_data_mux0001(11)
    );
  reg_read_data_mux0001_13_59 : LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
    port map (
      I0 => reg_address(7),
      I1 => reg_address(6),
      I2 => reg_read_data_mux0001_13_42_1827,
      I3 => N5,
      I4 => reg_read_data_or0000,
      O => reg_read_data_mux0001_13_59_1828
    );
  reg_read_data_mux0001_8_57 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFDFD"
    )
    port map (
      I0 => reg_read_data_and0000,
      I1 => reg_read_data_or0000,
      I2 => reg_read_data_mux0001_8_22_1855,
      I3 => gpio_in(2),
      I4 => reg_read_data_cmp_eq0010,
      I5 => reg_read_data_mux0001_8_53_1856,
      O => reg_read_data_mux0001(8)
    );
  reg_read_data_mux0001_14_165 : LUT6
    generic map(
      INIT => X"1111111111111110"
    )
    port map (
      I0 => reg_address(7),
      I1 => reg_address(6),
      I2 => reg_read_data_mux0001_14_75_1835,
      I3 => reg_read_data_mux0001_14_97_1837,
      I4 => reg_read_data_mux0001_14_122_1831,
      I5 => reg_read_data_mux0001_14_149_1833,
      O => reg_read_data_mux0001(14)
    );
  reg_read_data_mux0001_13_78 : LUT5
    generic map(
      INIT => X"82800200"
    )
    port map (
      I0 => N7,
      I1 => reg_address(0),
      I2 => reg_address(1),
      I3 => NlwRenamedSig_OI_pat_force_1,
      I4 => NlwRenamedSig_OI_num_patterns_1(2),
      O => reg_read_data_mux0001_13_78_1829
    );
  reg_read_data_mux0001_10_11 : LUT6
    generic map(
      INIT => X"00F0008000800080"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_ext_reset_1,
      I1 => N6,
      I2 => reg_address(1),
      I3 => reg_address(0),
      I4 => echo(5),
      I5 => N32,
      O => reg_read_data_mux0001_10_11_1816
    );
  reg_read_data_mux0001_10_39 : LUT6
    generic map(
      INIT => X"A2A2A08022222000"
    )
    port map (
      I0 => reg_address(0),
      I1 => reg_address(1),
      I2 => N7,
      I3 => NlwRenamedSig_OI_sw_override_val_1(5),
      I4 => N321,
      I5 => NlwRenamedSig_OI_num_patterns_1(5),
      O => reg_read_data_mux0001_10_39_1817
    );
  dmd_write_block_1_rstpot_SW0 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => reg_address(7),
      I1 => reg_address(1),
      I2 => reg_address(6),
      I3 => write_reg_vail,
      O => N261
    );
  fifo_reset_1_rstpot_SW0 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => reg_address(7),
      I1 => reg_address(1),
      I2 => reg_address(6),
      I3 => write_reg_vail,
      O => N28
    );
  reg_read_data_mux0001_10_39_SW0 : LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_row_ad_1(5),
      I1 => reg_address(5),
      I2 => reg_address(4),
      I3 => reg_address(3),
      I4 => reg_address(2),
      O => N321
    );
  gpio_out_1_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => reg_address(4),
      I1 => reg_address(0),
      I2 => reg_address(1),
      I3 => reg_address(2),
      I4 => reg_address(3),
      I5 => reg_address(5),
      O => reg_read_data_cmp_eq0010
    );
  reg_read_data_mux0001_15_21 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => reg_address(7),
      I1 => reg_address(6),
      I2 => reg_read_data_or0000,
      O => N8
    );
  reg_read_data_mux0001_3_SW0 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => echo(12),
      I1 => reg_address(1),
      I2 => reg_address(0),
      I3 => N32,
      O => N2
    );
  reg_read_data_mux0001_1_SW0 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => echo(14),
      I1 => reg_address(1),
      I2 => reg_address(0),
      I3 => N32,
      O => N4
    );
  update_mode_1_not00011 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => reg_address(7),
      I1 => write_reg_vail,
      I2 => reg_address(6),
      I3 => reg_read_data_cmp_eq0017,
      O => update_mode_1_not0001
    );
  gpio_out_1_not00012 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => write_reg_vail,
      I1 => reg_address(0),
      I2 => reg_address(7),
      I3 => reg_address(6),
      I4 => reg_address(3),
      I5 => N5,
      O => gpio_out_1_not0001
    );
  reg_read_data_mux0001_8_53 : LUT6
    generic map(
      INIT => X"9888100010001000"
    )
    port map (
      I0 => reg_address(0),
      I1 => reg_address(1),
      I2 => NlwRenamedSig_OI_DMD_RowLoads_1(7),
      I3 => N34,
      I4 => N7,
      I5 => NlwRenamedSig_OI_num_patterns_1(7),
      O => reg_read_data_mux0001_8_53_1856
    );
  reg_read_data_mux0001_9_43 : LUT6
    generic map(
      INIT => X"9888100010001000"
    )
    port map (
      I0 => reg_address(0),
      I1 => reg_address(1),
      I2 => NlwRenamedSig_OI_DMD_RowLoads_1(6),
      I3 => N34,
      I4 => N7,
      I5 => NlwRenamedSig_OI_num_patterns_1(6),
      O => reg_read_data_mux0001_9_43_1859
    );
  reg_read_data_mux0001_11_43 : LUT6
    generic map(
      INIT => X"9888100010001000"
    )
    port map (
      I0 => reg_address(0),
      I1 => reg_address(1),
      I2 => NlwRenamedSig_OI_DMD_RowLoads_1(4),
      I3 => N34,
      I4 => N7,
      I5 => NlwRenamedSig_OI_num_patterns_1(4),
      O => reg_read_data_mux0001_11_43_1820
    );
  DMD_RowLoads_1_not00012 : LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => write_reg_vail,
      I1 => reg_address(7),
      I2 => reg_address(6),
      I3 => N34,
      I4 => reg_address(0),
      I5 => reg_address(1),
      O => DMD_RowLoads_1_not0001
    );
  reg_read_data_mux0001_6_SW0 : LUT6
    generic map(
      INIT => X"6222400040004000"
    )
    port map (
      I0 => reg_address(0),
      I1 => reg_address(1),
      I2 => N32,
      I3 => echo(9),
      I4 => NlwRenamedSig_OI_DMD_row_ad_1(9),
      I5 => N6,
      O => N10
    );
  reg_read_data_mux0001_2_SW0 : LUT5
    generic map(
      INIT => X"00FF0008"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_RowLoads_1(13),
      I1 => N34,
      I2 => reg_address(0),
      I3 => reg_address(1),
      I4 => N32,
      O => N16
    );
  reg_read_data_mux0001_4_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
    port map (
      I0 => reg_address(6),
      I1 => reg_address(7),
      I2 => N32,
      I3 => echo(11),
      I4 => N13,
      I5 => reg_read_data_or0000,
      O => N61
    );
  reg_read_data_mux0001_7_SW0 : LUT6
    generic map(
      INIT => X"00EA004000400040"
    )
    port map (
      I0 => reg_address(0),
      I1 => N34,
      I2 => NlwRenamedSig_OI_DMD_RowLoads_1(8),
      I3 => reg_address(1),
      I4 => N6,
      I5 => NlwRenamedSig_OI_DMD_row_ad_1(8),
      O => N14
    );
  DMD_blk_ad_1_not00012 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => N5,
      I1 => write_reg_vail,
      I2 => reg_address(7),
      I3 => reg_address(6),
      I4 => reg_address(3),
      I5 => reg_address(0),
      O => DMD_blk_ad_1_not0001
    );
  GPIO_reset_complete_1_rstpot : LUT6
    generic map(
      INIT => X"22F2220222222222"
    )
    port map (
      I0 => GPIO_reset_complete_1_1661,
      I1 => GPIO_reset_complete_1q_1663,
      I2 => N34,
      I3 => reg_address(0),
      I4 => reg_write_data(0),
      I5 => N341,
      O => GPIO_reset_complete_1_rstpot_1662
    );
  reg_read_data_mux0001_12_113_SW0 : LUT6
    generic map(
      INIT => X"DDC8C8C855404040"
    )
    port map (
      I0 => reg_address(1),
      I1 => N7,
      I2 => NlwRenamedSig_OI_sw_override_val_1(3),
      I3 => N6,
      I4 => NlwRenamedSig_OI_DMD_row_ad_1(3),
      I5 => NlwRenamedSig_OI_num_patterns_1(3),
      O => N36
    );
  reg_read_data_mux0001_12_113 : LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
    port map (
      I0 => reg_read_data_mux0001_12_84_1823,
      I1 => reg_read_data_mux0001_12_37_1822,
      I2 => reg_read_data_cmp_eq0011,
      I3 => NlwRenamedSig_OI_DMD_RowLoads_1(3),
      I4 => N36,
      I5 => reg_address(0),
      O => reg_read_data_mux0001(12)
    );
  GPIO_reset_complete_1_rstpot_SW1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => reg_address(7),
      I1 => reg_address(1),
      I2 => reg_address(6),
      I3 => write_reg_vail,
      O => N341
    );
  reg_read_data_cmp_eq00161 : LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => reg_address(5),
      I1 => reg_address(2),
      I2 => reg_address(4),
      I3 => reg_address(3),
      I4 => reg_address(0),
      I5 => reg_address(1),
      O => reg_read_data_cmp_eq0016
    );
  echo_not000111 : LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => reg_address(1),
      I1 => reg_address(5),
      I2 => reg_address(4),
      I3 => reg_address(3),
      I4 => reg_address(2),
      I5 => reg_address(0),
      O => reg_read_data_cmp_eq0002
    );
  DMD_RowLoads_1_not000111 : LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => reg_address(5),
      I1 => reg_address(4),
      I2 => reg_address(3),
      I3 => reg_address(2),
      I4 => reg_address(0),
      I5 => reg_address(1),
      O => reg_read_data_cmp_eq0011
    );
  reg_read_data_cmp_eq00001 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => reg_address(5),
      I1 => reg_address(4),
      I2 => reg_address(3),
      I3 => reg_address(2),
      I4 => reg_address(0),
      I5 => reg_address(1),
      O => reg_read_data_cmp_eq0000
    );
  echo_not00012 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => N32,
      I1 => reg_address(1),
      I2 => reg_address(7),
      I3 => reg_address(6),
      I4 => write_reg_vail,
      I5 => reg_address(0),
      O => echo_not0001
    );
  reg_read_data_mux0001_13_155_SW0 : LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
    port map (
      I0 => reg_read_data_mux0001_13_59_1828,
      I1 => reg_read_data_mux0001_13_78_1829,
      I2 => reg_read_data_cmp_eq0017,
      I3 => NlwRenamedSig_OI_update_mode_1(2),
      I4 => reg_read_data_mux0001_13_104_1825,
      O => N38
    );
  reg_read_data_mux0001_13_155 : LUT6
    generic map(
      INIT => X"FFFFFFFF51404040"
    )
    port map (
      I0 => reg_address(0),
      I1 => reg_address(1),
      I2 => reg_read_data_mux0001_13_144_1826,
      I3 => NlwRenamedSig_OI_DMD_RowLoads_1(2),
      I4 => N34,
      I5 => N38,
      O => reg_read_data_mux0001(13)
    );
  reg_read_data_mux0001_10_72_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
    port map (
      I0 => reg_read_data_mux0001_10_39_1817,
      I1 => N5,
      I2 => gpio_in(0),
      I3 => reg_address(0),
      I4 => reg_address(3),
      I5 => reg_read_data_or0000,
      O => N40
    );
  reg_read_data_mux0001_10_72 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_RowLoads_1(5),
      I1 => reg_read_data_cmp_eq0011,
      I2 => reg_address(7),
      I3 => reg_address(6),
      I4 => reg_read_data_mux0001_10_11_1816,
      I5 => N40,
      O => reg_read_data_mux0001(10)
    );
  reg_read_data_mux0001_0_SW0 : LUT5
    generic map(
      INIT => X"BAAA3222"
    )
    port map (
      I0 => N32,
      I1 => reg_address(1),
      I2 => NlwRenamedSig_OI_DMD_RowLoads_1(15),
      I3 => N34,
      I4 => echo(15),
      O => N42
    );
  reg_read_data_mux0001_0_Q : LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => reg_address(7),
      I1 => reg_read_data_or0000,
      I2 => N42,
      I3 => reg_address(0),
      I4 => reg_address(6),
      O => reg_read_data_mux0001(0)
    );
  reg_read_data_mux0001_8_22 : MUXF7
    port map (
      I0 => N44,
      I1 => N45,
      S => reg_address(1),
      O => reg_read_data_mux0001_8_22_1855
    );
  reg_read_data_mux0001_8_22_F : LUT5
    generic map(
      INIT => X"F0808080"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_row_ad_1(7),
      I1 => N6,
      I2 => reg_address(0),
      I3 => N7,
      I4 => NlwRenamedSig_OI_sw_override_val_1(7),
      O => N44
    );
  reg_read_data_mux0001_8_22_G : LUT5
    generic map(
      INIT => X"0F080808"
    )
    port map (
      I0 => echo(7),
      I1 => N32,
      I2 => reg_address(0),
      I3 => NlwRenamedSig_OI_load4_1,
      I4 => N6,
      O => N45
    );
  reg_read_data_mux0001_9_22 : MUXF7
    port map (
      I0 => N46,
      I1 => N47,
      S => reg_address(1),
      O => reg_read_data_mux0001_9_22_1858
    );
  reg_read_data_mux0001_9_22_F : LUT5
    generic map(
      INIT => X"F0808080"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_row_ad_1(6),
      I1 => N6,
      I2 => reg_address(0),
      I3 => N7,
      I4 => NlwRenamedSig_OI_sw_override_val_1(6),
      O => N46
    );
  reg_read_data_mux0001_9_22_G : LUT5
    generic map(
      INIT => X"0F080808"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_rst2blkz_1,
      I1 => N6,
      I2 => reg_address(0),
      I3 => echo(6),
      I4 => N32,
      O => N47
    );
  reg_read_data_mux0001_11_22 : MUXF7
    port map (
      I0 => N48,
      I1 => N49,
      S => reg_address(1),
      O => reg_read_data_mux0001_11_22_1819
    );
  reg_read_data_mux0001_11_22_F : LUT5
    generic map(
      INIT => X"F0808080"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_row_ad_1(4),
      I1 => N6,
      I2 => reg_address(0),
      I3 => N7,
      I4 => NlwRenamedSig_OI_sw_override_val_1(4),
      O => N48
    );
  reg_read_data_mux0001_11_22_G : LUT5
    generic map(
      INIT => X"0F080808"
    )
    port map (
      I0 => NlwRenamedSig_OI_DMD_pwr_float_1,
      I1 => N6,
      I2 => reg_address(0),
      I3 => echo(4),
      I4 => N32,
      O => N49
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity appscore is
  port (
    mem_clk0 : in STD_LOGIC := 'X'; 
    init_active_gq : in STD_LOGIC := 'X'; 
    reset_i : in STD_LOGIC := 'X'; 
    ddr2_cas_n : out STD_LOGIC; 
    trigger : in STD_LOGIC := 'X'; 
    appsfpga_io_STEP_VCC_enbl_q : in STD_LOGIC := 'X'; 
    mem_wr_fifo_reset : in STD_LOGIC := 'X'; 
    mem_clk200 : in STD_LOGIC := 'X'; 
    trigger_miss : out STD_LOGIC; 
    appsfpga_io_ns_flip_en_q : in STD_LOGIC := 'X'; 
    mem_read_ready : out STD_LOGIC; 
    appsfpga_io_cnthalt_q : in STD_LOGIC := 'X'; 
    appsfpga_io_comp_data_en_q : in STD_LOGIC := 'X'; 
    appcore_comp_data_q : out STD_LOGIC; 
    appcore_data_valid_q : out STD_LOGIC; 
    appcore_load4z_q : out STD_LOGIC; 
    mem_clk2x90 : in STD_LOGIC := 'X'; 
    pll_locked_rstz_gq : in STD_LOGIC := 'X'; 
    ddr2_we_n : out STD_LOGIC; 
    mem_init_done : out STD_LOGIC; 
    mem_rd_fifo_reset : in STD_LOGIC := 'X'; 
    rdy0 : out STD_LOGIC; 
    rdy1 : out STD_LOGIC; 
    rdy2 : out STD_LOGIC; 
    ctl0 : in STD_LOGIC := 'X'; 
    ctl1 : in STD_LOGIC := 'X'; 
    ctl2 : in STD_LOGIC := 'X'; 
    appcore_rst2blkz_q : out STD_LOGIC; 
    mem_en : in STD_LOGIC := 'X'; 
    mem_clk2x : in STD_LOGIC := 'X'; 
    appsfpga_io_WDT_enbl_q : in STD_LOGIC := 'X'; 
    ddr2_ras_n : out STD_LOGIC; 
    clk_usb : in STD_LOGIC := 'X'; 
    clk_g : in STD_LOGIC := 'X'; 
    gpio_ext_rest_in : in STD_LOGIC := 'X'; 
    appscore_pwr_floatz_q : out STD_LOGIC; 
    pll_mem_locked : in STD_LOGIC := 'X'; 
    appsfpga_io_float_q : in STD_LOGIC := 'X'; 
    gpio_reset_complete_o : out STD_LOGIC; 
    appcore_ns_flip_q : out STD_LOGIC; 
    appsfpga_io_rowaddrmode_q : in STD_LOGIC := 'X'; 
    appcore_STEP_VCC_q : out STD_LOGIC; 
    bidir : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    ddr2_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    appcore_dout_a_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    gpioa_o : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    appcore_dout_b_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    appcore_rowmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    appcore_dout_c_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    ddr2_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_a : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
    appcore_dout_d_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
    ddr2_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    appcore_rowad_q : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
    appcore_blkmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    appcore_blkad_q : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    num_patterns : out STD_LOGIC_VECTOR ( 14 downto 0 ); 
    gpioa_i : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    in_ddc_version : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    pll_speed_info : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    appsfpga_io_reset_type_q : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end appscore;

architecture Structure of appscore is
  component D4100_registers
    port (
      DMD_ns_flip : out STD_LOGIC; 
      switch_en : out STD_LOGIC; 
      GPIO_reset_complete : out STD_LOGIC; 
      DMD_wdt : out STD_LOGIC; 
      system_clk : in STD_LOGIC := 'X'; 
      dmd_write_block : out STD_LOGIC; 
      system_reset : in STD_LOGIC := 'X'; 
      DMD_comp_data : out STD_LOGIC; 
      fifo_reset : out STD_LOGIC; 
      external_reset_enable : out STD_LOGIC; 
      write_reg_vail : in STD_LOGIC := 'X'; 
      DMD_pwr_float : out STD_LOGIC; 
      DMD_step_vcc : out STD_LOGIC; 
      tpg_en : out STD_LOGIC; 
      pattern_force : out STD_LOGIC; 
      DMD_rst2blkz : out STD_LOGIC; 
      load4_en : out STD_LOGIC; 
      gpio_external_reset : in STD_LOGIC := 'X'; 
      pattern_nmbr : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      DMD_row_ad : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
      update_mode : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      gpio_out : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      swtch_override_val : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      DMD_row_md : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      DMD_RowLoads : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      DMD_blk_ad : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      reg_read_data : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      DMD_blk_md : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      num_patterns : out STD_LOGIC_VECTOR ( 14 downto 0 ); 
      reg_address : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      dvalid_space_info : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      BUILD_NUMBER : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      gpio_in : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      reg_write_data : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      pll_speed_info : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      DMD_type : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      DDC_version : in STD_LOGIC_VECTOR ( 2 downto 0 ) 
    );
  end component;
  component cnts
    port (
      appsfpga_io_cnthalt_q : in STD_LOGIC := 'X'; 
      clk_g : in STD_LOGIC := 'X'; 
      locked_init_rstz_gq : in STD_LOGIC := 'X'; 
      cnts_active_cnten_q : out STD_LOGIC; 
      dvalid_space_info : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      cnts_pattern_cnt_q : out STD_LOGIC_VECTOR ( 26 downto 0 ); 
      cnts_active_cnt_q : out STD_LOGIC_VECTOR ( 4 downto 0 ); 
      in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
    );
  end component;
  component DMD_control
    port (
      dmd_1080p_connected : in STD_LOGIC := 'X'; 
      system_clk : in STD_LOGIC := 'X'; 
      system_reset : in STD_LOGIC := 'X'; 
      dmd_get_row_data : out STD_LOGIC; 
      external_reset_enable : in STD_LOGIC := 'X'; 
      start_block_write : in STD_LOGIC := 'X'; 
      dmd_dvalid : out STD_LOGIC; 
      quarter_buss_connected : in STD_LOGIC := 'X'; 
      dmd_row_fifo_reset : in STD_LOGIC := 'X'; 
      ddc_init_active : in STD_LOGIC := 'X'; 
      gpio_external_reset : in STD_LOGIC := 'X'; 
      dmd_dout_a : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dmd_dout_b : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dmd_dout_c : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dmd_dout_d : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      DMD_RowLoads : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      fifo_cd_data_out : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
      fifo_ab_data_out : in STD_LOGIC_VECTOR ( 127 downto 0 ) 
    );
  end component;
  component USB_IO
    port (
      reset_i : in STD_LOGIC := 'X'; 
      fifo_ren : in STD_LOGIC := 'X'; 
      mem_fifo_reset : in STD_LOGIC := 'X'; 
      dmd_1080p_connected : in STD_LOGIC := 'X'; 
      system_clk : in STD_LOGIC := 'X'; 
      reg_data_valid : out STD_LOGIC; 
      system_reset : in STD_LOGIC := 'X'; 
      dmd_get_row_data : in STD_LOGIC := 'X'; 
      fifo_regn : in STD_LOGIC := 'X'; 
      mem_get_data : in STD_LOGIC := 'X'; 
      dmd_row_fifo_reset : in STD_LOGIC := 'X'; 
      fifo_wen : in STD_LOGIC := 'X'; 
      ifclk : in STD_LOGIC := 'X'; 
      mem_wr_valid : out STD_LOGIC; 
      mem_wr_data_valid : out STD_LOGIC; 
      mem_clk : in STD_LOGIC := 'X'; 
      bidir : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
      reg_data_from_usb : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      fifo_cd_data_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      fifo_ab_data_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      mem_wr_data : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      reg_addra_USB : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      update_mode : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      reg_data_to_usb : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
    );
  end component;
  component DMD_trigger_control
    port (
      dmd_ns_flip : out STD_LOGIC; 
      trigger : in STD_LOGIC := 'X'; 
      appsfpga_io_STEP_VCC_enbl_q : in STD_LOGIC := 'X'; 
      dmd_1080p_connected : in STD_LOGIC := 'X'; 
      mem_read_enable : out STD_LOGIC; 
      trigger_miss : out STD_LOGIC; 
      appsfpga_io_ns_flip_en_q : in STD_LOGIC := 'X'; 
      appsfpga_io_comp_data_en_q : in STD_LOGIC := 'X'; 
      rd_ab_fifo_data_valid : in STD_LOGIC := 'X'; 
      mem_preload_done : in STD_LOGIC := 'X'; 
      dmd_comp_data : out STD_LOGIC; 
      dmd_get_row_data : out STD_LOGIC; 
      rd_cd_fifo_data_valid : in STD_LOGIC := 'X'; 
      dmd_STEP_VCC : out STD_LOGIC; 
      dmd_dvalid : out STD_LOGIC; 
      quarter_buss_connected : in STD_LOGIC := 'X'; 
      appsfpga_io_WDT_enbl_q : in STD_LOGIC := 'X'; 
      dmd_row_fifo_reset : in STD_LOGIC := 'X'; 
      dmd_rst2blkz : out STD_LOGIC; 
      clk_g : in STD_LOGIC := 'X'; 
      locked_init_rstz_gq : in STD_LOGIC := 'X'; 
      appsfpga_io_float_q : in STD_LOGIC := 'X'; 
      ddc_init_active : in STD_LOGIC := 'X'; 
      rd_ab_fifo_valid : in STD_LOGIC := 'X'; 
      rd_cd_fifo_valid : in STD_LOGIC := 'X'; 
      appsfpga_io_rowaddrmode_q : in STD_LOGIC := 'X'; 
      dmd_rowmd : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      dmd_dout_a : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dmd_dout_b : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dmd_dout_c : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dmd_dout_d : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      dmd_blkad : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      dmd_rowad : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
      dmd_blkmd : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      rd_pattern_id : in STD_LOGIC_VECTOR ( 14 downto 0 ); 
      update_mode : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      appsfpga_io_reset_type_q : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      rd_cd_fifo_out : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
      rd_ab_fifo_out : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
      num_patterns : in STD_LOGIC_VECTOR ( 14 downto 0 ); 
      in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
    );
  end component;
  component pgen
    port (
      init_active_gq : in STD_LOGIC := 'X'; 
      appsfpga_io_STEP_VCC_enbl_q : in STD_LOGIC := 'X'; 
      usb_pattern_force : in STD_LOGIC := 'X'; 
      appsfpga_io_ns_flip_en_q : in STD_LOGIC := 'X'; 
      pgen_data_valid_q : out STD_LOGIC; 
      appsfpga_io_comp_data_en_q : in STD_LOGIC := 'X'; 
      pgen_rst2blkz_q : out STD_LOGIC; 
      pgen_ns_flip_q : out STD_LOGIC; 
      pll_locked_rstz_gq : in STD_LOGIC := 'X'; 
      appsfpga_io_WDT_enbl_q : in STD_LOGIC := 'X'; 
      pgen_comp_data_q : out STD_LOGIC; 
      clk_g : in STD_LOGIC := 'X'; 
      pgen_STEP_VCC_q : out STD_LOGIC; 
      locked_init_rstz_gq : in STD_LOGIC := 'X'; 
      appsfpga_io_float_q : in STD_LOGIC := 'X'; 
      cnts_active_cnten_q : in STD_LOGIC := 'X'; 
      appsfpga_io_rowaddrmode_q : in STD_LOGIC := 'X'; 
      pgen_rowmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      pgen_dout_a_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      pgen_dout_b_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      pgen_blkmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      pgen_rowad_q : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
      pgen_dout_c_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      pgen_blkad_q : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      pgen_dout_d_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      appsfpga_io_reset_type_q : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      cnts_pattern_cnt_q : in STD_LOGIC_VECTOR ( 26 downto 0 ); 
      cnts_active_cnt_q : in STD_LOGIC_VECTOR ( 4 downto 0 ); 
      usb_pattern_nmbr : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
    );
  end component;
  component MEM_IO_Verilog
    port (
      mem_clk0 : in STD_LOGIC := 'X'; 
      ddr2_cas_n : out STD_LOGIC; 
      mem_read_enable : in STD_LOGIC := 'X'; 
      mem_clk200 : in STD_LOGIC := 'X'; 
      system_clk : in STD_LOGIC := 'X'; 
      rd_ab_fifo_data_valid : out STD_LOGIC; 
      mem_preload_done : out STD_LOGIC; 
      dmd_get_data : in STD_LOGIC := 'X'; 
      system_reset : in STD_LOGIC := 'X'; 
      rd_cd_fifo_data_valid : out STD_LOGIC; 
      mem_clk2x90 : in STD_LOGIC := 'X'; 
      ddr2_we_n : out STD_LOGIC; 
      mem_init_done : out STD_LOGIC; 
      mem_rd_fifo_reset : in STD_LOGIC := 'X'; 
      wr_valid : in STD_LOGIC := 'X'; 
      mem_get_data : out STD_LOGIC; 
      mem_clk2x : in STD_LOGIC := 'X'; 
      ddr2_ras_n : out STD_LOGIC; 
      wr_data_valid : in STD_LOGIC := 'X'; 
      pll_mem_locked : in STD_LOGIC := 'X'; 
      rd_ab_fifo_valid : out STD_LOGIC; 
      rd_cd_fifo_valid : out STD_LOGIC; 
      ddr2_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr2_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
      ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      rd_pattern_id : out STD_LOGIC_VECTOR ( 14 downto 0 ); 
      ddr2_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      ddr2_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr2_a : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
      ddr2_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      rd_cd_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      rd_ab_fifo_out : out STD_LOGIC_VECTOR ( 127 downto 0 ); 
      update_mode : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      wr_data : in STD_LOGIC_VECTOR ( 127 downto 0 ); 
      num_patterns : in STD_LOGIC_VECTOR ( 14 downto 0 ) 
    );
  end component;
  signal cnts_active_cnten_q : STD_LOGIC; 
  signal dmd_get_mem_data : STD_LOGIC; 
  signal dmd_get_row_data : STD_LOGIC; 
  signal dmd_row_fifo_reset : STD_LOGIC; 
  signal dmd_write_block : STD_LOGIC; 
  signal external_reset_enable : STD_LOGIC; 
  signal full_buss_connected : STD_LOGIC; 
  signal locked_init_rstz_gq_18134 : STD_LOGIC; 
  signal locked_init_rstz_gq_or0000 : STD_LOGIC; 
  signal mem_dmd_dvalid : STD_LOGIC; 
  signal mem_dmd_rst2blkz : STD_LOGIC; 
  signal mem_get_data : STD_LOGIC; 
  signal mem_rd_ab_fifo_data_valid : STD_LOGIC; 
  signal mem_rd_ab_fifo_valid : STD_LOGIC; 
  signal mem_rd_cd_fifo_data_valid : STD_LOGIC; 
  signal mem_rd_cd_fifo_valid : STD_LOGIC; 
  signal mem_read_enable : STD_LOGIC; 
  signal NlwRenamedSig_OI_mem_read_ready : STD_LOGIC; 
  signal mem_wr_data_valid : STD_LOGIC; 
  signal mem_wr_valid : STD_LOGIC; 
  signal muxed_out_data_valid_q_18705 : STD_LOGIC; 
  signal muxed_out_rst2blkz_q_18846 : STD_LOGIC; 
  signal quarter_buss_connected : STD_LOGIC; 
  signal NlwRenamedSig_OI_rdy1 : STD_LOGIC; 
  signal reg_data_valid : STD_LOGIC; 
  signal system_reset : STD_LOGIC; 
  signal usb_pattern_force : STD_LOGIC; 
  signal NLW_i_pgen_appsfpga_io_ns_flip_en_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_data_valid_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_appsfpga_io_comp_data_en_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rst2blkz_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_ns_flip_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_appsfpga_io_WDT_enbl_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_comp_data_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_STEP_VCC_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_appsfpga_io_float_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_appsfpga_io_rowaddrmode_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowmd_q_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowmd_q_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_63_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_62_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_61_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_60_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_59_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_58_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_57_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_56_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_55_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_54_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_53_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_52_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_51_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_50_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_49_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_48_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_a_q_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_63_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_62_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_61_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_60_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_59_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_58_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_57_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_56_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_55_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_54_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_53_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_52_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_51_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_50_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_49_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_48_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_b_q_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_blkmd_q_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_blkmd_q_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowad_q_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowad_q_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowad_q_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowad_q_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowad_q_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowad_q_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowad_q_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowad_q_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowad_q_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowad_q_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_rowad_q_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_63_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_62_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_61_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_60_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_59_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_58_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_57_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_56_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_55_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_54_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_53_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_52_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_51_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_50_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_49_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_48_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_c_q_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_blkad_q_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_blkad_q_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_blkad_q_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_blkad_q_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_63_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_62_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_61_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_60_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_59_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_58_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_57_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_56_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_55_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_54_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_53_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_52_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_51_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_50_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_49_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_48_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_pgen_dout_d_q_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_appsfpga_io_reset_type_q_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_pgen_appsfpga_io_reset_type_q_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_ns_flip_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_ns_flip_en_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_comp_data_en_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_comp_data_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_STEP_VCC_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_WDT_enbl_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_float_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_rowaddrmode_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_63_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_62_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_61_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_60_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_59_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_58_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_57_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_56_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_55_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_54_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_53_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_52_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_51_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_50_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_49_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_48_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_63_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_62_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_61_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_60_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_59_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_58_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_57_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_56_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_55_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_54_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_53_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_52_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_51_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_50_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_49_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_48_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_dmd_rowad_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_reset_type_q_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_reset_type_q_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dvalid_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_63_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_62_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_61_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_60_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_59_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_58_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_57_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_56_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_55_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_54_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_53_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_52_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_51_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_50_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_49_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_48_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_a_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_63_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_62_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_61_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_60_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_59_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_58_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_57_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_56_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_55_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_54_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_53_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_52_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_51_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_50_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_49_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_48_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_b_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_63_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_62_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_61_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_60_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_59_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_58_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_57_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_56_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_55_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_54_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_53_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_52_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_51_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_50_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_49_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_48_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_c_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_63_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_62_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_61_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_60_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_59_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_58_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_57_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_56_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_55_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_54_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_53_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_52_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_51_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_50_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_49_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_48_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_DMD_CONTROL_INST_dmd_dout_d_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_ns_flip_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_switch_en_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_wdt_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_comp_data_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_step_vcc_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_tpg_en_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_rst2blkz_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_load4_en_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_ad_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_ad_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_ad_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_ad_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_ad_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_ad_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_ad_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_ad_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_ad_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_ad_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_ad_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_swtch_override_val_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_swtch_override_val_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_swtch_override_val_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_swtch_override_val_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_swtch_override_val_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_swtch_override_val_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_swtch_override_val_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_swtch_override_val_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_md_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_row_md_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_blk_ad_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_blk_ad_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_blk_ad_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_blk_ad_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_blk_md_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_USB_REG_INST_DMD_blk_md_0_UNCONNECTED : STD_LOGIC; 
  signal DMD_RowLoads : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_appcore_rowad_q : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal cnts_active_cnt_q : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal cnts_pattern_cnt_q : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal dvalid_space_info : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal fifo_ab_data_out : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal fifo_cd_data_out : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal mem_dmd_blkad : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_dmd_blkmd : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_dmd_dout_a : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal mem_dmd_dout_b : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal mem_dmd_rowad : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal mem_dmd_rowmd : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_rd_ab_fifo_out : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal mem_rd_cd_fifo_out : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal mem_rd_pattern_id : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal mem_wr_data : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal muxed_out_blkad_q : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal muxed_out_blkmd_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal muxed_out_dout_a_q : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal muxed_out_dout_b_q : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal muxed_out_rowad_q : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal muxed_out_rowmd_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal NlwRenamedSig_OI_num_patterns : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal reg_addra_USB : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal reg_data_from_usb : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal reg_data_to_usb : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal usb_pattern_nmbr : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal usb_update_mode : STD_LOGIC_VECTOR ( 2 downto 0 ); 
begin
  mem_read_ready <= NlwRenamedSig_OI_mem_read_ready;
  appcore_comp_data_q <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_data_valid_q <= muxed_out_data_valid_q_18705;
  appcore_load4z_q <= NlwRenamedSig_OI_rdy1;
  rdy0 <= NlwRenamedSig_OI_rdy1;
  rdy1 <= NlwRenamedSig_OI_rdy1;
  rdy2 <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_rst2blkz_q <= muxed_out_rst2blkz_q_18846;
  appcore_ns_flip_q <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_STEP_VCC_q <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_a_q(63) <= muxed_out_dout_a_q(63);
  appcore_dout_a_q(62) <= muxed_out_dout_a_q(62);
  appcore_dout_a_q(61) <= muxed_out_dout_a_q(61);
  appcore_dout_a_q(60) <= muxed_out_dout_a_q(60);
  appcore_dout_a_q(59) <= muxed_out_dout_a_q(59);
  appcore_dout_a_q(58) <= muxed_out_dout_a_q(58);
  appcore_dout_a_q(57) <= muxed_out_dout_a_q(57);
  appcore_dout_a_q(56) <= muxed_out_dout_a_q(56);
  appcore_dout_a_q(55) <= muxed_out_dout_a_q(55);
  appcore_dout_a_q(54) <= muxed_out_dout_a_q(54);
  appcore_dout_a_q(53) <= muxed_out_dout_a_q(53);
  appcore_dout_a_q(52) <= muxed_out_dout_a_q(52);
  appcore_dout_a_q(51) <= muxed_out_dout_a_q(51);
  appcore_dout_a_q(50) <= muxed_out_dout_a_q(50);
  appcore_dout_a_q(49) <= muxed_out_dout_a_q(49);
  appcore_dout_a_q(48) <= muxed_out_dout_a_q(48);
  appcore_dout_a_q(47) <= muxed_out_dout_a_q(47);
  appcore_dout_a_q(46) <= muxed_out_dout_a_q(46);
  appcore_dout_a_q(45) <= muxed_out_dout_a_q(45);
  appcore_dout_a_q(44) <= muxed_out_dout_a_q(44);
  appcore_dout_a_q(43) <= muxed_out_dout_a_q(43);
  appcore_dout_a_q(42) <= muxed_out_dout_a_q(42);
  appcore_dout_a_q(41) <= muxed_out_dout_a_q(41);
  appcore_dout_a_q(40) <= muxed_out_dout_a_q(40);
  appcore_dout_a_q(39) <= muxed_out_dout_a_q(39);
  appcore_dout_a_q(38) <= muxed_out_dout_a_q(38);
  appcore_dout_a_q(37) <= muxed_out_dout_a_q(37);
  appcore_dout_a_q(36) <= muxed_out_dout_a_q(36);
  appcore_dout_a_q(35) <= muxed_out_dout_a_q(35);
  appcore_dout_a_q(34) <= muxed_out_dout_a_q(34);
  appcore_dout_a_q(33) <= muxed_out_dout_a_q(33);
  appcore_dout_a_q(32) <= muxed_out_dout_a_q(32);
  appcore_dout_a_q(31) <= muxed_out_dout_a_q(31);
  appcore_dout_a_q(30) <= muxed_out_dout_a_q(30);
  appcore_dout_a_q(29) <= muxed_out_dout_a_q(29);
  appcore_dout_a_q(28) <= muxed_out_dout_a_q(28);
  appcore_dout_a_q(27) <= muxed_out_dout_a_q(27);
  appcore_dout_a_q(26) <= muxed_out_dout_a_q(26);
  appcore_dout_a_q(25) <= muxed_out_dout_a_q(25);
  appcore_dout_a_q(24) <= muxed_out_dout_a_q(24);
  appcore_dout_a_q(23) <= muxed_out_dout_a_q(23);
  appcore_dout_a_q(22) <= muxed_out_dout_a_q(22);
  appcore_dout_a_q(21) <= muxed_out_dout_a_q(21);
  appcore_dout_a_q(20) <= muxed_out_dout_a_q(20);
  appcore_dout_a_q(19) <= muxed_out_dout_a_q(19);
  appcore_dout_a_q(18) <= muxed_out_dout_a_q(18);
  appcore_dout_a_q(17) <= muxed_out_dout_a_q(17);
  appcore_dout_a_q(16) <= muxed_out_dout_a_q(16);
  appcore_dout_a_q(15) <= muxed_out_dout_a_q(15);
  appcore_dout_a_q(14) <= muxed_out_dout_a_q(14);
  appcore_dout_a_q(13) <= muxed_out_dout_a_q(13);
  appcore_dout_a_q(12) <= muxed_out_dout_a_q(12);
  appcore_dout_a_q(11) <= muxed_out_dout_a_q(11);
  appcore_dout_a_q(10) <= muxed_out_dout_a_q(10);
  appcore_dout_a_q(9) <= muxed_out_dout_a_q(9);
  appcore_dout_a_q(8) <= muxed_out_dout_a_q(8);
  appcore_dout_a_q(7) <= muxed_out_dout_a_q(7);
  appcore_dout_a_q(6) <= muxed_out_dout_a_q(6);
  appcore_dout_a_q(5) <= muxed_out_dout_a_q(5);
  appcore_dout_a_q(4) <= muxed_out_dout_a_q(4);
  appcore_dout_a_q(3) <= muxed_out_dout_a_q(3);
  appcore_dout_a_q(2) <= muxed_out_dout_a_q(2);
  appcore_dout_a_q(1) <= muxed_out_dout_a_q(1);
  appcore_dout_a_q(0) <= muxed_out_dout_a_q(0);
  appcore_dout_b_q(63) <= muxed_out_dout_b_q(63);
  appcore_dout_b_q(62) <= muxed_out_dout_b_q(62);
  appcore_dout_b_q(61) <= muxed_out_dout_b_q(61);
  appcore_dout_b_q(60) <= muxed_out_dout_b_q(60);
  appcore_dout_b_q(59) <= muxed_out_dout_b_q(59);
  appcore_dout_b_q(58) <= muxed_out_dout_b_q(58);
  appcore_dout_b_q(57) <= muxed_out_dout_b_q(57);
  appcore_dout_b_q(56) <= muxed_out_dout_b_q(56);
  appcore_dout_b_q(55) <= muxed_out_dout_b_q(55);
  appcore_dout_b_q(54) <= muxed_out_dout_b_q(54);
  appcore_dout_b_q(53) <= muxed_out_dout_b_q(53);
  appcore_dout_b_q(52) <= muxed_out_dout_b_q(52);
  appcore_dout_b_q(51) <= muxed_out_dout_b_q(51);
  appcore_dout_b_q(50) <= muxed_out_dout_b_q(50);
  appcore_dout_b_q(49) <= muxed_out_dout_b_q(49);
  appcore_dout_b_q(48) <= muxed_out_dout_b_q(48);
  appcore_dout_b_q(47) <= muxed_out_dout_b_q(47);
  appcore_dout_b_q(46) <= muxed_out_dout_b_q(46);
  appcore_dout_b_q(45) <= muxed_out_dout_b_q(45);
  appcore_dout_b_q(44) <= muxed_out_dout_b_q(44);
  appcore_dout_b_q(43) <= muxed_out_dout_b_q(43);
  appcore_dout_b_q(42) <= muxed_out_dout_b_q(42);
  appcore_dout_b_q(41) <= muxed_out_dout_b_q(41);
  appcore_dout_b_q(40) <= muxed_out_dout_b_q(40);
  appcore_dout_b_q(39) <= muxed_out_dout_b_q(39);
  appcore_dout_b_q(38) <= muxed_out_dout_b_q(38);
  appcore_dout_b_q(37) <= muxed_out_dout_b_q(37);
  appcore_dout_b_q(36) <= muxed_out_dout_b_q(36);
  appcore_dout_b_q(35) <= muxed_out_dout_b_q(35);
  appcore_dout_b_q(34) <= muxed_out_dout_b_q(34);
  appcore_dout_b_q(33) <= muxed_out_dout_b_q(33);
  appcore_dout_b_q(32) <= muxed_out_dout_b_q(32);
  appcore_dout_b_q(31) <= muxed_out_dout_b_q(31);
  appcore_dout_b_q(30) <= muxed_out_dout_b_q(30);
  appcore_dout_b_q(29) <= muxed_out_dout_b_q(29);
  appcore_dout_b_q(28) <= muxed_out_dout_b_q(28);
  appcore_dout_b_q(27) <= muxed_out_dout_b_q(27);
  appcore_dout_b_q(26) <= muxed_out_dout_b_q(26);
  appcore_dout_b_q(25) <= muxed_out_dout_b_q(25);
  appcore_dout_b_q(24) <= muxed_out_dout_b_q(24);
  appcore_dout_b_q(23) <= muxed_out_dout_b_q(23);
  appcore_dout_b_q(22) <= muxed_out_dout_b_q(22);
  appcore_dout_b_q(21) <= muxed_out_dout_b_q(21);
  appcore_dout_b_q(20) <= muxed_out_dout_b_q(20);
  appcore_dout_b_q(19) <= muxed_out_dout_b_q(19);
  appcore_dout_b_q(18) <= muxed_out_dout_b_q(18);
  appcore_dout_b_q(17) <= muxed_out_dout_b_q(17);
  appcore_dout_b_q(16) <= muxed_out_dout_b_q(16);
  appcore_dout_b_q(15) <= muxed_out_dout_b_q(15);
  appcore_dout_b_q(14) <= muxed_out_dout_b_q(14);
  appcore_dout_b_q(13) <= muxed_out_dout_b_q(13);
  appcore_dout_b_q(12) <= muxed_out_dout_b_q(12);
  appcore_dout_b_q(11) <= muxed_out_dout_b_q(11);
  appcore_dout_b_q(10) <= muxed_out_dout_b_q(10);
  appcore_dout_b_q(9) <= muxed_out_dout_b_q(9);
  appcore_dout_b_q(8) <= muxed_out_dout_b_q(8);
  appcore_dout_b_q(7) <= muxed_out_dout_b_q(7);
  appcore_dout_b_q(6) <= muxed_out_dout_b_q(6);
  appcore_dout_b_q(5) <= muxed_out_dout_b_q(5);
  appcore_dout_b_q(4) <= muxed_out_dout_b_q(4);
  appcore_dout_b_q(3) <= muxed_out_dout_b_q(3);
  appcore_dout_b_q(2) <= muxed_out_dout_b_q(2);
  appcore_dout_b_q(1) <= muxed_out_dout_b_q(1);
  appcore_dout_b_q(0) <= muxed_out_dout_b_q(0);
  appcore_rowmd_q(1) <= muxed_out_rowmd_q(1);
  appcore_rowmd_q(0) <= muxed_out_rowmd_q(0);
  appcore_dout_c_q(63) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(62) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(61) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(60) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(59) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(58) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(57) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(56) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(55) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(54) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(53) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(52) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(51) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(50) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(49) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(48) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(47) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(46) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(45) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(44) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(43) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(42) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(41) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(40) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(39) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(38) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(37) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(36) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(35) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(34) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(33) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(32) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(31) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(30) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(29) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(28) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(27) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(26) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(25) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(24) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(23) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(22) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(21) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(20) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(19) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(18) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(17) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(16) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(15) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(14) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(13) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(12) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(11) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(10) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(9) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(8) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(7) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(6) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(5) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(4) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(3) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(2) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(1) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_c_q(0) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(63) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(62) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(61) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(60) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(59) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(58) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(57) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(56) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(55) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(54) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(53) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(52) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(51) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(50) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(49) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(48) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(47) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(46) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(45) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(44) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(43) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(42) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(41) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(40) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(39) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(38) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(37) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(36) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(35) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(34) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(33) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(32) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(31) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(30) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(29) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(28) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(27) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(26) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(25) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(24) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(23) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(22) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(21) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(20) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(19) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(18) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(17) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(16) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(15) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(14) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(13) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(12) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(11) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(10) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(9) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(8) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(7) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(6) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(5) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(4) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(3) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(2) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(1) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_dout_d_q(0) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_rowad_q(10) <= NlwRenamedSig_OI_appcore_rowad_q(10);
  appcore_rowad_q(9) <= muxed_out_rowad_q(9);
  appcore_rowad_q(8) <= muxed_out_rowad_q(8);
  appcore_rowad_q(7) <= muxed_out_rowad_q(7);
  appcore_rowad_q(6) <= muxed_out_rowad_q(6);
  appcore_rowad_q(5) <= muxed_out_rowad_q(5);
  appcore_rowad_q(4) <= muxed_out_rowad_q(4);
  appcore_rowad_q(3) <= muxed_out_rowad_q(3);
  appcore_rowad_q(2) <= muxed_out_rowad_q(2);
  appcore_rowad_q(1) <= muxed_out_rowad_q(1);
  appcore_rowad_q(0) <= muxed_out_rowad_q(0);
  appcore_blkmd_q(1) <= muxed_out_blkmd_q(1);
  appcore_blkmd_q(0) <= muxed_out_blkmd_q(0);
  appcore_blkad_q(3) <= muxed_out_blkad_q(3);
  appcore_blkad_q(2) <= muxed_out_blkad_q(2);
  appcore_blkad_q(1) <= muxed_out_blkad_q(1);
  appcore_blkad_q(0) <= muxed_out_blkad_q(0);
  num_patterns(14) <= NlwRenamedSig_OI_num_patterns(14);
  num_patterns(13) <= NlwRenamedSig_OI_num_patterns(13);
  num_patterns(12) <= NlwRenamedSig_OI_num_patterns(12);
  num_patterns(11) <= NlwRenamedSig_OI_num_patterns(11);
  num_patterns(10) <= NlwRenamedSig_OI_num_patterns(10);
  num_patterns(9) <= NlwRenamedSig_OI_num_patterns(9);
  num_patterns(8) <= NlwRenamedSig_OI_num_patterns(8);
  num_patterns(7) <= NlwRenamedSig_OI_num_patterns(7);
  num_patterns(6) <= NlwRenamedSig_OI_num_patterns(6);
  num_patterns(5) <= NlwRenamedSig_OI_num_patterns(5);
  num_patterns(4) <= NlwRenamedSig_OI_num_patterns(4);
  num_patterns(3) <= NlwRenamedSig_OI_num_patterns(3);
  num_patterns(2) <= NlwRenamedSig_OI_num_patterns(2);
  num_patterns(1) <= NlwRenamedSig_OI_num_patterns(1);
  num_patterns(0) <= NlwRenamedSig_OI_num_patterns(0);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_appcore_rowad_q(10)
    );
  XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_rdy1
    );
  locked_init_rstz_gq : FDC
    port map (
      C => clk_g,
      CLR => locked_init_rstz_gq_or0000,
      D => NlwRenamedSig_OI_rdy1,
      Q => locked_init_rstz_gq_18134
    );
  muxed_out_dout_a_q_0 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(0),
      Q => muxed_out_dout_a_q(0)
    );
  muxed_out_dout_a_q_1 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(1),
      Q => muxed_out_dout_a_q(1)
    );
  muxed_out_dout_a_q_2 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(2),
      Q => muxed_out_dout_a_q(2)
    );
  muxed_out_dout_a_q_3 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(3),
      Q => muxed_out_dout_a_q(3)
    );
  muxed_out_dout_a_q_4 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(4),
      Q => muxed_out_dout_a_q(4)
    );
  muxed_out_dout_a_q_5 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(5),
      Q => muxed_out_dout_a_q(5)
    );
  muxed_out_dout_a_q_6 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(6),
      Q => muxed_out_dout_a_q(6)
    );
  muxed_out_dout_a_q_7 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(7),
      Q => muxed_out_dout_a_q(7)
    );
  muxed_out_dout_a_q_8 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(8),
      Q => muxed_out_dout_a_q(8)
    );
  muxed_out_dout_a_q_9 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(9),
      Q => muxed_out_dout_a_q(9)
    );
  muxed_out_dout_a_q_10 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(10),
      Q => muxed_out_dout_a_q(10)
    );
  muxed_out_dout_a_q_11 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(11),
      Q => muxed_out_dout_a_q(11)
    );
  muxed_out_dout_a_q_12 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(12),
      Q => muxed_out_dout_a_q(12)
    );
  muxed_out_dout_a_q_13 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(13),
      Q => muxed_out_dout_a_q(13)
    );
  muxed_out_dout_a_q_14 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(14),
      Q => muxed_out_dout_a_q(14)
    );
  muxed_out_dout_a_q_15 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(15),
      Q => muxed_out_dout_a_q(15)
    );
  muxed_out_dout_a_q_16 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(16),
      Q => muxed_out_dout_a_q(16)
    );
  muxed_out_dout_a_q_17 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(17),
      Q => muxed_out_dout_a_q(17)
    );
  muxed_out_dout_a_q_18 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(18),
      Q => muxed_out_dout_a_q(18)
    );
  muxed_out_dout_a_q_19 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(19),
      Q => muxed_out_dout_a_q(19)
    );
  muxed_out_dout_a_q_20 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(20),
      Q => muxed_out_dout_a_q(20)
    );
  muxed_out_dout_a_q_21 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(21),
      Q => muxed_out_dout_a_q(21)
    );
  muxed_out_dout_a_q_22 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(22),
      Q => muxed_out_dout_a_q(22)
    );
  muxed_out_dout_a_q_23 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(23),
      Q => muxed_out_dout_a_q(23)
    );
  muxed_out_dout_a_q_24 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(24),
      Q => muxed_out_dout_a_q(24)
    );
  muxed_out_dout_a_q_25 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(25),
      Q => muxed_out_dout_a_q(25)
    );
  muxed_out_dout_a_q_26 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(26),
      Q => muxed_out_dout_a_q(26)
    );
  muxed_out_dout_a_q_27 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(27),
      Q => muxed_out_dout_a_q(27)
    );
  muxed_out_dout_a_q_28 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(28),
      Q => muxed_out_dout_a_q(28)
    );
  muxed_out_dout_a_q_29 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(29),
      Q => muxed_out_dout_a_q(29)
    );
  muxed_out_dout_a_q_30 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(30),
      Q => muxed_out_dout_a_q(30)
    );
  muxed_out_dout_a_q_31 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(31),
      Q => muxed_out_dout_a_q(31)
    );
  muxed_out_dout_a_q_32 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(32),
      Q => muxed_out_dout_a_q(32)
    );
  muxed_out_dout_a_q_33 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(33),
      Q => muxed_out_dout_a_q(33)
    );
  muxed_out_dout_a_q_34 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(34),
      Q => muxed_out_dout_a_q(34)
    );
  muxed_out_dout_a_q_35 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(35),
      Q => muxed_out_dout_a_q(35)
    );
  muxed_out_dout_a_q_36 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(36),
      Q => muxed_out_dout_a_q(36)
    );
  muxed_out_dout_a_q_37 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(37),
      Q => muxed_out_dout_a_q(37)
    );
  muxed_out_dout_a_q_38 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(38),
      Q => muxed_out_dout_a_q(38)
    );
  muxed_out_dout_a_q_39 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(39),
      Q => muxed_out_dout_a_q(39)
    );
  muxed_out_dout_a_q_40 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(40),
      Q => muxed_out_dout_a_q(40)
    );
  muxed_out_dout_a_q_41 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(41),
      Q => muxed_out_dout_a_q(41)
    );
  muxed_out_dout_a_q_42 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(42),
      Q => muxed_out_dout_a_q(42)
    );
  muxed_out_dout_a_q_43 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(43),
      Q => muxed_out_dout_a_q(43)
    );
  muxed_out_dout_a_q_44 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(44),
      Q => muxed_out_dout_a_q(44)
    );
  muxed_out_dout_a_q_45 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(45),
      Q => muxed_out_dout_a_q(45)
    );
  muxed_out_dout_a_q_46 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(46),
      Q => muxed_out_dout_a_q(46)
    );
  muxed_out_dout_a_q_47 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(47),
      Q => muxed_out_dout_a_q(47)
    );
  muxed_out_dout_a_q_48 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(48),
      Q => muxed_out_dout_a_q(48)
    );
  muxed_out_dout_a_q_49 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(49),
      Q => muxed_out_dout_a_q(49)
    );
  muxed_out_dout_a_q_50 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(50),
      Q => muxed_out_dout_a_q(50)
    );
  muxed_out_dout_a_q_51 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(51),
      Q => muxed_out_dout_a_q(51)
    );
  muxed_out_dout_a_q_52 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(52),
      Q => muxed_out_dout_a_q(52)
    );
  muxed_out_dout_a_q_53 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(53),
      Q => muxed_out_dout_a_q(53)
    );
  muxed_out_dout_a_q_54 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(54),
      Q => muxed_out_dout_a_q(54)
    );
  muxed_out_dout_a_q_55 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(55),
      Q => muxed_out_dout_a_q(55)
    );
  muxed_out_dout_a_q_56 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(56),
      Q => muxed_out_dout_a_q(56)
    );
  muxed_out_dout_a_q_57 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(57),
      Q => muxed_out_dout_a_q(57)
    );
  muxed_out_dout_a_q_58 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(58),
      Q => muxed_out_dout_a_q(58)
    );
  muxed_out_dout_a_q_59 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(59),
      Q => muxed_out_dout_a_q(59)
    );
  muxed_out_dout_a_q_60 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(60),
      Q => muxed_out_dout_a_q(60)
    );
  muxed_out_dout_a_q_61 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(61),
      Q => muxed_out_dout_a_q(61)
    );
  muxed_out_dout_a_q_62 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(62),
      Q => muxed_out_dout_a_q(62)
    );
  muxed_out_dout_a_q_63 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_a(63),
      Q => muxed_out_dout_a_q(63)
    );
  muxed_out_rst2blkz_q : FD
    port map (
      C => clk_g,
      D => mem_dmd_rst2blkz,
      Q => muxed_out_rst2blkz_q_18846
    );
  muxed_out_dout_b_q_0 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(0),
      Q => muxed_out_dout_b_q(0)
    );
  muxed_out_dout_b_q_1 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(1),
      Q => muxed_out_dout_b_q(1)
    );
  muxed_out_dout_b_q_2 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(2),
      Q => muxed_out_dout_b_q(2)
    );
  muxed_out_dout_b_q_3 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(3),
      Q => muxed_out_dout_b_q(3)
    );
  muxed_out_dout_b_q_4 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(4),
      Q => muxed_out_dout_b_q(4)
    );
  muxed_out_dout_b_q_5 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(5),
      Q => muxed_out_dout_b_q(5)
    );
  muxed_out_dout_b_q_6 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(6),
      Q => muxed_out_dout_b_q(6)
    );
  muxed_out_dout_b_q_7 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(7),
      Q => muxed_out_dout_b_q(7)
    );
  muxed_out_dout_b_q_8 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(8),
      Q => muxed_out_dout_b_q(8)
    );
  muxed_out_dout_b_q_9 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(9),
      Q => muxed_out_dout_b_q(9)
    );
  muxed_out_dout_b_q_10 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(10),
      Q => muxed_out_dout_b_q(10)
    );
  muxed_out_dout_b_q_11 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(11),
      Q => muxed_out_dout_b_q(11)
    );
  muxed_out_dout_b_q_12 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(12),
      Q => muxed_out_dout_b_q(12)
    );
  muxed_out_dout_b_q_13 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(13),
      Q => muxed_out_dout_b_q(13)
    );
  muxed_out_dout_b_q_14 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(14),
      Q => muxed_out_dout_b_q(14)
    );
  muxed_out_dout_b_q_15 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(15),
      Q => muxed_out_dout_b_q(15)
    );
  muxed_out_dout_b_q_16 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(16),
      Q => muxed_out_dout_b_q(16)
    );
  muxed_out_dout_b_q_17 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(17),
      Q => muxed_out_dout_b_q(17)
    );
  muxed_out_dout_b_q_18 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(18),
      Q => muxed_out_dout_b_q(18)
    );
  muxed_out_dout_b_q_19 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(19),
      Q => muxed_out_dout_b_q(19)
    );
  muxed_out_dout_b_q_20 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(20),
      Q => muxed_out_dout_b_q(20)
    );
  muxed_out_dout_b_q_21 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(21),
      Q => muxed_out_dout_b_q(21)
    );
  muxed_out_dout_b_q_22 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(22),
      Q => muxed_out_dout_b_q(22)
    );
  muxed_out_dout_b_q_23 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(23),
      Q => muxed_out_dout_b_q(23)
    );
  muxed_out_dout_b_q_24 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(24),
      Q => muxed_out_dout_b_q(24)
    );
  muxed_out_dout_b_q_25 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(25),
      Q => muxed_out_dout_b_q(25)
    );
  muxed_out_dout_b_q_26 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(26),
      Q => muxed_out_dout_b_q(26)
    );
  muxed_out_dout_b_q_27 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(27),
      Q => muxed_out_dout_b_q(27)
    );
  muxed_out_dout_b_q_28 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(28),
      Q => muxed_out_dout_b_q(28)
    );
  muxed_out_dout_b_q_29 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(29),
      Q => muxed_out_dout_b_q(29)
    );
  muxed_out_dout_b_q_30 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(30),
      Q => muxed_out_dout_b_q(30)
    );
  muxed_out_dout_b_q_31 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(31),
      Q => muxed_out_dout_b_q(31)
    );
  muxed_out_dout_b_q_32 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(32),
      Q => muxed_out_dout_b_q(32)
    );
  muxed_out_dout_b_q_33 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(33),
      Q => muxed_out_dout_b_q(33)
    );
  muxed_out_dout_b_q_34 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(34),
      Q => muxed_out_dout_b_q(34)
    );
  muxed_out_dout_b_q_35 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(35),
      Q => muxed_out_dout_b_q(35)
    );
  muxed_out_dout_b_q_36 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(36),
      Q => muxed_out_dout_b_q(36)
    );
  muxed_out_dout_b_q_37 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(37),
      Q => muxed_out_dout_b_q(37)
    );
  muxed_out_dout_b_q_38 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(38),
      Q => muxed_out_dout_b_q(38)
    );
  muxed_out_dout_b_q_39 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(39),
      Q => muxed_out_dout_b_q(39)
    );
  muxed_out_dout_b_q_40 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(40),
      Q => muxed_out_dout_b_q(40)
    );
  muxed_out_dout_b_q_41 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(41),
      Q => muxed_out_dout_b_q(41)
    );
  muxed_out_dout_b_q_42 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(42),
      Q => muxed_out_dout_b_q(42)
    );
  muxed_out_dout_b_q_43 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(43),
      Q => muxed_out_dout_b_q(43)
    );
  muxed_out_dout_b_q_44 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(44),
      Q => muxed_out_dout_b_q(44)
    );
  muxed_out_dout_b_q_45 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(45),
      Q => muxed_out_dout_b_q(45)
    );
  muxed_out_dout_b_q_46 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(46),
      Q => muxed_out_dout_b_q(46)
    );
  muxed_out_dout_b_q_47 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(47),
      Q => muxed_out_dout_b_q(47)
    );
  muxed_out_dout_b_q_48 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(48),
      Q => muxed_out_dout_b_q(48)
    );
  muxed_out_dout_b_q_49 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(49),
      Q => muxed_out_dout_b_q(49)
    );
  muxed_out_dout_b_q_50 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(50),
      Q => muxed_out_dout_b_q(50)
    );
  muxed_out_dout_b_q_51 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(51),
      Q => muxed_out_dout_b_q(51)
    );
  muxed_out_dout_b_q_52 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(52),
      Q => muxed_out_dout_b_q(52)
    );
  muxed_out_dout_b_q_53 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(53),
      Q => muxed_out_dout_b_q(53)
    );
  muxed_out_dout_b_q_54 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(54),
      Q => muxed_out_dout_b_q(54)
    );
  muxed_out_dout_b_q_55 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(55),
      Q => muxed_out_dout_b_q(55)
    );
  muxed_out_dout_b_q_56 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(56),
      Q => muxed_out_dout_b_q(56)
    );
  muxed_out_dout_b_q_57 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(57),
      Q => muxed_out_dout_b_q(57)
    );
  muxed_out_dout_b_q_58 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(58),
      Q => muxed_out_dout_b_q(58)
    );
  muxed_out_dout_b_q_59 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(59),
      Q => muxed_out_dout_b_q(59)
    );
  muxed_out_dout_b_q_60 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(60),
      Q => muxed_out_dout_b_q(60)
    );
  muxed_out_dout_b_q_61 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(61),
      Q => muxed_out_dout_b_q(61)
    );
  muxed_out_dout_b_q_62 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(62),
      Q => muxed_out_dout_b_q(62)
    );
  muxed_out_dout_b_q_63 : FD
    port map (
      C => clk_g,
      D => mem_dmd_dout_b(63),
      Q => muxed_out_dout_b_q(63)
    );
  muxed_out_data_valid_q : FD
    port map (
      C => clk_g,
      D => mem_dmd_dvalid,
      Q => muxed_out_data_valid_q_18705
    );
  muxed_out_rowmd_q_0 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowmd(0),
      Q => muxed_out_rowmd_q(0)
    );
  muxed_out_rowmd_q_1 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowmd(1),
      Q => muxed_out_rowmd_q(1)
    );
  muxed_out_rowad_q_0 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowad(0),
      Q => muxed_out_rowad_q(0)
    );
  muxed_out_rowad_q_1 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowad(1),
      Q => muxed_out_rowad_q(1)
    );
  muxed_out_rowad_q_2 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowad(2),
      Q => muxed_out_rowad_q(2)
    );
  muxed_out_rowad_q_3 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowad(3),
      Q => muxed_out_rowad_q(3)
    );
  muxed_out_rowad_q_4 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowad(4),
      Q => muxed_out_rowad_q(4)
    );
  muxed_out_rowad_q_5 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowad(5),
      Q => muxed_out_rowad_q(5)
    );
  muxed_out_rowad_q_6 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowad(6),
      Q => muxed_out_rowad_q(6)
    );
  muxed_out_rowad_q_7 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowad(7),
      Q => muxed_out_rowad_q(7)
    );
  muxed_out_rowad_q_8 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowad(8),
      Q => muxed_out_rowad_q(8)
    );
  muxed_out_rowad_q_9 : FD
    port map (
      C => clk_g,
      D => mem_dmd_rowad(9),
      Q => muxed_out_rowad_q(9)
    );
  muxed_out_blkmd_q_0 : FD
    port map (
      C => clk_g,
      D => mem_dmd_blkmd(0),
      Q => muxed_out_blkmd_q(0)
    );
  muxed_out_blkmd_q_1 : FD
    port map (
      C => clk_g,
      D => mem_dmd_blkmd(1),
      Q => muxed_out_blkmd_q(1)
    );
  muxed_out_blkad_q_0 : FD
    port map (
      C => clk_g,
      D => mem_dmd_blkad(0),
      Q => muxed_out_blkad_q(0)
    );
  muxed_out_blkad_q_1 : FD
    port map (
      C => clk_g,
      D => mem_dmd_blkad(1),
      Q => muxed_out_blkad_q(1)
    );
  muxed_out_blkad_q_2 : FD
    port map (
      C => clk_g,
      D => mem_dmd_blkad(2),
      Q => muxed_out_blkad_q(2)
    );
  muxed_out_blkad_q_3 : FD
    port map (
      C => clk_g,
      D => mem_dmd_blkad(3),
      Q => muxed_out_blkad_q(3)
    );
  USB_REG_INST : D4100_registers
    port map (
      DMD_ns_flip => NLW_USB_REG_INST_DMD_ns_flip_UNCONNECTED,
      switch_en => NLW_USB_REG_INST_switch_en_UNCONNECTED,
      GPIO_reset_complete => gpio_reset_complete_o,
      DMD_wdt => NLW_USB_REG_INST_DMD_wdt_UNCONNECTED,
      system_clk => clk_g,
      dmd_write_block => dmd_write_block,
      system_reset => system_reset,
      DMD_comp_data => NLW_USB_REG_INST_DMD_comp_data_UNCONNECTED,
      fifo_reset => dmd_row_fifo_reset,
      external_reset_enable => external_reset_enable,
      write_reg_vail => reg_data_valid,
      DMD_pwr_float => appscore_pwr_floatz_q,
      DMD_step_vcc => NLW_USB_REG_INST_DMD_step_vcc_UNCONNECTED,
      tpg_en => NLW_USB_REG_INST_tpg_en_UNCONNECTED,
      pattern_force => usb_pattern_force,
      DMD_rst2blkz => NLW_USB_REG_INST_DMD_rst2blkz_UNCONNECTED,
      load4_en => NLW_USB_REG_INST_load4_en_UNCONNECTED,
      gpio_external_reset => gpio_ext_rest_in,
      pattern_nmbr(2) => usb_pattern_nmbr(2),
      pattern_nmbr(1) => usb_pattern_nmbr(1),
      pattern_nmbr(0) => usb_pattern_nmbr(0),
      DMD_row_ad(10) => NLW_USB_REG_INST_DMD_row_ad_10_UNCONNECTED,
      DMD_row_ad(9) => NLW_USB_REG_INST_DMD_row_ad_9_UNCONNECTED,
      DMD_row_ad(8) => NLW_USB_REG_INST_DMD_row_ad_8_UNCONNECTED,
      DMD_row_ad(7) => NLW_USB_REG_INST_DMD_row_ad_7_UNCONNECTED,
      DMD_row_ad(6) => NLW_USB_REG_INST_DMD_row_ad_6_UNCONNECTED,
      DMD_row_ad(5) => NLW_USB_REG_INST_DMD_row_ad_5_UNCONNECTED,
      DMD_row_ad(4) => NLW_USB_REG_INST_DMD_row_ad_4_UNCONNECTED,
      DMD_row_ad(3) => NLW_USB_REG_INST_DMD_row_ad_3_UNCONNECTED,
      DMD_row_ad(2) => NLW_USB_REG_INST_DMD_row_ad_2_UNCONNECTED,
      DMD_row_ad(1) => NLW_USB_REG_INST_DMD_row_ad_1_UNCONNECTED,
      DMD_row_ad(0) => NLW_USB_REG_INST_DMD_row_ad_0_UNCONNECTED,
      update_mode(2) => usb_update_mode(2),
      update_mode(1) => usb_update_mode(1),
      update_mode(0) => usb_update_mode(0),
      gpio_out(2) => gpioa_o(2),
      gpio_out(1) => gpioa_o(1),
      gpio_out(0) => gpioa_o(0),
      swtch_override_val(7) => NLW_USB_REG_INST_swtch_override_val_7_UNCONNECTED,
      swtch_override_val(6) => NLW_USB_REG_INST_swtch_override_val_6_UNCONNECTED,
      swtch_override_val(5) => NLW_USB_REG_INST_swtch_override_val_5_UNCONNECTED,
      swtch_override_val(4) => NLW_USB_REG_INST_swtch_override_val_4_UNCONNECTED,
      swtch_override_val(3) => NLW_USB_REG_INST_swtch_override_val_3_UNCONNECTED,
      swtch_override_val(2) => NLW_USB_REG_INST_swtch_override_val_2_UNCONNECTED,
      swtch_override_val(1) => NLW_USB_REG_INST_swtch_override_val_1_UNCONNECTED,
      swtch_override_val(0) => NLW_USB_REG_INST_swtch_override_val_0_UNCONNECTED,
      DMD_row_md(1) => NLW_USB_REG_INST_DMD_row_md_1_UNCONNECTED,
      DMD_row_md(0) => NLW_USB_REG_INST_DMD_row_md_0_UNCONNECTED,
      DMD_RowLoads(15) => DMD_RowLoads(15),
      DMD_RowLoads(14) => DMD_RowLoads(14),
      DMD_RowLoads(13) => DMD_RowLoads(13),
      DMD_RowLoads(12) => DMD_RowLoads(12),
      DMD_RowLoads(11) => DMD_RowLoads(11),
      DMD_RowLoads(10) => DMD_RowLoads(10),
      DMD_RowLoads(9) => DMD_RowLoads(9),
      DMD_RowLoads(8) => DMD_RowLoads(8),
      DMD_RowLoads(7) => DMD_RowLoads(7),
      DMD_RowLoads(6) => DMD_RowLoads(6),
      DMD_RowLoads(5) => DMD_RowLoads(5),
      DMD_RowLoads(4) => DMD_RowLoads(4),
      DMD_RowLoads(3) => DMD_RowLoads(3),
      DMD_RowLoads(2) => DMD_RowLoads(2),
      DMD_RowLoads(1) => DMD_RowLoads(1),
      DMD_RowLoads(0) => DMD_RowLoads(0),
      DMD_blk_ad(3) => NLW_USB_REG_INST_DMD_blk_ad_3_UNCONNECTED,
      DMD_blk_ad(2) => NLW_USB_REG_INST_DMD_blk_ad_2_UNCONNECTED,
      DMD_blk_ad(1) => NLW_USB_REG_INST_DMD_blk_ad_1_UNCONNECTED,
      DMD_blk_ad(0) => NLW_USB_REG_INST_DMD_blk_ad_0_UNCONNECTED,
      reg_read_data(15) => reg_data_to_usb(15),
      reg_read_data(14) => reg_data_to_usb(14),
      reg_read_data(13) => reg_data_to_usb(13),
      reg_read_data(12) => reg_data_to_usb(12),
      reg_read_data(11) => reg_data_to_usb(11),
      reg_read_data(10) => reg_data_to_usb(10),
      reg_read_data(9) => reg_data_to_usb(9),
      reg_read_data(8) => reg_data_to_usb(8),
      reg_read_data(7) => reg_data_to_usb(7),
      reg_read_data(6) => reg_data_to_usb(6),
      reg_read_data(5) => reg_data_to_usb(5),
      reg_read_data(4) => reg_data_to_usb(4),
      reg_read_data(3) => reg_data_to_usb(3),
      reg_read_data(2) => reg_data_to_usb(2),
      reg_read_data(1) => reg_data_to_usb(1),
      reg_read_data(0) => reg_data_to_usb(0),
      DMD_blk_md(1) => NLW_USB_REG_INST_DMD_blk_md_1_UNCONNECTED,
      DMD_blk_md(0) => NLW_USB_REG_INST_DMD_blk_md_0_UNCONNECTED,
      num_patterns(14) => NlwRenamedSig_OI_num_patterns(14),
      num_patterns(13) => NlwRenamedSig_OI_num_patterns(13),
      num_patterns(12) => NlwRenamedSig_OI_num_patterns(12),
      num_patterns(11) => NlwRenamedSig_OI_num_patterns(11),
      num_patterns(10) => NlwRenamedSig_OI_num_patterns(10),
      num_patterns(9) => NlwRenamedSig_OI_num_patterns(9),
      num_patterns(8) => NlwRenamedSig_OI_num_patterns(8),
      num_patterns(7) => NlwRenamedSig_OI_num_patterns(7),
      num_patterns(6) => NlwRenamedSig_OI_num_patterns(6),
      num_patterns(5) => NlwRenamedSig_OI_num_patterns(5),
      num_patterns(4) => NlwRenamedSig_OI_num_patterns(4),
      num_patterns(3) => NlwRenamedSig_OI_num_patterns(3),
      num_patterns(2) => NlwRenamedSig_OI_num_patterns(2),
      num_patterns(1) => NlwRenamedSig_OI_num_patterns(1),
      num_patterns(0) => NlwRenamedSig_OI_num_patterns(0),
      reg_address(7) => reg_addra_USB(7),
      reg_address(6) => reg_addra_USB(6),
      reg_address(5) => reg_addra_USB(5),
      reg_address(4) => reg_addra_USB(4),
      reg_address(3) => reg_addra_USB(3),
      reg_address(2) => reg_addra_USB(2),
      reg_address(1) => reg_addra_USB(1),
      reg_address(0) => reg_addra_USB(0),
      dvalid_space_info(3) => dvalid_space_info(3),
      dvalid_space_info(2) => dvalid_space_info(2),
      dvalid_space_info(1) => dvalid_space_info(1),
      dvalid_space_info(0) => dvalid_space_info(0),
      BUILD_NUMBER(7) => NlwRenamedSig_OI_appcore_rowad_q(10),
      BUILD_NUMBER(6) => NlwRenamedSig_OI_appcore_rowad_q(10),
      BUILD_NUMBER(5) => NlwRenamedSig_OI_appcore_rowad_q(10),
      BUILD_NUMBER(4) => NlwRenamedSig_OI_appcore_rowad_q(10),
      BUILD_NUMBER(3) => NlwRenamedSig_OI_appcore_rowad_q(10),
      BUILD_NUMBER(2) => NlwRenamedSig_OI_appcore_rowad_q(10),
      BUILD_NUMBER(1) => NlwRenamedSig_OI_appcore_rowad_q(10),
      BUILD_NUMBER(0) => NlwRenamedSig_OI_appcore_rowad_q(10),
      gpio_in(2) => gpioa_i(2),
      gpio_in(1) => gpioa_i(1),
      gpio_in(0) => gpioa_i(0),
      reg_write_data(15) => reg_data_from_usb(15),
      reg_write_data(14) => reg_data_from_usb(14),
      reg_write_data(13) => reg_data_from_usb(13),
      reg_write_data(12) => reg_data_from_usb(12),
      reg_write_data(11) => reg_data_from_usb(11),
      reg_write_data(10) => reg_data_from_usb(10),
      reg_write_data(9) => reg_data_from_usb(9),
      reg_write_data(8) => reg_data_from_usb(8),
      reg_write_data(7) => reg_data_from_usb(7),
      reg_write_data(6) => reg_data_from_usb(6),
      reg_write_data(5) => reg_data_from_usb(5),
      reg_write_data(4) => reg_data_from_usb(4),
      reg_write_data(3) => reg_data_from_usb(3),
      reg_write_data(2) => reg_data_from_usb(2),
      reg_write_data(1) => reg_data_from_usb(1),
      reg_write_data(0) => reg_data_from_usb(0),
      pll_speed_info(1) => pll_speed_info(1),
      pll_speed_info(0) => pll_speed_info(0),
      DMD_type(3) => in_dmd_type(3),
      DMD_type(2) => in_dmd_type(2),
      DMD_type(1) => in_dmd_type(1),
      DMD_type(0) => in_dmd_type(0),
      DDC_version(2) => in_ddc_version(2),
      DDC_version(1) => in_ddc_version(1),
      DDC_version(0) => in_ddc_version(0)
    );
  i_cnts : cnts
    port map (
      appsfpga_io_cnthalt_q => appsfpga_io_cnthalt_q,
      clk_g => clk_g,
      locked_init_rstz_gq => locked_init_rstz_gq_18134,
      cnts_active_cnten_q => cnts_active_cnten_q,
      dvalid_space_info(3) => dvalid_space_info(3),
      dvalid_space_info(2) => dvalid_space_info(2),
      dvalid_space_info(1) => dvalid_space_info(1),
      dvalid_space_info(0) => dvalid_space_info(0),
      cnts_pattern_cnt_q(26) => cnts_pattern_cnt_q(26),
      cnts_pattern_cnt_q(25) => cnts_pattern_cnt_q(25),
      cnts_pattern_cnt_q(24) => cnts_pattern_cnt_q(24),
      cnts_pattern_cnt_q(23) => cnts_pattern_cnt_q(23),
      cnts_pattern_cnt_q(22) => cnts_pattern_cnt_q(22),
      cnts_pattern_cnt_q(21) => cnts_pattern_cnt_q(21),
      cnts_pattern_cnt_q(20) => cnts_pattern_cnt_q(20),
      cnts_pattern_cnt_q(19) => cnts_pattern_cnt_q(19),
      cnts_pattern_cnt_q(18) => cnts_pattern_cnt_q(18),
      cnts_pattern_cnt_q(17) => cnts_pattern_cnt_q(17),
      cnts_pattern_cnt_q(16) => cnts_pattern_cnt_q(16),
      cnts_pattern_cnt_q(15) => cnts_pattern_cnt_q(15),
      cnts_pattern_cnt_q(14) => cnts_pattern_cnt_q(14),
      cnts_pattern_cnt_q(13) => cnts_pattern_cnt_q(13),
      cnts_pattern_cnt_q(12) => cnts_pattern_cnt_q(12),
      cnts_pattern_cnt_q(11) => cnts_pattern_cnt_q(11),
      cnts_pattern_cnt_q(10) => cnts_pattern_cnt_q(10),
      cnts_pattern_cnt_q(9) => cnts_pattern_cnt_q(9),
      cnts_pattern_cnt_q(8) => cnts_pattern_cnt_q(8),
      cnts_pattern_cnt_q(7) => cnts_pattern_cnt_q(7),
      cnts_pattern_cnt_q(6) => cnts_pattern_cnt_q(6),
      cnts_pattern_cnt_q(5) => cnts_pattern_cnt_q(5),
      cnts_pattern_cnt_q(4) => cnts_pattern_cnt_q(4),
      cnts_pattern_cnt_q(3) => cnts_pattern_cnt_q(3),
      cnts_pattern_cnt_q(2) => cnts_pattern_cnt_q(2),
      cnts_pattern_cnt_q(1) => cnts_pattern_cnt_q(1),
      cnts_pattern_cnt_q(0) => cnts_pattern_cnt_q(0),
      cnts_active_cnt_q(4) => cnts_active_cnt_q(4),
      cnts_active_cnt_q(3) => cnts_active_cnt_q(3),
      cnts_active_cnt_q(2) => cnts_active_cnt_q(2),
      cnts_active_cnt_q(1) => cnts_active_cnt_q(1),
      cnts_active_cnt_q(0) => cnts_active_cnt_q(0),
      in_dmd_type(3) => in_dmd_type(3),
      in_dmd_type(2) => in_dmd_type(2),
      in_dmd_type(1) => in_dmd_type(1),
      in_dmd_type(0) => in_dmd_type(0)
    );
  DMD_CONTROL_INST : DMD_control
    port map (
      dmd_1080p_connected => full_buss_connected,
      system_clk => clk_g,
      system_reset => system_reset,
      dmd_get_row_data => dmd_get_row_data,
      external_reset_enable => external_reset_enable,
      start_block_write => dmd_write_block,
      dmd_dvalid => NLW_DMD_CONTROL_INST_dmd_dvalid_UNCONNECTED,
      quarter_buss_connected => quarter_buss_connected,
      dmd_row_fifo_reset => dmd_row_fifo_reset,
      ddc_init_active => init_active_gq,
      gpio_external_reset => gpio_ext_rest_in,
      dmd_dout_a(63) => NLW_DMD_CONTROL_INST_dmd_dout_a_63_UNCONNECTED,
      dmd_dout_a(62) => NLW_DMD_CONTROL_INST_dmd_dout_a_62_UNCONNECTED,
      dmd_dout_a(61) => NLW_DMD_CONTROL_INST_dmd_dout_a_61_UNCONNECTED,
      dmd_dout_a(60) => NLW_DMD_CONTROL_INST_dmd_dout_a_60_UNCONNECTED,
      dmd_dout_a(59) => NLW_DMD_CONTROL_INST_dmd_dout_a_59_UNCONNECTED,
      dmd_dout_a(58) => NLW_DMD_CONTROL_INST_dmd_dout_a_58_UNCONNECTED,
      dmd_dout_a(57) => NLW_DMD_CONTROL_INST_dmd_dout_a_57_UNCONNECTED,
      dmd_dout_a(56) => NLW_DMD_CONTROL_INST_dmd_dout_a_56_UNCONNECTED,
      dmd_dout_a(55) => NLW_DMD_CONTROL_INST_dmd_dout_a_55_UNCONNECTED,
      dmd_dout_a(54) => NLW_DMD_CONTROL_INST_dmd_dout_a_54_UNCONNECTED,
      dmd_dout_a(53) => NLW_DMD_CONTROL_INST_dmd_dout_a_53_UNCONNECTED,
      dmd_dout_a(52) => NLW_DMD_CONTROL_INST_dmd_dout_a_52_UNCONNECTED,
      dmd_dout_a(51) => NLW_DMD_CONTROL_INST_dmd_dout_a_51_UNCONNECTED,
      dmd_dout_a(50) => NLW_DMD_CONTROL_INST_dmd_dout_a_50_UNCONNECTED,
      dmd_dout_a(49) => NLW_DMD_CONTROL_INST_dmd_dout_a_49_UNCONNECTED,
      dmd_dout_a(48) => NLW_DMD_CONTROL_INST_dmd_dout_a_48_UNCONNECTED,
      dmd_dout_a(47) => NLW_DMD_CONTROL_INST_dmd_dout_a_47_UNCONNECTED,
      dmd_dout_a(46) => NLW_DMD_CONTROL_INST_dmd_dout_a_46_UNCONNECTED,
      dmd_dout_a(45) => NLW_DMD_CONTROL_INST_dmd_dout_a_45_UNCONNECTED,
      dmd_dout_a(44) => NLW_DMD_CONTROL_INST_dmd_dout_a_44_UNCONNECTED,
      dmd_dout_a(43) => NLW_DMD_CONTROL_INST_dmd_dout_a_43_UNCONNECTED,
      dmd_dout_a(42) => NLW_DMD_CONTROL_INST_dmd_dout_a_42_UNCONNECTED,
      dmd_dout_a(41) => NLW_DMD_CONTROL_INST_dmd_dout_a_41_UNCONNECTED,
      dmd_dout_a(40) => NLW_DMD_CONTROL_INST_dmd_dout_a_40_UNCONNECTED,
      dmd_dout_a(39) => NLW_DMD_CONTROL_INST_dmd_dout_a_39_UNCONNECTED,
      dmd_dout_a(38) => NLW_DMD_CONTROL_INST_dmd_dout_a_38_UNCONNECTED,
      dmd_dout_a(37) => NLW_DMD_CONTROL_INST_dmd_dout_a_37_UNCONNECTED,
      dmd_dout_a(36) => NLW_DMD_CONTROL_INST_dmd_dout_a_36_UNCONNECTED,
      dmd_dout_a(35) => NLW_DMD_CONTROL_INST_dmd_dout_a_35_UNCONNECTED,
      dmd_dout_a(34) => NLW_DMD_CONTROL_INST_dmd_dout_a_34_UNCONNECTED,
      dmd_dout_a(33) => NLW_DMD_CONTROL_INST_dmd_dout_a_33_UNCONNECTED,
      dmd_dout_a(32) => NLW_DMD_CONTROL_INST_dmd_dout_a_32_UNCONNECTED,
      dmd_dout_a(31) => NLW_DMD_CONTROL_INST_dmd_dout_a_31_UNCONNECTED,
      dmd_dout_a(30) => NLW_DMD_CONTROL_INST_dmd_dout_a_30_UNCONNECTED,
      dmd_dout_a(29) => NLW_DMD_CONTROL_INST_dmd_dout_a_29_UNCONNECTED,
      dmd_dout_a(28) => NLW_DMD_CONTROL_INST_dmd_dout_a_28_UNCONNECTED,
      dmd_dout_a(27) => NLW_DMD_CONTROL_INST_dmd_dout_a_27_UNCONNECTED,
      dmd_dout_a(26) => NLW_DMD_CONTROL_INST_dmd_dout_a_26_UNCONNECTED,
      dmd_dout_a(25) => NLW_DMD_CONTROL_INST_dmd_dout_a_25_UNCONNECTED,
      dmd_dout_a(24) => NLW_DMD_CONTROL_INST_dmd_dout_a_24_UNCONNECTED,
      dmd_dout_a(23) => NLW_DMD_CONTROL_INST_dmd_dout_a_23_UNCONNECTED,
      dmd_dout_a(22) => NLW_DMD_CONTROL_INST_dmd_dout_a_22_UNCONNECTED,
      dmd_dout_a(21) => NLW_DMD_CONTROL_INST_dmd_dout_a_21_UNCONNECTED,
      dmd_dout_a(20) => NLW_DMD_CONTROL_INST_dmd_dout_a_20_UNCONNECTED,
      dmd_dout_a(19) => NLW_DMD_CONTROL_INST_dmd_dout_a_19_UNCONNECTED,
      dmd_dout_a(18) => NLW_DMD_CONTROL_INST_dmd_dout_a_18_UNCONNECTED,
      dmd_dout_a(17) => NLW_DMD_CONTROL_INST_dmd_dout_a_17_UNCONNECTED,
      dmd_dout_a(16) => NLW_DMD_CONTROL_INST_dmd_dout_a_16_UNCONNECTED,
      dmd_dout_a(15) => NLW_DMD_CONTROL_INST_dmd_dout_a_15_UNCONNECTED,
      dmd_dout_a(14) => NLW_DMD_CONTROL_INST_dmd_dout_a_14_UNCONNECTED,
      dmd_dout_a(13) => NLW_DMD_CONTROL_INST_dmd_dout_a_13_UNCONNECTED,
      dmd_dout_a(12) => NLW_DMD_CONTROL_INST_dmd_dout_a_12_UNCONNECTED,
      dmd_dout_a(11) => NLW_DMD_CONTROL_INST_dmd_dout_a_11_UNCONNECTED,
      dmd_dout_a(10) => NLW_DMD_CONTROL_INST_dmd_dout_a_10_UNCONNECTED,
      dmd_dout_a(9) => NLW_DMD_CONTROL_INST_dmd_dout_a_9_UNCONNECTED,
      dmd_dout_a(8) => NLW_DMD_CONTROL_INST_dmd_dout_a_8_UNCONNECTED,
      dmd_dout_a(7) => NLW_DMD_CONTROL_INST_dmd_dout_a_7_UNCONNECTED,
      dmd_dout_a(6) => NLW_DMD_CONTROL_INST_dmd_dout_a_6_UNCONNECTED,
      dmd_dout_a(5) => NLW_DMD_CONTROL_INST_dmd_dout_a_5_UNCONNECTED,
      dmd_dout_a(4) => NLW_DMD_CONTROL_INST_dmd_dout_a_4_UNCONNECTED,
      dmd_dout_a(3) => NLW_DMD_CONTROL_INST_dmd_dout_a_3_UNCONNECTED,
      dmd_dout_a(2) => NLW_DMD_CONTROL_INST_dmd_dout_a_2_UNCONNECTED,
      dmd_dout_a(1) => NLW_DMD_CONTROL_INST_dmd_dout_a_1_UNCONNECTED,
      dmd_dout_a(0) => NLW_DMD_CONTROL_INST_dmd_dout_a_0_UNCONNECTED,
      dmd_dout_b(63) => NLW_DMD_CONTROL_INST_dmd_dout_b_63_UNCONNECTED,
      dmd_dout_b(62) => NLW_DMD_CONTROL_INST_dmd_dout_b_62_UNCONNECTED,
      dmd_dout_b(61) => NLW_DMD_CONTROL_INST_dmd_dout_b_61_UNCONNECTED,
      dmd_dout_b(60) => NLW_DMD_CONTROL_INST_dmd_dout_b_60_UNCONNECTED,
      dmd_dout_b(59) => NLW_DMD_CONTROL_INST_dmd_dout_b_59_UNCONNECTED,
      dmd_dout_b(58) => NLW_DMD_CONTROL_INST_dmd_dout_b_58_UNCONNECTED,
      dmd_dout_b(57) => NLW_DMD_CONTROL_INST_dmd_dout_b_57_UNCONNECTED,
      dmd_dout_b(56) => NLW_DMD_CONTROL_INST_dmd_dout_b_56_UNCONNECTED,
      dmd_dout_b(55) => NLW_DMD_CONTROL_INST_dmd_dout_b_55_UNCONNECTED,
      dmd_dout_b(54) => NLW_DMD_CONTROL_INST_dmd_dout_b_54_UNCONNECTED,
      dmd_dout_b(53) => NLW_DMD_CONTROL_INST_dmd_dout_b_53_UNCONNECTED,
      dmd_dout_b(52) => NLW_DMD_CONTROL_INST_dmd_dout_b_52_UNCONNECTED,
      dmd_dout_b(51) => NLW_DMD_CONTROL_INST_dmd_dout_b_51_UNCONNECTED,
      dmd_dout_b(50) => NLW_DMD_CONTROL_INST_dmd_dout_b_50_UNCONNECTED,
      dmd_dout_b(49) => NLW_DMD_CONTROL_INST_dmd_dout_b_49_UNCONNECTED,
      dmd_dout_b(48) => NLW_DMD_CONTROL_INST_dmd_dout_b_48_UNCONNECTED,
      dmd_dout_b(47) => NLW_DMD_CONTROL_INST_dmd_dout_b_47_UNCONNECTED,
      dmd_dout_b(46) => NLW_DMD_CONTROL_INST_dmd_dout_b_46_UNCONNECTED,
      dmd_dout_b(45) => NLW_DMD_CONTROL_INST_dmd_dout_b_45_UNCONNECTED,
      dmd_dout_b(44) => NLW_DMD_CONTROL_INST_dmd_dout_b_44_UNCONNECTED,
      dmd_dout_b(43) => NLW_DMD_CONTROL_INST_dmd_dout_b_43_UNCONNECTED,
      dmd_dout_b(42) => NLW_DMD_CONTROL_INST_dmd_dout_b_42_UNCONNECTED,
      dmd_dout_b(41) => NLW_DMD_CONTROL_INST_dmd_dout_b_41_UNCONNECTED,
      dmd_dout_b(40) => NLW_DMD_CONTROL_INST_dmd_dout_b_40_UNCONNECTED,
      dmd_dout_b(39) => NLW_DMD_CONTROL_INST_dmd_dout_b_39_UNCONNECTED,
      dmd_dout_b(38) => NLW_DMD_CONTROL_INST_dmd_dout_b_38_UNCONNECTED,
      dmd_dout_b(37) => NLW_DMD_CONTROL_INST_dmd_dout_b_37_UNCONNECTED,
      dmd_dout_b(36) => NLW_DMD_CONTROL_INST_dmd_dout_b_36_UNCONNECTED,
      dmd_dout_b(35) => NLW_DMD_CONTROL_INST_dmd_dout_b_35_UNCONNECTED,
      dmd_dout_b(34) => NLW_DMD_CONTROL_INST_dmd_dout_b_34_UNCONNECTED,
      dmd_dout_b(33) => NLW_DMD_CONTROL_INST_dmd_dout_b_33_UNCONNECTED,
      dmd_dout_b(32) => NLW_DMD_CONTROL_INST_dmd_dout_b_32_UNCONNECTED,
      dmd_dout_b(31) => NLW_DMD_CONTROL_INST_dmd_dout_b_31_UNCONNECTED,
      dmd_dout_b(30) => NLW_DMD_CONTROL_INST_dmd_dout_b_30_UNCONNECTED,
      dmd_dout_b(29) => NLW_DMD_CONTROL_INST_dmd_dout_b_29_UNCONNECTED,
      dmd_dout_b(28) => NLW_DMD_CONTROL_INST_dmd_dout_b_28_UNCONNECTED,
      dmd_dout_b(27) => NLW_DMD_CONTROL_INST_dmd_dout_b_27_UNCONNECTED,
      dmd_dout_b(26) => NLW_DMD_CONTROL_INST_dmd_dout_b_26_UNCONNECTED,
      dmd_dout_b(25) => NLW_DMD_CONTROL_INST_dmd_dout_b_25_UNCONNECTED,
      dmd_dout_b(24) => NLW_DMD_CONTROL_INST_dmd_dout_b_24_UNCONNECTED,
      dmd_dout_b(23) => NLW_DMD_CONTROL_INST_dmd_dout_b_23_UNCONNECTED,
      dmd_dout_b(22) => NLW_DMD_CONTROL_INST_dmd_dout_b_22_UNCONNECTED,
      dmd_dout_b(21) => NLW_DMD_CONTROL_INST_dmd_dout_b_21_UNCONNECTED,
      dmd_dout_b(20) => NLW_DMD_CONTROL_INST_dmd_dout_b_20_UNCONNECTED,
      dmd_dout_b(19) => NLW_DMD_CONTROL_INST_dmd_dout_b_19_UNCONNECTED,
      dmd_dout_b(18) => NLW_DMD_CONTROL_INST_dmd_dout_b_18_UNCONNECTED,
      dmd_dout_b(17) => NLW_DMD_CONTROL_INST_dmd_dout_b_17_UNCONNECTED,
      dmd_dout_b(16) => NLW_DMD_CONTROL_INST_dmd_dout_b_16_UNCONNECTED,
      dmd_dout_b(15) => NLW_DMD_CONTROL_INST_dmd_dout_b_15_UNCONNECTED,
      dmd_dout_b(14) => NLW_DMD_CONTROL_INST_dmd_dout_b_14_UNCONNECTED,
      dmd_dout_b(13) => NLW_DMD_CONTROL_INST_dmd_dout_b_13_UNCONNECTED,
      dmd_dout_b(12) => NLW_DMD_CONTROL_INST_dmd_dout_b_12_UNCONNECTED,
      dmd_dout_b(11) => NLW_DMD_CONTROL_INST_dmd_dout_b_11_UNCONNECTED,
      dmd_dout_b(10) => NLW_DMD_CONTROL_INST_dmd_dout_b_10_UNCONNECTED,
      dmd_dout_b(9) => NLW_DMD_CONTROL_INST_dmd_dout_b_9_UNCONNECTED,
      dmd_dout_b(8) => NLW_DMD_CONTROL_INST_dmd_dout_b_8_UNCONNECTED,
      dmd_dout_b(7) => NLW_DMD_CONTROL_INST_dmd_dout_b_7_UNCONNECTED,
      dmd_dout_b(6) => NLW_DMD_CONTROL_INST_dmd_dout_b_6_UNCONNECTED,
      dmd_dout_b(5) => NLW_DMD_CONTROL_INST_dmd_dout_b_5_UNCONNECTED,
      dmd_dout_b(4) => NLW_DMD_CONTROL_INST_dmd_dout_b_4_UNCONNECTED,
      dmd_dout_b(3) => NLW_DMD_CONTROL_INST_dmd_dout_b_3_UNCONNECTED,
      dmd_dout_b(2) => NLW_DMD_CONTROL_INST_dmd_dout_b_2_UNCONNECTED,
      dmd_dout_b(1) => NLW_DMD_CONTROL_INST_dmd_dout_b_1_UNCONNECTED,
      dmd_dout_b(0) => NLW_DMD_CONTROL_INST_dmd_dout_b_0_UNCONNECTED,
      dmd_dout_c(63) => NLW_DMD_CONTROL_INST_dmd_dout_c_63_UNCONNECTED,
      dmd_dout_c(62) => NLW_DMD_CONTROL_INST_dmd_dout_c_62_UNCONNECTED,
      dmd_dout_c(61) => NLW_DMD_CONTROL_INST_dmd_dout_c_61_UNCONNECTED,
      dmd_dout_c(60) => NLW_DMD_CONTROL_INST_dmd_dout_c_60_UNCONNECTED,
      dmd_dout_c(59) => NLW_DMD_CONTROL_INST_dmd_dout_c_59_UNCONNECTED,
      dmd_dout_c(58) => NLW_DMD_CONTROL_INST_dmd_dout_c_58_UNCONNECTED,
      dmd_dout_c(57) => NLW_DMD_CONTROL_INST_dmd_dout_c_57_UNCONNECTED,
      dmd_dout_c(56) => NLW_DMD_CONTROL_INST_dmd_dout_c_56_UNCONNECTED,
      dmd_dout_c(55) => NLW_DMD_CONTROL_INST_dmd_dout_c_55_UNCONNECTED,
      dmd_dout_c(54) => NLW_DMD_CONTROL_INST_dmd_dout_c_54_UNCONNECTED,
      dmd_dout_c(53) => NLW_DMD_CONTROL_INST_dmd_dout_c_53_UNCONNECTED,
      dmd_dout_c(52) => NLW_DMD_CONTROL_INST_dmd_dout_c_52_UNCONNECTED,
      dmd_dout_c(51) => NLW_DMD_CONTROL_INST_dmd_dout_c_51_UNCONNECTED,
      dmd_dout_c(50) => NLW_DMD_CONTROL_INST_dmd_dout_c_50_UNCONNECTED,
      dmd_dout_c(49) => NLW_DMD_CONTROL_INST_dmd_dout_c_49_UNCONNECTED,
      dmd_dout_c(48) => NLW_DMD_CONTROL_INST_dmd_dout_c_48_UNCONNECTED,
      dmd_dout_c(47) => NLW_DMD_CONTROL_INST_dmd_dout_c_47_UNCONNECTED,
      dmd_dout_c(46) => NLW_DMD_CONTROL_INST_dmd_dout_c_46_UNCONNECTED,
      dmd_dout_c(45) => NLW_DMD_CONTROL_INST_dmd_dout_c_45_UNCONNECTED,
      dmd_dout_c(44) => NLW_DMD_CONTROL_INST_dmd_dout_c_44_UNCONNECTED,
      dmd_dout_c(43) => NLW_DMD_CONTROL_INST_dmd_dout_c_43_UNCONNECTED,
      dmd_dout_c(42) => NLW_DMD_CONTROL_INST_dmd_dout_c_42_UNCONNECTED,
      dmd_dout_c(41) => NLW_DMD_CONTROL_INST_dmd_dout_c_41_UNCONNECTED,
      dmd_dout_c(40) => NLW_DMD_CONTROL_INST_dmd_dout_c_40_UNCONNECTED,
      dmd_dout_c(39) => NLW_DMD_CONTROL_INST_dmd_dout_c_39_UNCONNECTED,
      dmd_dout_c(38) => NLW_DMD_CONTROL_INST_dmd_dout_c_38_UNCONNECTED,
      dmd_dout_c(37) => NLW_DMD_CONTROL_INST_dmd_dout_c_37_UNCONNECTED,
      dmd_dout_c(36) => NLW_DMD_CONTROL_INST_dmd_dout_c_36_UNCONNECTED,
      dmd_dout_c(35) => NLW_DMD_CONTROL_INST_dmd_dout_c_35_UNCONNECTED,
      dmd_dout_c(34) => NLW_DMD_CONTROL_INST_dmd_dout_c_34_UNCONNECTED,
      dmd_dout_c(33) => NLW_DMD_CONTROL_INST_dmd_dout_c_33_UNCONNECTED,
      dmd_dout_c(32) => NLW_DMD_CONTROL_INST_dmd_dout_c_32_UNCONNECTED,
      dmd_dout_c(31) => NLW_DMD_CONTROL_INST_dmd_dout_c_31_UNCONNECTED,
      dmd_dout_c(30) => NLW_DMD_CONTROL_INST_dmd_dout_c_30_UNCONNECTED,
      dmd_dout_c(29) => NLW_DMD_CONTROL_INST_dmd_dout_c_29_UNCONNECTED,
      dmd_dout_c(28) => NLW_DMD_CONTROL_INST_dmd_dout_c_28_UNCONNECTED,
      dmd_dout_c(27) => NLW_DMD_CONTROL_INST_dmd_dout_c_27_UNCONNECTED,
      dmd_dout_c(26) => NLW_DMD_CONTROL_INST_dmd_dout_c_26_UNCONNECTED,
      dmd_dout_c(25) => NLW_DMD_CONTROL_INST_dmd_dout_c_25_UNCONNECTED,
      dmd_dout_c(24) => NLW_DMD_CONTROL_INST_dmd_dout_c_24_UNCONNECTED,
      dmd_dout_c(23) => NLW_DMD_CONTROL_INST_dmd_dout_c_23_UNCONNECTED,
      dmd_dout_c(22) => NLW_DMD_CONTROL_INST_dmd_dout_c_22_UNCONNECTED,
      dmd_dout_c(21) => NLW_DMD_CONTROL_INST_dmd_dout_c_21_UNCONNECTED,
      dmd_dout_c(20) => NLW_DMD_CONTROL_INST_dmd_dout_c_20_UNCONNECTED,
      dmd_dout_c(19) => NLW_DMD_CONTROL_INST_dmd_dout_c_19_UNCONNECTED,
      dmd_dout_c(18) => NLW_DMD_CONTROL_INST_dmd_dout_c_18_UNCONNECTED,
      dmd_dout_c(17) => NLW_DMD_CONTROL_INST_dmd_dout_c_17_UNCONNECTED,
      dmd_dout_c(16) => NLW_DMD_CONTROL_INST_dmd_dout_c_16_UNCONNECTED,
      dmd_dout_c(15) => NLW_DMD_CONTROL_INST_dmd_dout_c_15_UNCONNECTED,
      dmd_dout_c(14) => NLW_DMD_CONTROL_INST_dmd_dout_c_14_UNCONNECTED,
      dmd_dout_c(13) => NLW_DMD_CONTROL_INST_dmd_dout_c_13_UNCONNECTED,
      dmd_dout_c(12) => NLW_DMD_CONTROL_INST_dmd_dout_c_12_UNCONNECTED,
      dmd_dout_c(11) => NLW_DMD_CONTROL_INST_dmd_dout_c_11_UNCONNECTED,
      dmd_dout_c(10) => NLW_DMD_CONTROL_INST_dmd_dout_c_10_UNCONNECTED,
      dmd_dout_c(9) => NLW_DMD_CONTROL_INST_dmd_dout_c_9_UNCONNECTED,
      dmd_dout_c(8) => NLW_DMD_CONTROL_INST_dmd_dout_c_8_UNCONNECTED,
      dmd_dout_c(7) => NLW_DMD_CONTROL_INST_dmd_dout_c_7_UNCONNECTED,
      dmd_dout_c(6) => NLW_DMD_CONTROL_INST_dmd_dout_c_6_UNCONNECTED,
      dmd_dout_c(5) => NLW_DMD_CONTROL_INST_dmd_dout_c_5_UNCONNECTED,
      dmd_dout_c(4) => NLW_DMD_CONTROL_INST_dmd_dout_c_4_UNCONNECTED,
      dmd_dout_c(3) => NLW_DMD_CONTROL_INST_dmd_dout_c_3_UNCONNECTED,
      dmd_dout_c(2) => NLW_DMD_CONTROL_INST_dmd_dout_c_2_UNCONNECTED,
      dmd_dout_c(1) => NLW_DMD_CONTROL_INST_dmd_dout_c_1_UNCONNECTED,
      dmd_dout_c(0) => NLW_DMD_CONTROL_INST_dmd_dout_c_0_UNCONNECTED,
      dmd_dout_d(63) => NLW_DMD_CONTROL_INST_dmd_dout_d_63_UNCONNECTED,
      dmd_dout_d(62) => NLW_DMD_CONTROL_INST_dmd_dout_d_62_UNCONNECTED,
      dmd_dout_d(61) => NLW_DMD_CONTROL_INST_dmd_dout_d_61_UNCONNECTED,
      dmd_dout_d(60) => NLW_DMD_CONTROL_INST_dmd_dout_d_60_UNCONNECTED,
      dmd_dout_d(59) => NLW_DMD_CONTROL_INST_dmd_dout_d_59_UNCONNECTED,
      dmd_dout_d(58) => NLW_DMD_CONTROL_INST_dmd_dout_d_58_UNCONNECTED,
      dmd_dout_d(57) => NLW_DMD_CONTROL_INST_dmd_dout_d_57_UNCONNECTED,
      dmd_dout_d(56) => NLW_DMD_CONTROL_INST_dmd_dout_d_56_UNCONNECTED,
      dmd_dout_d(55) => NLW_DMD_CONTROL_INST_dmd_dout_d_55_UNCONNECTED,
      dmd_dout_d(54) => NLW_DMD_CONTROL_INST_dmd_dout_d_54_UNCONNECTED,
      dmd_dout_d(53) => NLW_DMD_CONTROL_INST_dmd_dout_d_53_UNCONNECTED,
      dmd_dout_d(52) => NLW_DMD_CONTROL_INST_dmd_dout_d_52_UNCONNECTED,
      dmd_dout_d(51) => NLW_DMD_CONTROL_INST_dmd_dout_d_51_UNCONNECTED,
      dmd_dout_d(50) => NLW_DMD_CONTROL_INST_dmd_dout_d_50_UNCONNECTED,
      dmd_dout_d(49) => NLW_DMD_CONTROL_INST_dmd_dout_d_49_UNCONNECTED,
      dmd_dout_d(48) => NLW_DMD_CONTROL_INST_dmd_dout_d_48_UNCONNECTED,
      dmd_dout_d(47) => NLW_DMD_CONTROL_INST_dmd_dout_d_47_UNCONNECTED,
      dmd_dout_d(46) => NLW_DMD_CONTROL_INST_dmd_dout_d_46_UNCONNECTED,
      dmd_dout_d(45) => NLW_DMD_CONTROL_INST_dmd_dout_d_45_UNCONNECTED,
      dmd_dout_d(44) => NLW_DMD_CONTROL_INST_dmd_dout_d_44_UNCONNECTED,
      dmd_dout_d(43) => NLW_DMD_CONTROL_INST_dmd_dout_d_43_UNCONNECTED,
      dmd_dout_d(42) => NLW_DMD_CONTROL_INST_dmd_dout_d_42_UNCONNECTED,
      dmd_dout_d(41) => NLW_DMD_CONTROL_INST_dmd_dout_d_41_UNCONNECTED,
      dmd_dout_d(40) => NLW_DMD_CONTROL_INST_dmd_dout_d_40_UNCONNECTED,
      dmd_dout_d(39) => NLW_DMD_CONTROL_INST_dmd_dout_d_39_UNCONNECTED,
      dmd_dout_d(38) => NLW_DMD_CONTROL_INST_dmd_dout_d_38_UNCONNECTED,
      dmd_dout_d(37) => NLW_DMD_CONTROL_INST_dmd_dout_d_37_UNCONNECTED,
      dmd_dout_d(36) => NLW_DMD_CONTROL_INST_dmd_dout_d_36_UNCONNECTED,
      dmd_dout_d(35) => NLW_DMD_CONTROL_INST_dmd_dout_d_35_UNCONNECTED,
      dmd_dout_d(34) => NLW_DMD_CONTROL_INST_dmd_dout_d_34_UNCONNECTED,
      dmd_dout_d(33) => NLW_DMD_CONTROL_INST_dmd_dout_d_33_UNCONNECTED,
      dmd_dout_d(32) => NLW_DMD_CONTROL_INST_dmd_dout_d_32_UNCONNECTED,
      dmd_dout_d(31) => NLW_DMD_CONTROL_INST_dmd_dout_d_31_UNCONNECTED,
      dmd_dout_d(30) => NLW_DMD_CONTROL_INST_dmd_dout_d_30_UNCONNECTED,
      dmd_dout_d(29) => NLW_DMD_CONTROL_INST_dmd_dout_d_29_UNCONNECTED,
      dmd_dout_d(28) => NLW_DMD_CONTROL_INST_dmd_dout_d_28_UNCONNECTED,
      dmd_dout_d(27) => NLW_DMD_CONTROL_INST_dmd_dout_d_27_UNCONNECTED,
      dmd_dout_d(26) => NLW_DMD_CONTROL_INST_dmd_dout_d_26_UNCONNECTED,
      dmd_dout_d(25) => NLW_DMD_CONTROL_INST_dmd_dout_d_25_UNCONNECTED,
      dmd_dout_d(24) => NLW_DMD_CONTROL_INST_dmd_dout_d_24_UNCONNECTED,
      dmd_dout_d(23) => NLW_DMD_CONTROL_INST_dmd_dout_d_23_UNCONNECTED,
      dmd_dout_d(22) => NLW_DMD_CONTROL_INST_dmd_dout_d_22_UNCONNECTED,
      dmd_dout_d(21) => NLW_DMD_CONTROL_INST_dmd_dout_d_21_UNCONNECTED,
      dmd_dout_d(20) => NLW_DMD_CONTROL_INST_dmd_dout_d_20_UNCONNECTED,
      dmd_dout_d(19) => NLW_DMD_CONTROL_INST_dmd_dout_d_19_UNCONNECTED,
      dmd_dout_d(18) => NLW_DMD_CONTROL_INST_dmd_dout_d_18_UNCONNECTED,
      dmd_dout_d(17) => NLW_DMD_CONTROL_INST_dmd_dout_d_17_UNCONNECTED,
      dmd_dout_d(16) => NLW_DMD_CONTROL_INST_dmd_dout_d_16_UNCONNECTED,
      dmd_dout_d(15) => NLW_DMD_CONTROL_INST_dmd_dout_d_15_UNCONNECTED,
      dmd_dout_d(14) => NLW_DMD_CONTROL_INST_dmd_dout_d_14_UNCONNECTED,
      dmd_dout_d(13) => NLW_DMD_CONTROL_INST_dmd_dout_d_13_UNCONNECTED,
      dmd_dout_d(12) => NLW_DMD_CONTROL_INST_dmd_dout_d_12_UNCONNECTED,
      dmd_dout_d(11) => NLW_DMD_CONTROL_INST_dmd_dout_d_11_UNCONNECTED,
      dmd_dout_d(10) => NLW_DMD_CONTROL_INST_dmd_dout_d_10_UNCONNECTED,
      dmd_dout_d(9) => NLW_DMD_CONTROL_INST_dmd_dout_d_9_UNCONNECTED,
      dmd_dout_d(8) => NLW_DMD_CONTROL_INST_dmd_dout_d_8_UNCONNECTED,
      dmd_dout_d(7) => NLW_DMD_CONTROL_INST_dmd_dout_d_7_UNCONNECTED,
      dmd_dout_d(6) => NLW_DMD_CONTROL_INST_dmd_dout_d_6_UNCONNECTED,
      dmd_dout_d(5) => NLW_DMD_CONTROL_INST_dmd_dout_d_5_UNCONNECTED,
      dmd_dout_d(4) => NLW_DMD_CONTROL_INST_dmd_dout_d_4_UNCONNECTED,
      dmd_dout_d(3) => NLW_DMD_CONTROL_INST_dmd_dout_d_3_UNCONNECTED,
      dmd_dout_d(2) => NLW_DMD_CONTROL_INST_dmd_dout_d_2_UNCONNECTED,
      dmd_dout_d(1) => NLW_DMD_CONTROL_INST_dmd_dout_d_1_UNCONNECTED,
      dmd_dout_d(0) => NLW_DMD_CONTROL_INST_dmd_dout_d_0_UNCONNECTED,
      DMD_RowLoads(15) => DMD_RowLoads(15),
      DMD_RowLoads(14) => DMD_RowLoads(14),
      DMD_RowLoads(13) => DMD_RowLoads(13),
      DMD_RowLoads(12) => DMD_RowLoads(12),
      DMD_RowLoads(11) => DMD_RowLoads(11),
      DMD_RowLoads(10) => DMD_RowLoads(10),
      DMD_RowLoads(9) => DMD_RowLoads(9),
      DMD_RowLoads(8) => DMD_RowLoads(8),
      DMD_RowLoads(7) => DMD_RowLoads(7),
      DMD_RowLoads(6) => DMD_RowLoads(6),
      DMD_RowLoads(5) => DMD_RowLoads(5),
      DMD_RowLoads(4) => DMD_RowLoads(4),
      DMD_RowLoads(3) => DMD_RowLoads(3),
      DMD_RowLoads(2) => DMD_RowLoads(2),
      DMD_RowLoads(1) => DMD_RowLoads(1),
      DMD_RowLoads(0) => DMD_RowLoads(0),
      fifo_cd_data_out(127) => fifo_cd_data_out(127),
      fifo_cd_data_out(126) => fifo_cd_data_out(126),
      fifo_cd_data_out(125) => fifo_cd_data_out(125),
      fifo_cd_data_out(124) => fifo_cd_data_out(124),
      fifo_cd_data_out(123) => fifo_cd_data_out(123),
      fifo_cd_data_out(122) => fifo_cd_data_out(122),
      fifo_cd_data_out(121) => fifo_cd_data_out(121),
      fifo_cd_data_out(120) => fifo_cd_data_out(120),
      fifo_cd_data_out(119) => fifo_cd_data_out(119),
      fifo_cd_data_out(118) => fifo_cd_data_out(118),
      fifo_cd_data_out(117) => fifo_cd_data_out(117),
      fifo_cd_data_out(116) => fifo_cd_data_out(116),
      fifo_cd_data_out(115) => fifo_cd_data_out(115),
      fifo_cd_data_out(114) => fifo_cd_data_out(114),
      fifo_cd_data_out(113) => fifo_cd_data_out(113),
      fifo_cd_data_out(112) => fifo_cd_data_out(112),
      fifo_cd_data_out(111) => fifo_cd_data_out(111),
      fifo_cd_data_out(110) => fifo_cd_data_out(110),
      fifo_cd_data_out(109) => fifo_cd_data_out(109),
      fifo_cd_data_out(108) => fifo_cd_data_out(108),
      fifo_cd_data_out(107) => fifo_cd_data_out(107),
      fifo_cd_data_out(106) => fifo_cd_data_out(106),
      fifo_cd_data_out(105) => fifo_cd_data_out(105),
      fifo_cd_data_out(104) => fifo_cd_data_out(104),
      fifo_cd_data_out(103) => fifo_cd_data_out(103),
      fifo_cd_data_out(102) => fifo_cd_data_out(102),
      fifo_cd_data_out(101) => fifo_cd_data_out(101),
      fifo_cd_data_out(100) => fifo_cd_data_out(100),
      fifo_cd_data_out(99) => fifo_cd_data_out(99),
      fifo_cd_data_out(98) => fifo_cd_data_out(98),
      fifo_cd_data_out(97) => fifo_cd_data_out(97),
      fifo_cd_data_out(96) => fifo_cd_data_out(96),
      fifo_cd_data_out(95) => fifo_cd_data_out(95),
      fifo_cd_data_out(94) => fifo_cd_data_out(94),
      fifo_cd_data_out(93) => fifo_cd_data_out(93),
      fifo_cd_data_out(92) => fifo_cd_data_out(92),
      fifo_cd_data_out(91) => fifo_cd_data_out(91),
      fifo_cd_data_out(90) => fifo_cd_data_out(90),
      fifo_cd_data_out(89) => fifo_cd_data_out(89),
      fifo_cd_data_out(88) => fifo_cd_data_out(88),
      fifo_cd_data_out(87) => fifo_cd_data_out(87),
      fifo_cd_data_out(86) => fifo_cd_data_out(86),
      fifo_cd_data_out(85) => fifo_cd_data_out(85),
      fifo_cd_data_out(84) => fifo_cd_data_out(84),
      fifo_cd_data_out(83) => fifo_cd_data_out(83),
      fifo_cd_data_out(82) => fifo_cd_data_out(82),
      fifo_cd_data_out(81) => fifo_cd_data_out(81),
      fifo_cd_data_out(80) => fifo_cd_data_out(80),
      fifo_cd_data_out(79) => fifo_cd_data_out(79),
      fifo_cd_data_out(78) => fifo_cd_data_out(78),
      fifo_cd_data_out(77) => fifo_cd_data_out(77),
      fifo_cd_data_out(76) => fifo_cd_data_out(76),
      fifo_cd_data_out(75) => fifo_cd_data_out(75),
      fifo_cd_data_out(74) => fifo_cd_data_out(74),
      fifo_cd_data_out(73) => fifo_cd_data_out(73),
      fifo_cd_data_out(72) => fifo_cd_data_out(72),
      fifo_cd_data_out(71) => fifo_cd_data_out(71),
      fifo_cd_data_out(70) => fifo_cd_data_out(70),
      fifo_cd_data_out(69) => fifo_cd_data_out(69),
      fifo_cd_data_out(68) => fifo_cd_data_out(68),
      fifo_cd_data_out(67) => fifo_cd_data_out(67),
      fifo_cd_data_out(66) => fifo_cd_data_out(66),
      fifo_cd_data_out(65) => fifo_cd_data_out(65),
      fifo_cd_data_out(64) => fifo_cd_data_out(64),
      fifo_cd_data_out(63) => fifo_cd_data_out(63),
      fifo_cd_data_out(62) => fifo_cd_data_out(62),
      fifo_cd_data_out(61) => fifo_cd_data_out(61),
      fifo_cd_data_out(60) => fifo_cd_data_out(60),
      fifo_cd_data_out(59) => fifo_cd_data_out(59),
      fifo_cd_data_out(58) => fifo_cd_data_out(58),
      fifo_cd_data_out(57) => fifo_cd_data_out(57),
      fifo_cd_data_out(56) => fifo_cd_data_out(56),
      fifo_cd_data_out(55) => fifo_cd_data_out(55),
      fifo_cd_data_out(54) => fifo_cd_data_out(54),
      fifo_cd_data_out(53) => fifo_cd_data_out(53),
      fifo_cd_data_out(52) => fifo_cd_data_out(52),
      fifo_cd_data_out(51) => fifo_cd_data_out(51),
      fifo_cd_data_out(50) => fifo_cd_data_out(50),
      fifo_cd_data_out(49) => fifo_cd_data_out(49),
      fifo_cd_data_out(48) => fifo_cd_data_out(48),
      fifo_cd_data_out(47) => fifo_cd_data_out(47),
      fifo_cd_data_out(46) => fifo_cd_data_out(46),
      fifo_cd_data_out(45) => fifo_cd_data_out(45),
      fifo_cd_data_out(44) => fifo_cd_data_out(44),
      fifo_cd_data_out(43) => fifo_cd_data_out(43),
      fifo_cd_data_out(42) => fifo_cd_data_out(42),
      fifo_cd_data_out(41) => fifo_cd_data_out(41),
      fifo_cd_data_out(40) => fifo_cd_data_out(40),
      fifo_cd_data_out(39) => fifo_cd_data_out(39),
      fifo_cd_data_out(38) => fifo_cd_data_out(38),
      fifo_cd_data_out(37) => fifo_cd_data_out(37),
      fifo_cd_data_out(36) => fifo_cd_data_out(36),
      fifo_cd_data_out(35) => fifo_cd_data_out(35),
      fifo_cd_data_out(34) => fifo_cd_data_out(34),
      fifo_cd_data_out(33) => fifo_cd_data_out(33),
      fifo_cd_data_out(32) => fifo_cd_data_out(32),
      fifo_cd_data_out(31) => fifo_cd_data_out(31),
      fifo_cd_data_out(30) => fifo_cd_data_out(30),
      fifo_cd_data_out(29) => fifo_cd_data_out(29),
      fifo_cd_data_out(28) => fifo_cd_data_out(28),
      fifo_cd_data_out(27) => fifo_cd_data_out(27),
      fifo_cd_data_out(26) => fifo_cd_data_out(26),
      fifo_cd_data_out(25) => fifo_cd_data_out(25),
      fifo_cd_data_out(24) => fifo_cd_data_out(24),
      fifo_cd_data_out(23) => fifo_cd_data_out(23),
      fifo_cd_data_out(22) => fifo_cd_data_out(22),
      fifo_cd_data_out(21) => fifo_cd_data_out(21),
      fifo_cd_data_out(20) => fifo_cd_data_out(20),
      fifo_cd_data_out(19) => fifo_cd_data_out(19),
      fifo_cd_data_out(18) => fifo_cd_data_out(18),
      fifo_cd_data_out(17) => fifo_cd_data_out(17),
      fifo_cd_data_out(16) => fifo_cd_data_out(16),
      fifo_cd_data_out(15) => fifo_cd_data_out(15),
      fifo_cd_data_out(14) => fifo_cd_data_out(14),
      fifo_cd_data_out(13) => fifo_cd_data_out(13),
      fifo_cd_data_out(12) => fifo_cd_data_out(12),
      fifo_cd_data_out(11) => fifo_cd_data_out(11),
      fifo_cd_data_out(10) => fifo_cd_data_out(10),
      fifo_cd_data_out(9) => fifo_cd_data_out(9),
      fifo_cd_data_out(8) => fifo_cd_data_out(8),
      fifo_cd_data_out(7) => fifo_cd_data_out(7),
      fifo_cd_data_out(6) => fifo_cd_data_out(6),
      fifo_cd_data_out(5) => fifo_cd_data_out(5),
      fifo_cd_data_out(4) => fifo_cd_data_out(4),
      fifo_cd_data_out(3) => fifo_cd_data_out(3),
      fifo_cd_data_out(2) => fifo_cd_data_out(2),
      fifo_cd_data_out(1) => fifo_cd_data_out(1),
      fifo_cd_data_out(0) => fifo_cd_data_out(0),
      fifo_ab_data_out(127) => fifo_ab_data_out(127),
      fifo_ab_data_out(126) => fifo_ab_data_out(126),
      fifo_ab_data_out(125) => fifo_ab_data_out(125),
      fifo_ab_data_out(124) => fifo_ab_data_out(124),
      fifo_ab_data_out(123) => fifo_ab_data_out(123),
      fifo_ab_data_out(122) => fifo_ab_data_out(122),
      fifo_ab_data_out(121) => fifo_ab_data_out(121),
      fifo_ab_data_out(120) => fifo_ab_data_out(120),
      fifo_ab_data_out(119) => fifo_ab_data_out(119),
      fifo_ab_data_out(118) => fifo_ab_data_out(118),
      fifo_ab_data_out(117) => fifo_ab_data_out(117),
      fifo_ab_data_out(116) => fifo_ab_data_out(116),
      fifo_ab_data_out(115) => fifo_ab_data_out(115),
      fifo_ab_data_out(114) => fifo_ab_data_out(114),
      fifo_ab_data_out(113) => fifo_ab_data_out(113),
      fifo_ab_data_out(112) => fifo_ab_data_out(112),
      fifo_ab_data_out(111) => fifo_ab_data_out(111),
      fifo_ab_data_out(110) => fifo_ab_data_out(110),
      fifo_ab_data_out(109) => fifo_ab_data_out(109),
      fifo_ab_data_out(108) => fifo_ab_data_out(108),
      fifo_ab_data_out(107) => fifo_ab_data_out(107),
      fifo_ab_data_out(106) => fifo_ab_data_out(106),
      fifo_ab_data_out(105) => fifo_ab_data_out(105),
      fifo_ab_data_out(104) => fifo_ab_data_out(104),
      fifo_ab_data_out(103) => fifo_ab_data_out(103),
      fifo_ab_data_out(102) => fifo_ab_data_out(102),
      fifo_ab_data_out(101) => fifo_ab_data_out(101),
      fifo_ab_data_out(100) => fifo_ab_data_out(100),
      fifo_ab_data_out(99) => fifo_ab_data_out(99),
      fifo_ab_data_out(98) => fifo_ab_data_out(98),
      fifo_ab_data_out(97) => fifo_ab_data_out(97),
      fifo_ab_data_out(96) => fifo_ab_data_out(96),
      fifo_ab_data_out(95) => fifo_ab_data_out(95),
      fifo_ab_data_out(94) => fifo_ab_data_out(94),
      fifo_ab_data_out(93) => fifo_ab_data_out(93),
      fifo_ab_data_out(92) => fifo_ab_data_out(92),
      fifo_ab_data_out(91) => fifo_ab_data_out(91),
      fifo_ab_data_out(90) => fifo_ab_data_out(90),
      fifo_ab_data_out(89) => fifo_ab_data_out(89),
      fifo_ab_data_out(88) => fifo_ab_data_out(88),
      fifo_ab_data_out(87) => fifo_ab_data_out(87),
      fifo_ab_data_out(86) => fifo_ab_data_out(86),
      fifo_ab_data_out(85) => fifo_ab_data_out(85),
      fifo_ab_data_out(84) => fifo_ab_data_out(84),
      fifo_ab_data_out(83) => fifo_ab_data_out(83),
      fifo_ab_data_out(82) => fifo_ab_data_out(82),
      fifo_ab_data_out(81) => fifo_ab_data_out(81),
      fifo_ab_data_out(80) => fifo_ab_data_out(80),
      fifo_ab_data_out(79) => fifo_ab_data_out(79),
      fifo_ab_data_out(78) => fifo_ab_data_out(78),
      fifo_ab_data_out(77) => fifo_ab_data_out(77),
      fifo_ab_data_out(76) => fifo_ab_data_out(76),
      fifo_ab_data_out(75) => fifo_ab_data_out(75),
      fifo_ab_data_out(74) => fifo_ab_data_out(74),
      fifo_ab_data_out(73) => fifo_ab_data_out(73),
      fifo_ab_data_out(72) => fifo_ab_data_out(72),
      fifo_ab_data_out(71) => fifo_ab_data_out(71),
      fifo_ab_data_out(70) => fifo_ab_data_out(70),
      fifo_ab_data_out(69) => fifo_ab_data_out(69),
      fifo_ab_data_out(68) => fifo_ab_data_out(68),
      fifo_ab_data_out(67) => fifo_ab_data_out(67),
      fifo_ab_data_out(66) => fifo_ab_data_out(66),
      fifo_ab_data_out(65) => fifo_ab_data_out(65),
      fifo_ab_data_out(64) => fifo_ab_data_out(64),
      fifo_ab_data_out(63) => fifo_ab_data_out(63),
      fifo_ab_data_out(62) => fifo_ab_data_out(62),
      fifo_ab_data_out(61) => fifo_ab_data_out(61),
      fifo_ab_data_out(60) => fifo_ab_data_out(60),
      fifo_ab_data_out(59) => fifo_ab_data_out(59),
      fifo_ab_data_out(58) => fifo_ab_data_out(58),
      fifo_ab_data_out(57) => fifo_ab_data_out(57),
      fifo_ab_data_out(56) => fifo_ab_data_out(56),
      fifo_ab_data_out(55) => fifo_ab_data_out(55),
      fifo_ab_data_out(54) => fifo_ab_data_out(54),
      fifo_ab_data_out(53) => fifo_ab_data_out(53),
      fifo_ab_data_out(52) => fifo_ab_data_out(52),
      fifo_ab_data_out(51) => fifo_ab_data_out(51),
      fifo_ab_data_out(50) => fifo_ab_data_out(50),
      fifo_ab_data_out(49) => fifo_ab_data_out(49),
      fifo_ab_data_out(48) => fifo_ab_data_out(48),
      fifo_ab_data_out(47) => fifo_ab_data_out(47),
      fifo_ab_data_out(46) => fifo_ab_data_out(46),
      fifo_ab_data_out(45) => fifo_ab_data_out(45),
      fifo_ab_data_out(44) => fifo_ab_data_out(44),
      fifo_ab_data_out(43) => fifo_ab_data_out(43),
      fifo_ab_data_out(42) => fifo_ab_data_out(42),
      fifo_ab_data_out(41) => fifo_ab_data_out(41),
      fifo_ab_data_out(40) => fifo_ab_data_out(40),
      fifo_ab_data_out(39) => fifo_ab_data_out(39),
      fifo_ab_data_out(38) => fifo_ab_data_out(38),
      fifo_ab_data_out(37) => fifo_ab_data_out(37),
      fifo_ab_data_out(36) => fifo_ab_data_out(36),
      fifo_ab_data_out(35) => fifo_ab_data_out(35),
      fifo_ab_data_out(34) => fifo_ab_data_out(34),
      fifo_ab_data_out(33) => fifo_ab_data_out(33),
      fifo_ab_data_out(32) => fifo_ab_data_out(32),
      fifo_ab_data_out(31) => fifo_ab_data_out(31),
      fifo_ab_data_out(30) => fifo_ab_data_out(30),
      fifo_ab_data_out(29) => fifo_ab_data_out(29),
      fifo_ab_data_out(28) => fifo_ab_data_out(28),
      fifo_ab_data_out(27) => fifo_ab_data_out(27),
      fifo_ab_data_out(26) => fifo_ab_data_out(26),
      fifo_ab_data_out(25) => fifo_ab_data_out(25),
      fifo_ab_data_out(24) => fifo_ab_data_out(24),
      fifo_ab_data_out(23) => fifo_ab_data_out(23),
      fifo_ab_data_out(22) => fifo_ab_data_out(22),
      fifo_ab_data_out(21) => fifo_ab_data_out(21),
      fifo_ab_data_out(20) => fifo_ab_data_out(20),
      fifo_ab_data_out(19) => fifo_ab_data_out(19),
      fifo_ab_data_out(18) => fifo_ab_data_out(18),
      fifo_ab_data_out(17) => fifo_ab_data_out(17),
      fifo_ab_data_out(16) => fifo_ab_data_out(16),
      fifo_ab_data_out(15) => fifo_ab_data_out(15),
      fifo_ab_data_out(14) => fifo_ab_data_out(14),
      fifo_ab_data_out(13) => fifo_ab_data_out(13),
      fifo_ab_data_out(12) => fifo_ab_data_out(12),
      fifo_ab_data_out(11) => fifo_ab_data_out(11),
      fifo_ab_data_out(10) => fifo_ab_data_out(10),
      fifo_ab_data_out(9) => fifo_ab_data_out(9),
      fifo_ab_data_out(8) => fifo_ab_data_out(8),
      fifo_ab_data_out(7) => fifo_ab_data_out(7),
      fifo_ab_data_out(6) => fifo_ab_data_out(6),
      fifo_ab_data_out(5) => fifo_ab_data_out(5),
      fifo_ab_data_out(4) => fifo_ab_data_out(4),
      fifo_ab_data_out(3) => fifo_ab_data_out(3),
      fifo_ab_data_out(2) => fifo_ab_data_out(2),
      fifo_ab_data_out(1) => fifo_ab_data_out(1),
      fifo_ab_data_out(0) => fifo_ab_data_out(0)
    );
  USB_IO_INST : USB_IO
    port map (
      reset_i => reset_i,
      fifo_ren => ctl1,
      mem_fifo_reset => mem_wr_fifo_reset,
      dmd_1080p_connected => full_buss_connected,
      system_clk => clk_g,
      reg_data_valid => reg_data_valid,
      system_reset => system_reset,
      dmd_get_row_data => dmd_get_row_data,
      fifo_regn => ctl2,
      mem_get_data => mem_get_data,
      dmd_row_fifo_reset => dmd_row_fifo_reset,
      fifo_wen => ctl0,
      ifclk => clk_usb,
      mem_wr_valid => mem_wr_valid,
      mem_wr_data_valid => mem_wr_data_valid,
      mem_clk => mem_clk2x,
      bidir(15) => bidir(15),
      bidir(14) => bidir(14),
      bidir(13) => bidir(13),
      bidir(12) => bidir(12),
      bidir(11) => bidir(11),
      bidir(10) => bidir(10),
      bidir(9) => bidir(9),
      bidir(8) => bidir(8),
      bidir(7) => bidir(7),
      bidir(6) => bidir(6),
      bidir(5) => bidir(5),
      bidir(4) => bidir(4),
      bidir(3) => bidir(3),
      bidir(2) => bidir(2),
      bidir(1) => bidir(1),
      bidir(0) => bidir(0),
      reg_data_from_usb(15) => reg_data_from_usb(15),
      reg_data_from_usb(14) => reg_data_from_usb(14),
      reg_data_from_usb(13) => reg_data_from_usb(13),
      reg_data_from_usb(12) => reg_data_from_usb(12),
      reg_data_from_usb(11) => reg_data_from_usb(11),
      reg_data_from_usb(10) => reg_data_from_usb(10),
      reg_data_from_usb(9) => reg_data_from_usb(9),
      reg_data_from_usb(8) => reg_data_from_usb(8),
      reg_data_from_usb(7) => reg_data_from_usb(7),
      reg_data_from_usb(6) => reg_data_from_usb(6),
      reg_data_from_usb(5) => reg_data_from_usb(5),
      reg_data_from_usb(4) => reg_data_from_usb(4),
      reg_data_from_usb(3) => reg_data_from_usb(3),
      reg_data_from_usb(2) => reg_data_from_usb(2),
      reg_data_from_usb(1) => reg_data_from_usb(1),
      reg_data_from_usb(0) => reg_data_from_usb(0),
      fifo_cd_data_out(127) => fifo_cd_data_out(127),
      fifo_cd_data_out(126) => fifo_cd_data_out(126),
      fifo_cd_data_out(125) => fifo_cd_data_out(125),
      fifo_cd_data_out(124) => fifo_cd_data_out(124),
      fifo_cd_data_out(123) => fifo_cd_data_out(123),
      fifo_cd_data_out(122) => fifo_cd_data_out(122),
      fifo_cd_data_out(121) => fifo_cd_data_out(121),
      fifo_cd_data_out(120) => fifo_cd_data_out(120),
      fifo_cd_data_out(119) => fifo_cd_data_out(119),
      fifo_cd_data_out(118) => fifo_cd_data_out(118),
      fifo_cd_data_out(117) => fifo_cd_data_out(117),
      fifo_cd_data_out(116) => fifo_cd_data_out(116),
      fifo_cd_data_out(115) => fifo_cd_data_out(115),
      fifo_cd_data_out(114) => fifo_cd_data_out(114),
      fifo_cd_data_out(113) => fifo_cd_data_out(113),
      fifo_cd_data_out(112) => fifo_cd_data_out(112),
      fifo_cd_data_out(111) => fifo_cd_data_out(111),
      fifo_cd_data_out(110) => fifo_cd_data_out(110),
      fifo_cd_data_out(109) => fifo_cd_data_out(109),
      fifo_cd_data_out(108) => fifo_cd_data_out(108),
      fifo_cd_data_out(107) => fifo_cd_data_out(107),
      fifo_cd_data_out(106) => fifo_cd_data_out(106),
      fifo_cd_data_out(105) => fifo_cd_data_out(105),
      fifo_cd_data_out(104) => fifo_cd_data_out(104),
      fifo_cd_data_out(103) => fifo_cd_data_out(103),
      fifo_cd_data_out(102) => fifo_cd_data_out(102),
      fifo_cd_data_out(101) => fifo_cd_data_out(101),
      fifo_cd_data_out(100) => fifo_cd_data_out(100),
      fifo_cd_data_out(99) => fifo_cd_data_out(99),
      fifo_cd_data_out(98) => fifo_cd_data_out(98),
      fifo_cd_data_out(97) => fifo_cd_data_out(97),
      fifo_cd_data_out(96) => fifo_cd_data_out(96),
      fifo_cd_data_out(95) => fifo_cd_data_out(95),
      fifo_cd_data_out(94) => fifo_cd_data_out(94),
      fifo_cd_data_out(93) => fifo_cd_data_out(93),
      fifo_cd_data_out(92) => fifo_cd_data_out(92),
      fifo_cd_data_out(91) => fifo_cd_data_out(91),
      fifo_cd_data_out(90) => fifo_cd_data_out(90),
      fifo_cd_data_out(89) => fifo_cd_data_out(89),
      fifo_cd_data_out(88) => fifo_cd_data_out(88),
      fifo_cd_data_out(87) => fifo_cd_data_out(87),
      fifo_cd_data_out(86) => fifo_cd_data_out(86),
      fifo_cd_data_out(85) => fifo_cd_data_out(85),
      fifo_cd_data_out(84) => fifo_cd_data_out(84),
      fifo_cd_data_out(83) => fifo_cd_data_out(83),
      fifo_cd_data_out(82) => fifo_cd_data_out(82),
      fifo_cd_data_out(81) => fifo_cd_data_out(81),
      fifo_cd_data_out(80) => fifo_cd_data_out(80),
      fifo_cd_data_out(79) => fifo_cd_data_out(79),
      fifo_cd_data_out(78) => fifo_cd_data_out(78),
      fifo_cd_data_out(77) => fifo_cd_data_out(77),
      fifo_cd_data_out(76) => fifo_cd_data_out(76),
      fifo_cd_data_out(75) => fifo_cd_data_out(75),
      fifo_cd_data_out(74) => fifo_cd_data_out(74),
      fifo_cd_data_out(73) => fifo_cd_data_out(73),
      fifo_cd_data_out(72) => fifo_cd_data_out(72),
      fifo_cd_data_out(71) => fifo_cd_data_out(71),
      fifo_cd_data_out(70) => fifo_cd_data_out(70),
      fifo_cd_data_out(69) => fifo_cd_data_out(69),
      fifo_cd_data_out(68) => fifo_cd_data_out(68),
      fifo_cd_data_out(67) => fifo_cd_data_out(67),
      fifo_cd_data_out(66) => fifo_cd_data_out(66),
      fifo_cd_data_out(65) => fifo_cd_data_out(65),
      fifo_cd_data_out(64) => fifo_cd_data_out(64),
      fifo_cd_data_out(63) => fifo_cd_data_out(63),
      fifo_cd_data_out(62) => fifo_cd_data_out(62),
      fifo_cd_data_out(61) => fifo_cd_data_out(61),
      fifo_cd_data_out(60) => fifo_cd_data_out(60),
      fifo_cd_data_out(59) => fifo_cd_data_out(59),
      fifo_cd_data_out(58) => fifo_cd_data_out(58),
      fifo_cd_data_out(57) => fifo_cd_data_out(57),
      fifo_cd_data_out(56) => fifo_cd_data_out(56),
      fifo_cd_data_out(55) => fifo_cd_data_out(55),
      fifo_cd_data_out(54) => fifo_cd_data_out(54),
      fifo_cd_data_out(53) => fifo_cd_data_out(53),
      fifo_cd_data_out(52) => fifo_cd_data_out(52),
      fifo_cd_data_out(51) => fifo_cd_data_out(51),
      fifo_cd_data_out(50) => fifo_cd_data_out(50),
      fifo_cd_data_out(49) => fifo_cd_data_out(49),
      fifo_cd_data_out(48) => fifo_cd_data_out(48),
      fifo_cd_data_out(47) => fifo_cd_data_out(47),
      fifo_cd_data_out(46) => fifo_cd_data_out(46),
      fifo_cd_data_out(45) => fifo_cd_data_out(45),
      fifo_cd_data_out(44) => fifo_cd_data_out(44),
      fifo_cd_data_out(43) => fifo_cd_data_out(43),
      fifo_cd_data_out(42) => fifo_cd_data_out(42),
      fifo_cd_data_out(41) => fifo_cd_data_out(41),
      fifo_cd_data_out(40) => fifo_cd_data_out(40),
      fifo_cd_data_out(39) => fifo_cd_data_out(39),
      fifo_cd_data_out(38) => fifo_cd_data_out(38),
      fifo_cd_data_out(37) => fifo_cd_data_out(37),
      fifo_cd_data_out(36) => fifo_cd_data_out(36),
      fifo_cd_data_out(35) => fifo_cd_data_out(35),
      fifo_cd_data_out(34) => fifo_cd_data_out(34),
      fifo_cd_data_out(33) => fifo_cd_data_out(33),
      fifo_cd_data_out(32) => fifo_cd_data_out(32),
      fifo_cd_data_out(31) => fifo_cd_data_out(31),
      fifo_cd_data_out(30) => fifo_cd_data_out(30),
      fifo_cd_data_out(29) => fifo_cd_data_out(29),
      fifo_cd_data_out(28) => fifo_cd_data_out(28),
      fifo_cd_data_out(27) => fifo_cd_data_out(27),
      fifo_cd_data_out(26) => fifo_cd_data_out(26),
      fifo_cd_data_out(25) => fifo_cd_data_out(25),
      fifo_cd_data_out(24) => fifo_cd_data_out(24),
      fifo_cd_data_out(23) => fifo_cd_data_out(23),
      fifo_cd_data_out(22) => fifo_cd_data_out(22),
      fifo_cd_data_out(21) => fifo_cd_data_out(21),
      fifo_cd_data_out(20) => fifo_cd_data_out(20),
      fifo_cd_data_out(19) => fifo_cd_data_out(19),
      fifo_cd_data_out(18) => fifo_cd_data_out(18),
      fifo_cd_data_out(17) => fifo_cd_data_out(17),
      fifo_cd_data_out(16) => fifo_cd_data_out(16),
      fifo_cd_data_out(15) => fifo_cd_data_out(15),
      fifo_cd_data_out(14) => fifo_cd_data_out(14),
      fifo_cd_data_out(13) => fifo_cd_data_out(13),
      fifo_cd_data_out(12) => fifo_cd_data_out(12),
      fifo_cd_data_out(11) => fifo_cd_data_out(11),
      fifo_cd_data_out(10) => fifo_cd_data_out(10),
      fifo_cd_data_out(9) => fifo_cd_data_out(9),
      fifo_cd_data_out(8) => fifo_cd_data_out(8),
      fifo_cd_data_out(7) => fifo_cd_data_out(7),
      fifo_cd_data_out(6) => fifo_cd_data_out(6),
      fifo_cd_data_out(5) => fifo_cd_data_out(5),
      fifo_cd_data_out(4) => fifo_cd_data_out(4),
      fifo_cd_data_out(3) => fifo_cd_data_out(3),
      fifo_cd_data_out(2) => fifo_cd_data_out(2),
      fifo_cd_data_out(1) => fifo_cd_data_out(1),
      fifo_cd_data_out(0) => fifo_cd_data_out(0),
      fifo_ab_data_out(127) => fifo_ab_data_out(127),
      fifo_ab_data_out(126) => fifo_ab_data_out(126),
      fifo_ab_data_out(125) => fifo_ab_data_out(125),
      fifo_ab_data_out(124) => fifo_ab_data_out(124),
      fifo_ab_data_out(123) => fifo_ab_data_out(123),
      fifo_ab_data_out(122) => fifo_ab_data_out(122),
      fifo_ab_data_out(121) => fifo_ab_data_out(121),
      fifo_ab_data_out(120) => fifo_ab_data_out(120),
      fifo_ab_data_out(119) => fifo_ab_data_out(119),
      fifo_ab_data_out(118) => fifo_ab_data_out(118),
      fifo_ab_data_out(117) => fifo_ab_data_out(117),
      fifo_ab_data_out(116) => fifo_ab_data_out(116),
      fifo_ab_data_out(115) => fifo_ab_data_out(115),
      fifo_ab_data_out(114) => fifo_ab_data_out(114),
      fifo_ab_data_out(113) => fifo_ab_data_out(113),
      fifo_ab_data_out(112) => fifo_ab_data_out(112),
      fifo_ab_data_out(111) => fifo_ab_data_out(111),
      fifo_ab_data_out(110) => fifo_ab_data_out(110),
      fifo_ab_data_out(109) => fifo_ab_data_out(109),
      fifo_ab_data_out(108) => fifo_ab_data_out(108),
      fifo_ab_data_out(107) => fifo_ab_data_out(107),
      fifo_ab_data_out(106) => fifo_ab_data_out(106),
      fifo_ab_data_out(105) => fifo_ab_data_out(105),
      fifo_ab_data_out(104) => fifo_ab_data_out(104),
      fifo_ab_data_out(103) => fifo_ab_data_out(103),
      fifo_ab_data_out(102) => fifo_ab_data_out(102),
      fifo_ab_data_out(101) => fifo_ab_data_out(101),
      fifo_ab_data_out(100) => fifo_ab_data_out(100),
      fifo_ab_data_out(99) => fifo_ab_data_out(99),
      fifo_ab_data_out(98) => fifo_ab_data_out(98),
      fifo_ab_data_out(97) => fifo_ab_data_out(97),
      fifo_ab_data_out(96) => fifo_ab_data_out(96),
      fifo_ab_data_out(95) => fifo_ab_data_out(95),
      fifo_ab_data_out(94) => fifo_ab_data_out(94),
      fifo_ab_data_out(93) => fifo_ab_data_out(93),
      fifo_ab_data_out(92) => fifo_ab_data_out(92),
      fifo_ab_data_out(91) => fifo_ab_data_out(91),
      fifo_ab_data_out(90) => fifo_ab_data_out(90),
      fifo_ab_data_out(89) => fifo_ab_data_out(89),
      fifo_ab_data_out(88) => fifo_ab_data_out(88),
      fifo_ab_data_out(87) => fifo_ab_data_out(87),
      fifo_ab_data_out(86) => fifo_ab_data_out(86),
      fifo_ab_data_out(85) => fifo_ab_data_out(85),
      fifo_ab_data_out(84) => fifo_ab_data_out(84),
      fifo_ab_data_out(83) => fifo_ab_data_out(83),
      fifo_ab_data_out(82) => fifo_ab_data_out(82),
      fifo_ab_data_out(81) => fifo_ab_data_out(81),
      fifo_ab_data_out(80) => fifo_ab_data_out(80),
      fifo_ab_data_out(79) => fifo_ab_data_out(79),
      fifo_ab_data_out(78) => fifo_ab_data_out(78),
      fifo_ab_data_out(77) => fifo_ab_data_out(77),
      fifo_ab_data_out(76) => fifo_ab_data_out(76),
      fifo_ab_data_out(75) => fifo_ab_data_out(75),
      fifo_ab_data_out(74) => fifo_ab_data_out(74),
      fifo_ab_data_out(73) => fifo_ab_data_out(73),
      fifo_ab_data_out(72) => fifo_ab_data_out(72),
      fifo_ab_data_out(71) => fifo_ab_data_out(71),
      fifo_ab_data_out(70) => fifo_ab_data_out(70),
      fifo_ab_data_out(69) => fifo_ab_data_out(69),
      fifo_ab_data_out(68) => fifo_ab_data_out(68),
      fifo_ab_data_out(67) => fifo_ab_data_out(67),
      fifo_ab_data_out(66) => fifo_ab_data_out(66),
      fifo_ab_data_out(65) => fifo_ab_data_out(65),
      fifo_ab_data_out(64) => fifo_ab_data_out(64),
      fifo_ab_data_out(63) => fifo_ab_data_out(63),
      fifo_ab_data_out(62) => fifo_ab_data_out(62),
      fifo_ab_data_out(61) => fifo_ab_data_out(61),
      fifo_ab_data_out(60) => fifo_ab_data_out(60),
      fifo_ab_data_out(59) => fifo_ab_data_out(59),
      fifo_ab_data_out(58) => fifo_ab_data_out(58),
      fifo_ab_data_out(57) => fifo_ab_data_out(57),
      fifo_ab_data_out(56) => fifo_ab_data_out(56),
      fifo_ab_data_out(55) => fifo_ab_data_out(55),
      fifo_ab_data_out(54) => fifo_ab_data_out(54),
      fifo_ab_data_out(53) => fifo_ab_data_out(53),
      fifo_ab_data_out(52) => fifo_ab_data_out(52),
      fifo_ab_data_out(51) => fifo_ab_data_out(51),
      fifo_ab_data_out(50) => fifo_ab_data_out(50),
      fifo_ab_data_out(49) => fifo_ab_data_out(49),
      fifo_ab_data_out(48) => fifo_ab_data_out(48),
      fifo_ab_data_out(47) => fifo_ab_data_out(47),
      fifo_ab_data_out(46) => fifo_ab_data_out(46),
      fifo_ab_data_out(45) => fifo_ab_data_out(45),
      fifo_ab_data_out(44) => fifo_ab_data_out(44),
      fifo_ab_data_out(43) => fifo_ab_data_out(43),
      fifo_ab_data_out(42) => fifo_ab_data_out(42),
      fifo_ab_data_out(41) => fifo_ab_data_out(41),
      fifo_ab_data_out(40) => fifo_ab_data_out(40),
      fifo_ab_data_out(39) => fifo_ab_data_out(39),
      fifo_ab_data_out(38) => fifo_ab_data_out(38),
      fifo_ab_data_out(37) => fifo_ab_data_out(37),
      fifo_ab_data_out(36) => fifo_ab_data_out(36),
      fifo_ab_data_out(35) => fifo_ab_data_out(35),
      fifo_ab_data_out(34) => fifo_ab_data_out(34),
      fifo_ab_data_out(33) => fifo_ab_data_out(33),
      fifo_ab_data_out(32) => fifo_ab_data_out(32),
      fifo_ab_data_out(31) => fifo_ab_data_out(31),
      fifo_ab_data_out(30) => fifo_ab_data_out(30),
      fifo_ab_data_out(29) => fifo_ab_data_out(29),
      fifo_ab_data_out(28) => fifo_ab_data_out(28),
      fifo_ab_data_out(27) => fifo_ab_data_out(27),
      fifo_ab_data_out(26) => fifo_ab_data_out(26),
      fifo_ab_data_out(25) => fifo_ab_data_out(25),
      fifo_ab_data_out(24) => fifo_ab_data_out(24),
      fifo_ab_data_out(23) => fifo_ab_data_out(23),
      fifo_ab_data_out(22) => fifo_ab_data_out(22),
      fifo_ab_data_out(21) => fifo_ab_data_out(21),
      fifo_ab_data_out(20) => fifo_ab_data_out(20),
      fifo_ab_data_out(19) => fifo_ab_data_out(19),
      fifo_ab_data_out(18) => fifo_ab_data_out(18),
      fifo_ab_data_out(17) => fifo_ab_data_out(17),
      fifo_ab_data_out(16) => fifo_ab_data_out(16),
      fifo_ab_data_out(15) => fifo_ab_data_out(15),
      fifo_ab_data_out(14) => fifo_ab_data_out(14),
      fifo_ab_data_out(13) => fifo_ab_data_out(13),
      fifo_ab_data_out(12) => fifo_ab_data_out(12),
      fifo_ab_data_out(11) => fifo_ab_data_out(11),
      fifo_ab_data_out(10) => fifo_ab_data_out(10),
      fifo_ab_data_out(9) => fifo_ab_data_out(9),
      fifo_ab_data_out(8) => fifo_ab_data_out(8),
      fifo_ab_data_out(7) => fifo_ab_data_out(7),
      fifo_ab_data_out(6) => fifo_ab_data_out(6),
      fifo_ab_data_out(5) => fifo_ab_data_out(5),
      fifo_ab_data_out(4) => fifo_ab_data_out(4),
      fifo_ab_data_out(3) => fifo_ab_data_out(3),
      fifo_ab_data_out(2) => fifo_ab_data_out(2),
      fifo_ab_data_out(1) => fifo_ab_data_out(1),
      fifo_ab_data_out(0) => fifo_ab_data_out(0),
      mem_wr_data(127) => mem_wr_data(127),
      mem_wr_data(126) => mem_wr_data(126),
      mem_wr_data(125) => mem_wr_data(125),
      mem_wr_data(124) => mem_wr_data(124),
      mem_wr_data(123) => mem_wr_data(123),
      mem_wr_data(122) => mem_wr_data(122),
      mem_wr_data(121) => mem_wr_data(121),
      mem_wr_data(120) => mem_wr_data(120),
      mem_wr_data(119) => mem_wr_data(119),
      mem_wr_data(118) => mem_wr_data(118),
      mem_wr_data(117) => mem_wr_data(117),
      mem_wr_data(116) => mem_wr_data(116),
      mem_wr_data(115) => mem_wr_data(115),
      mem_wr_data(114) => mem_wr_data(114),
      mem_wr_data(113) => mem_wr_data(113),
      mem_wr_data(112) => mem_wr_data(112),
      mem_wr_data(111) => mem_wr_data(111),
      mem_wr_data(110) => mem_wr_data(110),
      mem_wr_data(109) => mem_wr_data(109),
      mem_wr_data(108) => mem_wr_data(108),
      mem_wr_data(107) => mem_wr_data(107),
      mem_wr_data(106) => mem_wr_data(106),
      mem_wr_data(105) => mem_wr_data(105),
      mem_wr_data(104) => mem_wr_data(104),
      mem_wr_data(103) => mem_wr_data(103),
      mem_wr_data(102) => mem_wr_data(102),
      mem_wr_data(101) => mem_wr_data(101),
      mem_wr_data(100) => mem_wr_data(100),
      mem_wr_data(99) => mem_wr_data(99),
      mem_wr_data(98) => mem_wr_data(98),
      mem_wr_data(97) => mem_wr_data(97),
      mem_wr_data(96) => mem_wr_data(96),
      mem_wr_data(95) => mem_wr_data(95),
      mem_wr_data(94) => mem_wr_data(94),
      mem_wr_data(93) => mem_wr_data(93),
      mem_wr_data(92) => mem_wr_data(92),
      mem_wr_data(91) => mem_wr_data(91),
      mem_wr_data(90) => mem_wr_data(90),
      mem_wr_data(89) => mem_wr_data(89),
      mem_wr_data(88) => mem_wr_data(88),
      mem_wr_data(87) => mem_wr_data(87),
      mem_wr_data(86) => mem_wr_data(86),
      mem_wr_data(85) => mem_wr_data(85),
      mem_wr_data(84) => mem_wr_data(84),
      mem_wr_data(83) => mem_wr_data(83),
      mem_wr_data(82) => mem_wr_data(82),
      mem_wr_data(81) => mem_wr_data(81),
      mem_wr_data(80) => mem_wr_data(80),
      mem_wr_data(79) => mem_wr_data(79),
      mem_wr_data(78) => mem_wr_data(78),
      mem_wr_data(77) => mem_wr_data(77),
      mem_wr_data(76) => mem_wr_data(76),
      mem_wr_data(75) => mem_wr_data(75),
      mem_wr_data(74) => mem_wr_data(74),
      mem_wr_data(73) => mem_wr_data(73),
      mem_wr_data(72) => mem_wr_data(72),
      mem_wr_data(71) => mem_wr_data(71),
      mem_wr_data(70) => mem_wr_data(70),
      mem_wr_data(69) => mem_wr_data(69),
      mem_wr_data(68) => mem_wr_data(68),
      mem_wr_data(67) => mem_wr_data(67),
      mem_wr_data(66) => mem_wr_data(66),
      mem_wr_data(65) => mem_wr_data(65),
      mem_wr_data(64) => mem_wr_data(64),
      mem_wr_data(63) => mem_wr_data(63),
      mem_wr_data(62) => mem_wr_data(62),
      mem_wr_data(61) => mem_wr_data(61),
      mem_wr_data(60) => mem_wr_data(60),
      mem_wr_data(59) => mem_wr_data(59),
      mem_wr_data(58) => mem_wr_data(58),
      mem_wr_data(57) => mem_wr_data(57),
      mem_wr_data(56) => mem_wr_data(56),
      mem_wr_data(55) => mem_wr_data(55),
      mem_wr_data(54) => mem_wr_data(54),
      mem_wr_data(53) => mem_wr_data(53),
      mem_wr_data(52) => mem_wr_data(52),
      mem_wr_data(51) => mem_wr_data(51),
      mem_wr_data(50) => mem_wr_data(50),
      mem_wr_data(49) => mem_wr_data(49),
      mem_wr_data(48) => mem_wr_data(48),
      mem_wr_data(47) => mem_wr_data(47),
      mem_wr_data(46) => mem_wr_data(46),
      mem_wr_data(45) => mem_wr_data(45),
      mem_wr_data(44) => mem_wr_data(44),
      mem_wr_data(43) => mem_wr_data(43),
      mem_wr_data(42) => mem_wr_data(42),
      mem_wr_data(41) => mem_wr_data(41),
      mem_wr_data(40) => mem_wr_data(40),
      mem_wr_data(39) => mem_wr_data(39),
      mem_wr_data(38) => mem_wr_data(38),
      mem_wr_data(37) => mem_wr_data(37),
      mem_wr_data(36) => mem_wr_data(36),
      mem_wr_data(35) => mem_wr_data(35),
      mem_wr_data(34) => mem_wr_data(34),
      mem_wr_data(33) => mem_wr_data(33),
      mem_wr_data(32) => mem_wr_data(32),
      mem_wr_data(31) => mem_wr_data(31),
      mem_wr_data(30) => mem_wr_data(30),
      mem_wr_data(29) => mem_wr_data(29),
      mem_wr_data(28) => mem_wr_data(28),
      mem_wr_data(27) => mem_wr_data(27),
      mem_wr_data(26) => mem_wr_data(26),
      mem_wr_data(25) => mem_wr_data(25),
      mem_wr_data(24) => mem_wr_data(24),
      mem_wr_data(23) => mem_wr_data(23),
      mem_wr_data(22) => mem_wr_data(22),
      mem_wr_data(21) => mem_wr_data(21),
      mem_wr_data(20) => mem_wr_data(20),
      mem_wr_data(19) => mem_wr_data(19),
      mem_wr_data(18) => mem_wr_data(18),
      mem_wr_data(17) => mem_wr_data(17),
      mem_wr_data(16) => mem_wr_data(16),
      mem_wr_data(15) => mem_wr_data(15),
      mem_wr_data(14) => mem_wr_data(14),
      mem_wr_data(13) => mem_wr_data(13),
      mem_wr_data(12) => mem_wr_data(12),
      mem_wr_data(11) => mem_wr_data(11),
      mem_wr_data(10) => mem_wr_data(10),
      mem_wr_data(9) => mem_wr_data(9),
      mem_wr_data(8) => mem_wr_data(8),
      mem_wr_data(7) => mem_wr_data(7),
      mem_wr_data(6) => mem_wr_data(6),
      mem_wr_data(5) => mem_wr_data(5),
      mem_wr_data(4) => mem_wr_data(4),
      mem_wr_data(3) => mem_wr_data(3),
      mem_wr_data(2) => mem_wr_data(2),
      mem_wr_data(1) => mem_wr_data(1),
      mem_wr_data(0) => mem_wr_data(0),
      reg_addra_USB(7) => reg_addra_USB(7),
      reg_addra_USB(6) => reg_addra_USB(6),
      reg_addra_USB(5) => reg_addra_USB(5),
      reg_addra_USB(4) => reg_addra_USB(4),
      reg_addra_USB(3) => reg_addra_USB(3),
      reg_addra_USB(2) => reg_addra_USB(2),
      reg_addra_USB(1) => reg_addra_USB(1),
      reg_addra_USB(0) => reg_addra_USB(0),
      update_mode(2) => usb_update_mode(2),
      update_mode(1) => usb_update_mode(1),
      update_mode(0) => usb_update_mode(0),
      reg_data_to_usb(15) => reg_data_to_usb(15),
      reg_data_to_usb(14) => reg_data_to_usb(14),
      reg_data_to_usb(13) => reg_data_to_usb(13),
      reg_data_to_usb(12) => reg_data_to_usb(12),
      reg_data_to_usb(11) => reg_data_to_usb(11),
      reg_data_to_usb(10) => reg_data_to_usb(10),
      reg_data_to_usb(9) => reg_data_to_usb(9),
      reg_data_to_usb(8) => reg_data_to_usb(8),
      reg_data_to_usb(7) => reg_data_to_usb(7),
      reg_data_to_usb(6) => reg_data_to_usb(6),
      reg_data_to_usb(5) => reg_data_to_usb(5),
      reg_data_to_usb(4) => reg_data_to_usb(4),
      reg_data_to_usb(3) => reg_data_to_usb(3),
      reg_data_to_usb(2) => reg_data_to_usb(2),
      reg_data_to_usb(1) => reg_data_to_usb(1),
      reg_data_to_usb(0) => reg_data_to_usb(0)
    );
  DMD_TRIGGER_CONTROL_INST : DMD_trigger_control
    port map (
      dmd_ns_flip => NLW_DMD_TRIGGER_CONTROL_INST_dmd_ns_flip_UNCONNECTED,
      trigger => gpioa_i(0),
      appsfpga_io_STEP_VCC_enbl_q => appsfpga_io_STEP_VCC_enbl_q,
      dmd_1080p_connected => full_buss_connected,
      mem_read_enable => mem_read_enable,
      trigger_miss => trigger_miss,
      appsfpga_io_ns_flip_en_q => NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_ns_flip_en_q_UNCONNECTED,
      appsfpga_io_comp_data_en_q => NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_comp_data_en_q_UNCONNECTED,
      rd_ab_fifo_data_valid => mem_rd_ab_fifo_data_valid,
      mem_preload_done => NlwRenamedSig_OI_mem_read_ready,
      dmd_comp_data => NLW_DMD_TRIGGER_CONTROL_INST_dmd_comp_data_UNCONNECTED,
      dmd_get_row_data => dmd_get_mem_data,
      rd_cd_fifo_data_valid => mem_rd_cd_fifo_data_valid,
      dmd_STEP_VCC => NLW_DMD_TRIGGER_CONTROL_INST_dmd_STEP_VCC_UNCONNECTED,
      dmd_dvalid => mem_dmd_dvalid,
      quarter_buss_connected => quarter_buss_connected,
      appsfpga_io_WDT_enbl_q => NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_WDT_enbl_q_UNCONNECTED,
      dmd_row_fifo_reset => mem_rd_fifo_reset,
      dmd_rst2blkz => mem_dmd_rst2blkz,
      clk_g => clk_g,
      locked_init_rstz_gq => locked_init_rstz_gq_18134,
      appsfpga_io_float_q => NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_float_q_UNCONNECTED,
      ddc_init_active => init_active_gq,
      rd_ab_fifo_valid => mem_rd_ab_fifo_valid,
      rd_cd_fifo_valid => mem_rd_cd_fifo_valid,
      appsfpga_io_rowaddrmode_q => NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_rowaddrmode_q_UNCONNECTED,
      dmd_rowmd(1) => mem_dmd_rowmd(1),
      dmd_rowmd(0) => mem_dmd_rowmd(0),
      dmd_dout_a(63) => mem_dmd_dout_a(63),
      dmd_dout_a(62) => mem_dmd_dout_a(62),
      dmd_dout_a(61) => mem_dmd_dout_a(61),
      dmd_dout_a(60) => mem_dmd_dout_a(60),
      dmd_dout_a(59) => mem_dmd_dout_a(59),
      dmd_dout_a(58) => mem_dmd_dout_a(58),
      dmd_dout_a(57) => mem_dmd_dout_a(57),
      dmd_dout_a(56) => mem_dmd_dout_a(56),
      dmd_dout_a(55) => mem_dmd_dout_a(55),
      dmd_dout_a(54) => mem_dmd_dout_a(54),
      dmd_dout_a(53) => mem_dmd_dout_a(53),
      dmd_dout_a(52) => mem_dmd_dout_a(52),
      dmd_dout_a(51) => mem_dmd_dout_a(51),
      dmd_dout_a(50) => mem_dmd_dout_a(50),
      dmd_dout_a(49) => mem_dmd_dout_a(49),
      dmd_dout_a(48) => mem_dmd_dout_a(48),
      dmd_dout_a(47) => mem_dmd_dout_a(47),
      dmd_dout_a(46) => mem_dmd_dout_a(46),
      dmd_dout_a(45) => mem_dmd_dout_a(45),
      dmd_dout_a(44) => mem_dmd_dout_a(44),
      dmd_dout_a(43) => mem_dmd_dout_a(43),
      dmd_dout_a(42) => mem_dmd_dout_a(42),
      dmd_dout_a(41) => mem_dmd_dout_a(41),
      dmd_dout_a(40) => mem_dmd_dout_a(40),
      dmd_dout_a(39) => mem_dmd_dout_a(39),
      dmd_dout_a(38) => mem_dmd_dout_a(38),
      dmd_dout_a(37) => mem_dmd_dout_a(37),
      dmd_dout_a(36) => mem_dmd_dout_a(36),
      dmd_dout_a(35) => mem_dmd_dout_a(35),
      dmd_dout_a(34) => mem_dmd_dout_a(34),
      dmd_dout_a(33) => mem_dmd_dout_a(33),
      dmd_dout_a(32) => mem_dmd_dout_a(32),
      dmd_dout_a(31) => mem_dmd_dout_a(31),
      dmd_dout_a(30) => mem_dmd_dout_a(30),
      dmd_dout_a(29) => mem_dmd_dout_a(29),
      dmd_dout_a(28) => mem_dmd_dout_a(28),
      dmd_dout_a(27) => mem_dmd_dout_a(27),
      dmd_dout_a(26) => mem_dmd_dout_a(26),
      dmd_dout_a(25) => mem_dmd_dout_a(25),
      dmd_dout_a(24) => mem_dmd_dout_a(24),
      dmd_dout_a(23) => mem_dmd_dout_a(23),
      dmd_dout_a(22) => mem_dmd_dout_a(22),
      dmd_dout_a(21) => mem_dmd_dout_a(21),
      dmd_dout_a(20) => mem_dmd_dout_a(20),
      dmd_dout_a(19) => mem_dmd_dout_a(19),
      dmd_dout_a(18) => mem_dmd_dout_a(18),
      dmd_dout_a(17) => mem_dmd_dout_a(17),
      dmd_dout_a(16) => mem_dmd_dout_a(16),
      dmd_dout_a(15) => mem_dmd_dout_a(15),
      dmd_dout_a(14) => mem_dmd_dout_a(14),
      dmd_dout_a(13) => mem_dmd_dout_a(13),
      dmd_dout_a(12) => mem_dmd_dout_a(12),
      dmd_dout_a(11) => mem_dmd_dout_a(11),
      dmd_dout_a(10) => mem_dmd_dout_a(10),
      dmd_dout_a(9) => mem_dmd_dout_a(9),
      dmd_dout_a(8) => mem_dmd_dout_a(8),
      dmd_dout_a(7) => mem_dmd_dout_a(7),
      dmd_dout_a(6) => mem_dmd_dout_a(6),
      dmd_dout_a(5) => mem_dmd_dout_a(5),
      dmd_dout_a(4) => mem_dmd_dout_a(4),
      dmd_dout_a(3) => mem_dmd_dout_a(3),
      dmd_dout_a(2) => mem_dmd_dout_a(2),
      dmd_dout_a(1) => mem_dmd_dout_a(1),
      dmd_dout_a(0) => mem_dmd_dout_a(0),
      dmd_dout_b(63) => mem_dmd_dout_b(63),
      dmd_dout_b(62) => mem_dmd_dout_b(62),
      dmd_dout_b(61) => mem_dmd_dout_b(61),
      dmd_dout_b(60) => mem_dmd_dout_b(60),
      dmd_dout_b(59) => mem_dmd_dout_b(59),
      dmd_dout_b(58) => mem_dmd_dout_b(58),
      dmd_dout_b(57) => mem_dmd_dout_b(57),
      dmd_dout_b(56) => mem_dmd_dout_b(56),
      dmd_dout_b(55) => mem_dmd_dout_b(55),
      dmd_dout_b(54) => mem_dmd_dout_b(54),
      dmd_dout_b(53) => mem_dmd_dout_b(53),
      dmd_dout_b(52) => mem_dmd_dout_b(52),
      dmd_dout_b(51) => mem_dmd_dout_b(51),
      dmd_dout_b(50) => mem_dmd_dout_b(50),
      dmd_dout_b(49) => mem_dmd_dout_b(49),
      dmd_dout_b(48) => mem_dmd_dout_b(48),
      dmd_dout_b(47) => mem_dmd_dout_b(47),
      dmd_dout_b(46) => mem_dmd_dout_b(46),
      dmd_dout_b(45) => mem_dmd_dout_b(45),
      dmd_dout_b(44) => mem_dmd_dout_b(44),
      dmd_dout_b(43) => mem_dmd_dout_b(43),
      dmd_dout_b(42) => mem_dmd_dout_b(42),
      dmd_dout_b(41) => mem_dmd_dout_b(41),
      dmd_dout_b(40) => mem_dmd_dout_b(40),
      dmd_dout_b(39) => mem_dmd_dout_b(39),
      dmd_dout_b(38) => mem_dmd_dout_b(38),
      dmd_dout_b(37) => mem_dmd_dout_b(37),
      dmd_dout_b(36) => mem_dmd_dout_b(36),
      dmd_dout_b(35) => mem_dmd_dout_b(35),
      dmd_dout_b(34) => mem_dmd_dout_b(34),
      dmd_dout_b(33) => mem_dmd_dout_b(33),
      dmd_dout_b(32) => mem_dmd_dout_b(32),
      dmd_dout_b(31) => mem_dmd_dout_b(31),
      dmd_dout_b(30) => mem_dmd_dout_b(30),
      dmd_dout_b(29) => mem_dmd_dout_b(29),
      dmd_dout_b(28) => mem_dmd_dout_b(28),
      dmd_dout_b(27) => mem_dmd_dout_b(27),
      dmd_dout_b(26) => mem_dmd_dout_b(26),
      dmd_dout_b(25) => mem_dmd_dout_b(25),
      dmd_dout_b(24) => mem_dmd_dout_b(24),
      dmd_dout_b(23) => mem_dmd_dout_b(23),
      dmd_dout_b(22) => mem_dmd_dout_b(22),
      dmd_dout_b(21) => mem_dmd_dout_b(21),
      dmd_dout_b(20) => mem_dmd_dout_b(20),
      dmd_dout_b(19) => mem_dmd_dout_b(19),
      dmd_dout_b(18) => mem_dmd_dout_b(18),
      dmd_dout_b(17) => mem_dmd_dout_b(17),
      dmd_dout_b(16) => mem_dmd_dout_b(16),
      dmd_dout_b(15) => mem_dmd_dout_b(15),
      dmd_dout_b(14) => mem_dmd_dout_b(14),
      dmd_dout_b(13) => mem_dmd_dout_b(13),
      dmd_dout_b(12) => mem_dmd_dout_b(12),
      dmd_dout_b(11) => mem_dmd_dout_b(11),
      dmd_dout_b(10) => mem_dmd_dout_b(10),
      dmd_dout_b(9) => mem_dmd_dout_b(9),
      dmd_dout_b(8) => mem_dmd_dout_b(8),
      dmd_dout_b(7) => mem_dmd_dout_b(7),
      dmd_dout_b(6) => mem_dmd_dout_b(6),
      dmd_dout_b(5) => mem_dmd_dout_b(5),
      dmd_dout_b(4) => mem_dmd_dout_b(4),
      dmd_dout_b(3) => mem_dmd_dout_b(3),
      dmd_dout_b(2) => mem_dmd_dout_b(2),
      dmd_dout_b(1) => mem_dmd_dout_b(1),
      dmd_dout_b(0) => mem_dmd_dout_b(0),
      dmd_dout_c(63) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_63_UNCONNECTED,
      dmd_dout_c(62) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_62_UNCONNECTED,
      dmd_dout_c(61) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_61_UNCONNECTED,
      dmd_dout_c(60) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_60_UNCONNECTED,
      dmd_dout_c(59) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_59_UNCONNECTED,
      dmd_dout_c(58) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_58_UNCONNECTED,
      dmd_dout_c(57) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_57_UNCONNECTED,
      dmd_dout_c(56) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_56_UNCONNECTED,
      dmd_dout_c(55) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_55_UNCONNECTED,
      dmd_dout_c(54) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_54_UNCONNECTED,
      dmd_dout_c(53) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_53_UNCONNECTED,
      dmd_dout_c(52) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_52_UNCONNECTED,
      dmd_dout_c(51) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_51_UNCONNECTED,
      dmd_dout_c(50) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_50_UNCONNECTED,
      dmd_dout_c(49) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_49_UNCONNECTED,
      dmd_dout_c(48) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_48_UNCONNECTED,
      dmd_dout_c(47) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_47_UNCONNECTED,
      dmd_dout_c(46) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_46_UNCONNECTED,
      dmd_dout_c(45) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_45_UNCONNECTED,
      dmd_dout_c(44) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_44_UNCONNECTED,
      dmd_dout_c(43) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_43_UNCONNECTED,
      dmd_dout_c(42) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_42_UNCONNECTED,
      dmd_dout_c(41) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_41_UNCONNECTED,
      dmd_dout_c(40) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_40_UNCONNECTED,
      dmd_dout_c(39) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_39_UNCONNECTED,
      dmd_dout_c(38) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_38_UNCONNECTED,
      dmd_dout_c(37) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_37_UNCONNECTED,
      dmd_dout_c(36) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_36_UNCONNECTED,
      dmd_dout_c(35) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_35_UNCONNECTED,
      dmd_dout_c(34) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_34_UNCONNECTED,
      dmd_dout_c(33) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_33_UNCONNECTED,
      dmd_dout_c(32) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_32_UNCONNECTED,
      dmd_dout_c(31) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_31_UNCONNECTED,
      dmd_dout_c(30) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_30_UNCONNECTED,
      dmd_dout_c(29) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_29_UNCONNECTED,
      dmd_dout_c(28) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_28_UNCONNECTED,
      dmd_dout_c(27) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_27_UNCONNECTED,
      dmd_dout_c(26) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_26_UNCONNECTED,
      dmd_dout_c(25) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_25_UNCONNECTED,
      dmd_dout_c(24) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_24_UNCONNECTED,
      dmd_dout_c(23) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_23_UNCONNECTED,
      dmd_dout_c(22) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_22_UNCONNECTED,
      dmd_dout_c(21) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_21_UNCONNECTED,
      dmd_dout_c(20) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_20_UNCONNECTED,
      dmd_dout_c(19) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_19_UNCONNECTED,
      dmd_dout_c(18) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_18_UNCONNECTED,
      dmd_dout_c(17) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_17_UNCONNECTED,
      dmd_dout_c(16) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_16_UNCONNECTED,
      dmd_dout_c(15) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_15_UNCONNECTED,
      dmd_dout_c(14) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_14_UNCONNECTED,
      dmd_dout_c(13) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_13_UNCONNECTED,
      dmd_dout_c(12) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_12_UNCONNECTED,
      dmd_dout_c(11) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_11_UNCONNECTED,
      dmd_dout_c(10) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_10_UNCONNECTED,
      dmd_dout_c(9) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_9_UNCONNECTED,
      dmd_dout_c(8) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_8_UNCONNECTED,
      dmd_dout_c(7) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_7_UNCONNECTED,
      dmd_dout_c(6) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_6_UNCONNECTED,
      dmd_dout_c(5) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_5_UNCONNECTED,
      dmd_dout_c(4) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_4_UNCONNECTED,
      dmd_dout_c(3) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_3_UNCONNECTED,
      dmd_dout_c(2) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_2_UNCONNECTED,
      dmd_dout_c(1) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_1_UNCONNECTED,
      dmd_dout_c(0) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_c_0_UNCONNECTED,
      dmd_dout_d(63) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_63_UNCONNECTED,
      dmd_dout_d(62) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_62_UNCONNECTED,
      dmd_dout_d(61) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_61_UNCONNECTED,
      dmd_dout_d(60) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_60_UNCONNECTED,
      dmd_dout_d(59) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_59_UNCONNECTED,
      dmd_dout_d(58) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_58_UNCONNECTED,
      dmd_dout_d(57) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_57_UNCONNECTED,
      dmd_dout_d(56) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_56_UNCONNECTED,
      dmd_dout_d(55) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_55_UNCONNECTED,
      dmd_dout_d(54) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_54_UNCONNECTED,
      dmd_dout_d(53) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_53_UNCONNECTED,
      dmd_dout_d(52) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_52_UNCONNECTED,
      dmd_dout_d(51) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_51_UNCONNECTED,
      dmd_dout_d(50) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_50_UNCONNECTED,
      dmd_dout_d(49) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_49_UNCONNECTED,
      dmd_dout_d(48) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_48_UNCONNECTED,
      dmd_dout_d(47) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_47_UNCONNECTED,
      dmd_dout_d(46) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_46_UNCONNECTED,
      dmd_dout_d(45) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_45_UNCONNECTED,
      dmd_dout_d(44) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_44_UNCONNECTED,
      dmd_dout_d(43) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_43_UNCONNECTED,
      dmd_dout_d(42) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_42_UNCONNECTED,
      dmd_dout_d(41) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_41_UNCONNECTED,
      dmd_dout_d(40) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_40_UNCONNECTED,
      dmd_dout_d(39) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_39_UNCONNECTED,
      dmd_dout_d(38) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_38_UNCONNECTED,
      dmd_dout_d(37) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_37_UNCONNECTED,
      dmd_dout_d(36) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_36_UNCONNECTED,
      dmd_dout_d(35) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_35_UNCONNECTED,
      dmd_dout_d(34) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_34_UNCONNECTED,
      dmd_dout_d(33) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_33_UNCONNECTED,
      dmd_dout_d(32) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_32_UNCONNECTED,
      dmd_dout_d(31) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_31_UNCONNECTED,
      dmd_dout_d(30) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_30_UNCONNECTED,
      dmd_dout_d(29) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_29_UNCONNECTED,
      dmd_dout_d(28) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_28_UNCONNECTED,
      dmd_dout_d(27) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_27_UNCONNECTED,
      dmd_dout_d(26) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_26_UNCONNECTED,
      dmd_dout_d(25) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_25_UNCONNECTED,
      dmd_dout_d(24) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_24_UNCONNECTED,
      dmd_dout_d(23) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_23_UNCONNECTED,
      dmd_dout_d(22) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_22_UNCONNECTED,
      dmd_dout_d(21) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_21_UNCONNECTED,
      dmd_dout_d(20) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_20_UNCONNECTED,
      dmd_dout_d(19) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_19_UNCONNECTED,
      dmd_dout_d(18) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_18_UNCONNECTED,
      dmd_dout_d(17) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_17_UNCONNECTED,
      dmd_dout_d(16) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_16_UNCONNECTED,
      dmd_dout_d(15) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_15_UNCONNECTED,
      dmd_dout_d(14) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_14_UNCONNECTED,
      dmd_dout_d(13) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_13_UNCONNECTED,
      dmd_dout_d(12) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_12_UNCONNECTED,
      dmd_dout_d(11) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_11_UNCONNECTED,
      dmd_dout_d(10) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_10_UNCONNECTED,
      dmd_dout_d(9) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_9_UNCONNECTED,
      dmd_dout_d(8) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_8_UNCONNECTED,
      dmd_dout_d(7) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_7_UNCONNECTED,
      dmd_dout_d(6) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_6_UNCONNECTED,
      dmd_dout_d(5) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_5_UNCONNECTED,
      dmd_dout_d(4) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_4_UNCONNECTED,
      dmd_dout_d(3) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_3_UNCONNECTED,
      dmd_dout_d(2) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_2_UNCONNECTED,
      dmd_dout_d(1) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_1_UNCONNECTED,
      dmd_dout_d(0) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_dout_d_0_UNCONNECTED,
      dmd_blkad(3) => mem_dmd_blkad(3),
      dmd_blkad(2) => mem_dmd_blkad(2),
      dmd_blkad(1) => mem_dmd_blkad(1),
      dmd_blkad(0) => mem_dmd_blkad(0),
      dmd_rowad(10) => NLW_DMD_TRIGGER_CONTROL_INST_dmd_rowad_10_UNCONNECTED,
      dmd_rowad(9) => mem_dmd_rowad(9),
      dmd_rowad(8) => mem_dmd_rowad(8),
      dmd_rowad(7) => mem_dmd_rowad(7),
      dmd_rowad(6) => mem_dmd_rowad(6),
      dmd_rowad(5) => mem_dmd_rowad(5),
      dmd_rowad(4) => mem_dmd_rowad(4),
      dmd_rowad(3) => mem_dmd_rowad(3),
      dmd_rowad(2) => mem_dmd_rowad(2),
      dmd_rowad(1) => mem_dmd_rowad(1),
      dmd_rowad(0) => mem_dmd_rowad(0),
      dmd_blkmd(1) => mem_dmd_blkmd(1),
      dmd_blkmd(0) => mem_dmd_blkmd(0),
      rd_pattern_id(14) => mem_rd_pattern_id(14),
      rd_pattern_id(13) => mem_rd_pattern_id(13),
      rd_pattern_id(12) => mem_rd_pattern_id(12),
      rd_pattern_id(11) => mem_rd_pattern_id(11),
      rd_pattern_id(10) => mem_rd_pattern_id(10),
      rd_pattern_id(9) => mem_rd_pattern_id(9),
      rd_pattern_id(8) => mem_rd_pattern_id(8),
      rd_pattern_id(7) => mem_rd_pattern_id(7),
      rd_pattern_id(6) => mem_rd_pattern_id(6),
      rd_pattern_id(5) => mem_rd_pattern_id(5),
      rd_pattern_id(4) => mem_rd_pattern_id(4),
      rd_pattern_id(3) => mem_rd_pattern_id(3),
      rd_pattern_id(2) => mem_rd_pattern_id(2),
      rd_pattern_id(1) => mem_rd_pattern_id(1),
      rd_pattern_id(0) => mem_rd_pattern_id(0),
      update_mode(2) => usb_update_mode(2),
      update_mode(1) => usb_update_mode(1),
      update_mode(0) => usb_update_mode(0),
      appsfpga_io_reset_type_q(1) => NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_reset_type_q_1_UNCONNECTED,
      appsfpga_io_reset_type_q(0) => NLW_DMD_TRIGGER_CONTROL_INST_appsfpga_io_reset_type_q_0_UNCONNECTED,
      rd_cd_fifo_out(127) => mem_rd_cd_fifo_out(127),
      rd_cd_fifo_out(126) => mem_rd_cd_fifo_out(126),
      rd_cd_fifo_out(125) => mem_rd_cd_fifo_out(125),
      rd_cd_fifo_out(124) => mem_rd_cd_fifo_out(124),
      rd_cd_fifo_out(123) => mem_rd_cd_fifo_out(123),
      rd_cd_fifo_out(122) => mem_rd_cd_fifo_out(122),
      rd_cd_fifo_out(121) => mem_rd_cd_fifo_out(121),
      rd_cd_fifo_out(120) => mem_rd_cd_fifo_out(120),
      rd_cd_fifo_out(119) => mem_rd_cd_fifo_out(119),
      rd_cd_fifo_out(118) => mem_rd_cd_fifo_out(118),
      rd_cd_fifo_out(117) => mem_rd_cd_fifo_out(117),
      rd_cd_fifo_out(116) => mem_rd_cd_fifo_out(116),
      rd_cd_fifo_out(115) => mem_rd_cd_fifo_out(115),
      rd_cd_fifo_out(114) => mem_rd_cd_fifo_out(114),
      rd_cd_fifo_out(113) => mem_rd_cd_fifo_out(113),
      rd_cd_fifo_out(112) => mem_rd_cd_fifo_out(112),
      rd_cd_fifo_out(111) => mem_rd_cd_fifo_out(111),
      rd_cd_fifo_out(110) => mem_rd_cd_fifo_out(110),
      rd_cd_fifo_out(109) => mem_rd_cd_fifo_out(109),
      rd_cd_fifo_out(108) => mem_rd_cd_fifo_out(108),
      rd_cd_fifo_out(107) => mem_rd_cd_fifo_out(107),
      rd_cd_fifo_out(106) => mem_rd_cd_fifo_out(106),
      rd_cd_fifo_out(105) => mem_rd_cd_fifo_out(105),
      rd_cd_fifo_out(104) => mem_rd_cd_fifo_out(104),
      rd_cd_fifo_out(103) => mem_rd_cd_fifo_out(103),
      rd_cd_fifo_out(102) => mem_rd_cd_fifo_out(102),
      rd_cd_fifo_out(101) => mem_rd_cd_fifo_out(101),
      rd_cd_fifo_out(100) => mem_rd_cd_fifo_out(100),
      rd_cd_fifo_out(99) => mem_rd_cd_fifo_out(99),
      rd_cd_fifo_out(98) => mem_rd_cd_fifo_out(98),
      rd_cd_fifo_out(97) => mem_rd_cd_fifo_out(97),
      rd_cd_fifo_out(96) => mem_rd_cd_fifo_out(96),
      rd_cd_fifo_out(95) => mem_rd_cd_fifo_out(95),
      rd_cd_fifo_out(94) => mem_rd_cd_fifo_out(94),
      rd_cd_fifo_out(93) => mem_rd_cd_fifo_out(93),
      rd_cd_fifo_out(92) => mem_rd_cd_fifo_out(92),
      rd_cd_fifo_out(91) => mem_rd_cd_fifo_out(91),
      rd_cd_fifo_out(90) => mem_rd_cd_fifo_out(90),
      rd_cd_fifo_out(89) => mem_rd_cd_fifo_out(89),
      rd_cd_fifo_out(88) => mem_rd_cd_fifo_out(88),
      rd_cd_fifo_out(87) => mem_rd_cd_fifo_out(87),
      rd_cd_fifo_out(86) => mem_rd_cd_fifo_out(86),
      rd_cd_fifo_out(85) => mem_rd_cd_fifo_out(85),
      rd_cd_fifo_out(84) => mem_rd_cd_fifo_out(84),
      rd_cd_fifo_out(83) => mem_rd_cd_fifo_out(83),
      rd_cd_fifo_out(82) => mem_rd_cd_fifo_out(82),
      rd_cd_fifo_out(81) => mem_rd_cd_fifo_out(81),
      rd_cd_fifo_out(80) => mem_rd_cd_fifo_out(80),
      rd_cd_fifo_out(79) => mem_rd_cd_fifo_out(79),
      rd_cd_fifo_out(78) => mem_rd_cd_fifo_out(78),
      rd_cd_fifo_out(77) => mem_rd_cd_fifo_out(77),
      rd_cd_fifo_out(76) => mem_rd_cd_fifo_out(76),
      rd_cd_fifo_out(75) => mem_rd_cd_fifo_out(75),
      rd_cd_fifo_out(74) => mem_rd_cd_fifo_out(74),
      rd_cd_fifo_out(73) => mem_rd_cd_fifo_out(73),
      rd_cd_fifo_out(72) => mem_rd_cd_fifo_out(72),
      rd_cd_fifo_out(71) => mem_rd_cd_fifo_out(71),
      rd_cd_fifo_out(70) => mem_rd_cd_fifo_out(70),
      rd_cd_fifo_out(69) => mem_rd_cd_fifo_out(69),
      rd_cd_fifo_out(68) => mem_rd_cd_fifo_out(68),
      rd_cd_fifo_out(67) => mem_rd_cd_fifo_out(67),
      rd_cd_fifo_out(66) => mem_rd_cd_fifo_out(66),
      rd_cd_fifo_out(65) => mem_rd_cd_fifo_out(65),
      rd_cd_fifo_out(64) => mem_rd_cd_fifo_out(64),
      rd_cd_fifo_out(63) => mem_rd_cd_fifo_out(63),
      rd_cd_fifo_out(62) => mem_rd_cd_fifo_out(62),
      rd_cd_fifo_out(61) => mem_rd_cd_fifo_out(61),
      rd_cd_fifo_out(60) => mem_rd_cd_fifo_out(60),
      rd_cd_fifo_out(59) => mem_rd_cd_fifo_out(59),
      rd_cd_fifo_out(58) => mem_rd_cd_fifo_out(58),
      rd_cd_fifo_out(57) => mem_rd_cd_fifo_out(57),
      rd_cd_fifo_out(56) => mem_rd_cd_fifo_out(56),
      rd_cd_fifo_out(55) => mem_rd_cd_fifo_out(55),
      rd_cd_fifo_out(54) => mem_rd_cd_fifo_out(54),
      rd_cd_fifo_out(53) => mem_rd_cd_fifo_out(53),
      rd_cd_fifo_out(52) => mem_rd_cd_fifo_out(52),
      rd_cd_fifo_out(51) => mem_rd_cd_fifo_out(51),
      rd_cd_fifo_out(50) => mem_rd_cd_fifo_out(50),
      rd_cd_fifo_out(49) => mem_rd_cd_fifo_out(49),
      rd_cd_fifo_out(48) => mem_rd_cd_fifo_out(48),
      rd_cd_fifo_out(47) => mem_rd_cd_fifo_out(47),
      rd_cd_fifo_out(46) => mem_rd_cd_fifo_out(46),
      rd_cd_fifo_out(45) => mem_rd_cd_fifo_out(45),
      rd_cd_fifo_out(44) => mem_rd_cd_fifo_out(44),
      rd_cd_fifo_out(43) => mem_rd_cd_fifo_out(43),
      rd_cd_fifo_out(42) => mem_rd_cd_fifo_out(42),
      rd_cd_fifo_out(41) => mem_rd_cd_fifo_out(41),
      rd_cd_fifo_out(40) => mem_rd_cd_fifo_out(40),
      rd_cd_fifo_out(39) => mem_rd_cd_fifo_out(39),
      rd_cd_fifo_out(38) => mem_rd_cd_fifo_out(38),
      rd_cd_fifo_out(37) => mem_rd_cd_fifo_out(37),
      rd_cd_fifo_out(36) => mem_rd_cd_fifo_out(36),
      rd_cd_fifo_out(35) => mem_rd_cd_fifo_out(35),
      rd_cd_fifo_out(34) => mem_rd_cd_fifo_out(34),
      rd_cd_fifo_out(33) => mem_rd_cd_fifo_out(33),
      rd_cd_fifo_out(32) => mem_rd_cd_fifo_out(32),
      rd_cd_fifo_out(31) => mem_rd_cd_fifo_out(31),
      rd_cd_fifo_out(30) => mem_rd_cd_fifo_out(30),
      rd_cd_fifo_out(29) => mem_rd_cd_fifo_out(29),
      rd_cd_fifo_out(28) => mem_rd_cd_fifo_out(28),
      rd_cd_fifo_out(27) => mem_rd_cd_fifo_out(27),
      rd_cd_fifo_out(26) => mem_rd_cd_fifo_out(26),
      rd_cd_fifo_out(25) => mem_rd_cd_fifo_out(25),
      rd_cd_fifo_out(24) => mem_rd_cd_fifo_out(24),
      rd_cd_fifo_out(23) => mem_rd_cd_fifo_out(23),
      rd_cd_fifo_out(22) => mem_rd_cd_fifo_out(22),
      rd_cd_fifo_out(21) => mem_rd_cd_fifo_out(21),
      rd_cd_fifo_out(20) => mem_rd_cd_fifo_out(20),
      rd_cd_fifo_out(19) => mem_rd_cd_fifo_out(19),
      rd_cd_fifo_out(18) => mem_rd_cd_fifo_out(18),
      rd_cd_fifo_out(17) => mem_rd_cd_fifo_out(17),
      rd_cd_fifo_out(16) => mem_rd_cd_fifo_out(16),
      rd_cd_fifo_out(15) => mem_rd_cd_fifo_out(15),
      rd_cd_fifo_out(14) => mem_rd_cd_fifo_out(14),
      rd_cd_fifo_out(13) => mem_rd_cd_fifo_out(13),
      rd_cd_fifo_out(12) => mem_rd_cd_fifo_out(12),
      rd_cd_fifo_out(11) => mem_rd_cd_fifo_out(11),
      rd_cd_fifo_out(10) => mem_rd_cd_fifo_out(10),
      rd_cd_fifo_out(9) => mem_rd_cd_fifo_out(9),
      rd_cd_fifo_out(8) => mem_rd_cd_fifo_out(8),
      rd_cd_fifo_out(7) => mem_rd_cd_fifo_out(7),
      rd_cd_fifo_out(6) => mem_rd_cd_fifo_out(6),
      rd_cd_fifo_out(5) => mem_rd_cd_fifo_out(5),
      rd_cd_fifo_out(4) => mem_rd_cd_fifo_out(4),
      rd_cd_fifo_out(3) => mem_rd_cd_fifo_out(3),
      rd_cd_fifo_out(2) => mem_rd_cd_fifo_out(2),
      rd_cd_fifo_out(1) => mem_rd_cd_fifo_out(1),
      rd_cd_fifo_out(0) => mem_rd_cd_fifo_out(0),
      rd_ab_fifo_out(127) => mem_rd_ab_fifo_out(127),
      rd_ab_fifo_out(126) => mem_rd_ab_fifo_out(126),
      rd_ab_fifo_out(125) => mem_rd_ab_fifo_out(125),
      rd_ab_fifo_out(124) => mem_rd_ab_fifo_out(124),
      rd_ab_fifo_out(123) => mem_rd_ab_fifo_out(123),
      rd_ab_fifo_out(122) => mem_rd_ab_fifo_out(122),
      rd_ab_fifo_out(121) => mem_rd_ab_fifo_out(121),
      rd_ab_fifo_out(120) => mem_rd_ab_fifo_out(120),
      rd_ab_fifo_out(119) => mem_rd_ab_fifo_out(119),
      rd_ab_fifo_out(118) => mem_rd_ab_fifo_out(118),
      rd_ab_fifo_out(117) => mem_rd_ab_fifo_out(117),
      rd_ab_fifo_out(116) => mem_rd_ab_fifo_out(116),
      rd_ab_fifo_out(115) => mem_rd_ab_fifo_out(115),
      rd_ab_fifo_out(114) => mem_rd_ab_fifo_out(114),
      rd_ab_fifo_out(113) => mem_rd_ab_fifo_out(113),
      rd_ab_fifo_out(112) => mem_rd_ab_fifo_out(112),
      rd_ab_fifo_out(111) => mem_rd_ab_fifo_out(111),
      rd_ab_fifo_out(110) => mem_rd_ab_fifo_out(110),
      rd_ab_fifo_out(109) => mem_rd_ab_fifo_out(109),
      rd_ab_fifo_out(108) => mem_rd_ab_fifo_out(108),
      rd_ab_fifo_out(107) => mem_rd_ab_fifo_out(107),
      rd_ab_fifo_out(106) => mem_rd_ab_fifo_out(106),
      rd_ab_fifo_out(105) => mem_rd_ab_fifo_out(105),
      rd_ab_fifo_out(104) => mem_rd_ab_fifo_out(104),
      rd_ab_fifo_out(103) => mem_rd_ab_fifo_out(103),
      rd_ab_fifo_out(102) => mem_rd_ab_fifo_out(102),
      rd_ab_fifo_out(101) => mem_rd_ab_fifo_out(101),
      rd_ab_fifo_out(100) => mem_rd_ab_fifo_out(100),
      rd_ab_fifo_out(99) => mem_rd_ab_fifo_out(99),
      rd_ab_fifo_out(98) => mem_rd_ab_fifo_out(98),
      rd_ab_fifo_out(97) => mem_rd_ab_fifo_out(97),
      rd_ab_fifo_out(96) => mem_rd_ab_fifo_out(96),
      rd_ab_fifo_out(95) => mem_rd_ab_fifo_out(95),
      rd_ab_fifo_out(94) => mem_rd_ab_fifo_out(94),
      rd_ab_fifo_out(93) => mem_rd_ab_fifo_out(93),
      rd_ab_fifo_out(92) => mem_rd_ab_fifo_out(92),
      rd_ab_fifo_out(91) => mem_rd_ab_fifo_out(91),
      rd_ab_fifo_out(90) => mem_rd_ab_fifo_out(90),
      rd_ab_fifo_out(89) => mem_rd_ab_fifo_out(89),
      rd_ab_fifo_out(88) => mem_rd_ab_fifo_out(88),
      rd_ab_fifo_out(87) => mem_rd_ab_fifo_out(87),
      rd_ab_fifo_out(86) => mem_rd_ab_fifo_out(86),
      rd_ab_fifo_out(85) => mem_rd_ab_fifo_out(85),
      rd_ab_fifo_out(84) => mem_rd_ab_fifo_out(84),
      rd_ab_fifo_out(83) => mem_rd_ab_fifo_out(83),
      rd_ab_fifo_out(82) => mem_rd_ab_fifo_out(82),
      rd_ab_fifo_out(81) => mem_rd_ab_fifo_out(81),
      rd_ab_fifo_out(80) => mem_rd_ab_fifo_out(80),
      rd_ab_fifo_out(79) => mem_rd_ab_fifo_out(79),
      rd_ab_fifo_out(78) => mem_rd_ab_fifo_out(78),
      rd_ab_fifo_out(77) => mem_rd_ab_fifo_out(77),
      rd_ab_fifo_out(76) => mem_rd_ab_fifo_out(76),
      rd_ab_fifo_out(75) => mem_rd_ab_fifo_out(75),
      rd_ab_fifo_out(74) => mem_rd_ab_fifo_out(74),
      rd_ab_fifo_out(73) => mem_rd_ab_fifo_out(73),
      rd_ab_fifo_out(72) => mem_rd_ab_fifo_out(72),
      rd_ab_fifo_out(71) => mem_rd_ab_fifo_out(71),
      rd_ab_fifo_out(70) => mem_rd_ab_fifo_out(70),
      rd_ab_fifo_out(69) => mem_rd_ab_fifo_out(69),
      rd_ab_fifo_out(68) => mem_rd_ab_fifo_out(68),
      rd_ab_fifo_out(67) => mem_rd_ab_fifo_out(67),
      rd_ab_fifo_out(66) => mem_rd_ab_fifo_out(66),
      rd_ab_fifo_out(65) => mem_rd_ab_fifo_out(65),
      rd_ab_fifo_out(64) => mem_rd_ab_fifo_out(64),
      rd_ab_fifo_out(63) => mem_rd_ab_fifo_out(63),
      rd_ab_fifo_out(62) => mem_rd_ab_fifo_out(62),
      rd_ab_fifo_out(61) => mem_rd_ab_fifo_out(61),
      rd_ab_fifo_out(60) => mem_rd_ab_fifo_out(60),
      rd_ab_fifo_out(59) => mem_rd_ab_fifo_out(59),
      rd_ab_fifo_out(58) => mem_rd_ab_fifo_out(58),
      rd_ab_fifo_out(57) => mem_rd_ab_fifo_out(57),
      rd_ab_fifo_out(56) => mem_rd_ab_fifo_out(56),
      rd_ab_fifo_out(55) => mem_rd_ab_fifo_out(55),
      rd_ab_fifo_out(54) => mem_rd_ab_fifo_out(54),
      rd_ab_fifo_out(53) => mem_rd_ab_fifo_out(53),
      rd_ab_fifo_out(52) => mem_rd_ab_fifo_out(52),
      rd_ab_fifo_out(51) => mem_rd_ab_fifo_out(51),
      rd_ab_fifo_out(50) => mem_rd_ab_fifo_out(50),
      rd_ab_fifo_out(49) => mem_rd_ab_fifo_out(49),
      rd_ab_fifo_out(48) => mem_rd_ab_fifo_out(48),
      rd_ab_fifo_out(47) => mem_rd_ab_fifo_out(47),
      rd_ab_fifo_out(46) => mem_rd_ab_fifo_out(46),
      rd_ab_fifo_out(45) => mem_rd_ab_fifo_out(45),
      rd_ab_fifo_out(44) => mem_rd_ab_fifo_out(44),
      rd_ab_fifo_out(43) => mem_rd_ab_fifo_out(43),
      rd_ab_fifo_out(42) => mem_rd_ab_fifo_out(42),
      rd_ab_fifo_out(41) => mem_rd_ab_fifo_out(41),
      rd_ab_fifo_out(40) => mem_rd_ab_fifo_out(40),
      rd_ab_fifo_out(39) => mem_rd_ab_fifo_out(39),
      rd_ab_fifo_out(38) => mem_rd_ab_fifo_out(38),
      rd_ab_fifo_out(37) => mem_rd_ab_fifo_out(37),
      rd_ab_fifo_out(36) => mem_rd_ab_fifo_out(36),
      rd_ab_fifo_out(35) => mem_rd_ab_fifo_out(35),
      rd_ab_fifo_out(34) => mem_rd_ab_fifo_out(34),
      rd_ab_fifo_out(33) => mem_rd_ab_fifo_out(33),
      rd_ab_fifo_out(32) => mem_rd_ab_fifo_out(32),
      rd_ab_fifo_out(31) => mem_rd_ab_fifo_out(31),
      rd_ab_fifo_out(30) => mem_rd_ab_fifo_out(30),
      rd_ab_fifo_out(29) => mem_rd_ab_fifo_out(29),
      rd_ab_fifo_out(28) => mem_rd_ab_fifo_out(28),
      rd_ab_fifo_out(27) => mem_rd_ab_fifo_out(27),
      rd_ab_fifo_out(26) => mem_rd_ab_fifo_out(26),
      rd_ab_fifo_out(25) => mem_rd_ab_fifo_out(25),
      rd_ab_fifo_out(24) => mem_rd_ab_fifo_out(24),
      rd_ab_fifo_out(23) => mem_rd_ab_fifo_out(23),
      rd_ab_fifo_out(22) => mem_rd_ab_fifo_out(22),
      rd_ab_fifo_out(21) => mem_rd_ab_fifo_out(21),
      rd_ab_fifo_out(20) => mem_rd_ab_fifo_out(20),
      rd_ab_fifo_out(19) => mem_rd_ab_fifo_out(19),
      rd_ab_fifo_out(18) => mem_rd_ab_fifo_out(18),
      rd_ab_fifo_out(17) => mem_rd_ab_fifo_out(17),
      rd_ab_fifo_out(16) => mem_rd_ab_fifo_out(16),
      rd_ab_fifo_out(15) => mem_rd_ab_fifo_out(15),
      rd_ab_fifo_out(14) => mem_rd_ab_fifo_out(14),
      rd_ab_fifo_out(13) => mem_rd_ab_fifo_out(13),
      rd_ab_fifo_out(12) => mem_rd_ab_fifo_out(12),
      rd_ab_fifo_out(11) => mem_rd_ab_fifo_out(11),
      rd_ab_fifo_out(10) => mem_rd_ab_fifo_out(10),
      rd_ab_fifo_out(9) => mem_rd_ab_fifo_out(9),
      rd_ab_fifo_out(8) => mem_rd_ab_fifo_out(8),
      rd_ab_fifo_out(7) => mem_rd_ab_fifo_out(7),
      rd_ab_fifo_out(6) => mem_rd_ab_fifo_out(6),
      rd_ab_fifo_out(5) => mem_rd_ab_fifo_out(5),
      rd_ab_fifo_out(4) => mem_rd_ab_fifo_out(4),
      rd_ab_fifo_out(3) => mem_rd_ab_fifo_out(3),
      rd_ab_fifo_out(2) => mem_rd_ab_fifo_out(2),
      rd_ab_fifo_out(1) => mem_rd_ab_fifo_out(1),
      rd_ab_fifo_out(0) => mem_rd_ab_fifo_out(0),
      num_patterns(14) => NlwRenamedSig_OI_num_patterns(14),
      num_patterns(13) => NlwRenamedSig_OI_num_patterns(13),
      num_patterns(12) => NlwRenamedSig_OI_num_patterns(12),
      num_patterns(11) => NlwRenamedSig_OI_num_patterns(11),
      num_patterns(10) => NlwRenamedSig_OI_num_patterns(10),
      num_patterns(9) => NlwRenamedSig_OI_num_patterns(9),
      num_patterns(8) => NlwRenamedSig_OI_num_patterns(8),
      num_patterns(7) => NlwRenamedSig_OI_num_patterns(7),
      num_patterns(6) => NlwRenamedSig_OI_num_patterns(6),
      num_patterns(5) => NlwRenamedSig_OI_num_patterns(5),
      num_patterns(4) => NlwRenamedSig_OI_num_patterns(4),
      num_patterns(3) => NlwRenamedSig_OI_num_patterns(3),
      num_patterns(2) => NlwRenamedSig_OI_num_patterns(2),
      num_patterns(1) => NlwRenamedSig_OI_num_patterns(1),
      num_patterns(0) => NlwRenamedSig_OI_num_patterns(0),
      in_dmd_type(3) => in_dmd_type(3),
      in_dmd_type(2) => in_dmd_type(2),
      in_dmd_type(1) => in_dmd_type(1),
      in_dmd_type(0) => in_dmd_type(0)
    );
  i_pgen : pgen
    port map (
      init_active_gq => init_active_gq,
      appsfpga_io_STEP_VCC_enbl_q => appsfpga_io_STEP_VCC_enbl_q,
      usb_pattern_force => usb_pattern_force,
      appsfpga_io_ns_flip_en_q => NLW_i_pgen_appsfpga_io_ns_flip_en_q_UNCONNECTED,
      pgen_data_valid_q => NLW_i_pgen_pgen_data_valid_q_UNCONNECTED,
      appsfpga_io_comp_data_en_q => NLW_i_pgen_appsfpga_io_comp_data_en_q_UNCONNECTED,
      pgen_rst2blkz_q => NLW_i_pgen_pgen_rst2blkz_q_UNCONNECTED,
      pgen_ns_flip_q => NLW_i_pgen_pgen_ns_flip_q_UNCONNECTED,
      pll_locked_rstz_gq => pll_locked_rstz_gq,
      appsfpga_io_WDT_enbl_q => NLW_i_pgen_appsfpga_io_WDT_enbl_q_UNCONNECTED,
      pgen_comp_data_q => NLW_i_pgen_pgen_comp_data_q_UNCONNECTED,
      clk_g => clk_g,
      pgen_STEP_VCC_q => NLW_i_pgen_pgen_STEP_VCC_q_UNCONNECTED,
      locked_init_rstz_gq => locked_init_rstz_gq_18134,
      appsfpga_io_float_q => NLW_i_pgen_appsfpga_io_float_q_UNCONNECTED,
      cnts_active_cnten_q => cnts_active_cnten_q,
      appsfpga_io_rowaddrmode_q => NLW_i_pgen_appsfpga_io_rowaddrmode_q_UNCONNECTED,
      pgen_rowmd_q(1) => NLW_i_pgen_pgen_rowmd_q_1_UNCONNECTED,
      pgen_rowmd_q(0) => NLW_i_pgen_pgen_rowmd_q_0_UNCONNECTED,
      pgen_dout_a_q(63) => NLW_i_pgen_pgen_dout_a_q_63_UNCONNECTED,
      pgen_dout_a_q(62) => NLW_i_pgen_pgen_dout_a_q_62_UNCONNECTED,
      pgen_dout_a_q(61) => NLW_i_pgen_pgen_dout_a_q_61_UNCONNECTED,
      pgen_dout_a_q(60) => NLW_i_pgen_pgen_dout_a_q_60_UNCONNECTED,
      pgen_dout_a_q(59) => NLW_i_pgen_pgen_dout_a_q_59_UNCONNECTED,
      pgen_dout_a_q(58) => NLW_i_pgen_pgen_dout_a_q_58_UNCONNECTED,
      pgen_dout_a_q(57) => NLW_i_pgen_pgen_dout_a_q_57_UNCONNECTED,
      pgen_dout_a_q(56) => NLW_i_pgen_pgen_dout_a_q_56_UNCONNECTED,
      pgen_dout_a_q(55) => NLW_i_pgen_pgen_dout_a_q_55_UNCONNECTED,
      pgen_dout_a_q(54) => NLW_i_pgen_pgen_dout_a_q_54_UNCONNECTED,
      pgen_dout_a_q(53) => NLW_i_pgen_pgen_dout_a_q_53_UNCONNECTED,
      pgen_dout_a_q(52) => NLW_i_pgen_pgen_dout_a_q_52_UNCONNECTED,
      pgen_dout_a_q(51) => NLW_i_pgen_pgen_dout_a_q_51_UNCONNECTED,
      pgen_dout_a_q(50) => NLW_i_pgen_pgen_dout_a_q_50_UNCONNECTED,
      pgen_dout_a_q(49) => NLW_i_pgen_pgen_dout_a_q_49_UNCONNECTED,
      pgen_dout_a_q(48) => NLW_i_pgen_pgen_dout_a_q_48_UNCONNECTED,
      pgen_dout_a_q(47) => NLW_i_pgen_pgen_dout_a_q_47_UNCONNECTED,
      pgen_dout_a_q(46) => NLW_i_pgen_pgen_dout_a_q_46_UNCONNECTED,
      pgen_dout_a_q(45) => NLW_i_pgen_pgen_dout_a_q_45_UNCONNECTED,
      pgen_dout_a_q(44) => NLW_i_pgen_pgen_dout_a_q_44_UNCONNECTED,
      pgen_dout_a_q(43) => NLW_i_pgen_pgen_dout_a_q_43_UNCONNECTED,
      pgen_dout_a_q(42) => NLW_i_pgen_pgen_dout_a_q_42_UNCONNECTED,
      pgen_dout_a_q(41) => NLW_i_pgen_pgen_dout_a_q_41_UNCONNECTED,
      pgen_dout_a_q(40) => NLW_i_pgen_pgen_dout_a_q_40_UNCONNECTED,
      pgen_dout_a_q(39) => NLW_i_pgen_pgen_dout_a_q_39_UNCONNECTED,
      pgen_dout_a_q(38) => NLW_i_pgen_pgen_dout_a_q_38_UNCONNECTED,
      pgen_dout_a_q(37) => NLW_i_pgen_pgen_dout_a_q_37_UNCONNECTED,
      pgen_dout_a_q(36) => NLW_i_pgen_pgen_dout_a_q_36_UNCONNECTED,
      pgen_dout_a_q(35) => NLW_i_pgen_pgen_dout_a_q_35_UNCONNECTED,
      pgen_dout_a_q(34) => NLW_i_pgen_pgen_dout_a_q_34_UNCONNECTED,
      pgen_dout_a_q(33) => NLW_i_pgen_pgen_dout_a_q_33_UNCONNECTED,
      pgen_dout_a_q(32) => NLW_i_pgen_pgen_dout_a_q_32_UNCONNECTED,
      pgen_dout_a_q(31) => NLW_i_pgen_pgen_dout_a_q_31_UNCONNECTED,
      pgen_dout_a_q(30) => NLW_i_pgen_pgen_dout_a_q_30_UNCONNECTED,
      pgen_dout_a_q(29) => NLW_i_pgen_pgen_dout_a_q_29_UNCONNECTED,
      pgen_dout_a_q(28) => NLW_i_pgen_pgen_dout_a_q_28_UNCONNECTED,
      pgen_dout_a_q(27) => NLW_i_pgen_pgen_dout_a_q_27_UNCONNECTED,
      pgen_dout_a_q(26) => NLW_i_pgen_pgen_dout_a_q_26_UNCONNECTED,
      pgen_dout_a_q(25) => NLW_i_pgen_pgen_dout_a_q_25_UNCONNECTED,
      pgen_dout_a_q(24) => NLW_i_pgen_pgen_dout_a_q_24_UNCONNECTED,
      pgen_dout_a_q(23) => NLW_i_pgen_pgen_dout_a_q_23_UNCONNECTED,
      pgen_dout_a_q(22) => NLW_i_pgen_pgen_dout_a_q_22_UNCONNECTED,
      pgen_dout_a_q(21) => NLW_i_pgen_pgen_dout_a_q_21_UNCONNECTED,
      pgen_dout_a_q(20) => NLW_i_pgen_pgen_dout_a_q_20_UNCONNECTED,
      pgen_dout_a_q(19) => NLW_i_pgen_pgen_dout_a_q_19_UNCONNECTED,
      pgen_dout_a_q(18) => NLW_i_pgen_pgen_dout_a_q_18_UNCONNECTED,
      pgen_dout_a_q(17) => NLW_i_pgen_pgen_dout_a_q_17_UNCONNECTED,
      pgen_dout_a_q(16) => NLW_i_pgen_pgen_dout_a_q_16_UNCONNECTED,
      pgen_dout_a_q(15) => NLW_i_pgen_pgen_dout_a_q_15_UNCONNECTED,
      pgen_dout_a_q(14) => NLW_i_pgen_pgen_dout_a_q_14_UNCONNECTED,
      pgen_dout_a_q(13) => NLW_i_pgen_pgen_dout_a_q_13_UNCONNECTED,
      pgen_dout_a_q(12) => NLW_i_pgen_pgen_dout_a_q_12_UNCONNECTED,
      pgen_dout_a_q(11) => NLW_i_pgen_pgen_dout_a_q_11_UNCONNECTED,
      pgen_dout_a_q(10) => NLW_i_pgen_pgen_dout_a_q_10_UNCONNECTED,
      pgen_dout_a_q(9) => NLW_i_pgen_pgen_dout_a_q_9_UNCONNECTED,
      pgen_dout_a_q(8) => NLW_i_pgen_pgen_dout_a_q_8_UNCONNECTED,
      pgen_dout_a_q(7) => NLW_i_pgen_pgen_dout_a_q_7_UNCONNECTED,
      pgen_dout_a_q(6) => NLW_i_pgen_pgen_dout_a_q_6_UNCONNECTED,
      pgen_dout_a_q(5) => NLW_i_pgen_pgen_dout_a_q_5_UNCONNECTED,
      pgen_dout_a_q(4) => NLW_i_pgen_pgen_dout_a_q_4_UNCONNECTED,
      pgen_dout_a_q(3) => NLW_i_pgen_pgen_dout_a_q_3_UNCONNECTED,
      pgen_dout_a_q(2) => NLW_i_pgen_pgen_dout_a_q_2_UNCONNECTED,
      pgen_dout_a_q(1) => NLW_i_pgen_pgen_dout_a_q_1_UNCONNECTED,
      pgen_dout_a_q(0) => NLW_i_pgen_pgen_dout_a_q_0_UNCONNECTED,
      pgen_dout_b_q(63) => NLW_i_pgen_pgen_dout_b_q_63_UNCONNECTED,
      pgen_dout_b_q(62) => NLW_i_pgen_pgen_dout_b_q_62_UNCONNECTED,
      pgen_dout_b_q(61) => NLW_i_pgen_pgen_dout_b_q_61_UNCONNECTED,
      pgen_dout_b_q(60) => NLW_i_pgen_pgen_dout_b_q_60_UNCONNECTED,
      pgen_dout_b_q(59) => NLW_i_pgen_pgen_dout_b_q_59_UNCONNECTED,
      pgen_dout_b_q(58) => NLW_i_pgen_pgen_dout_b_q_58_UNCONNECTED,
      pgen_dout_b_q(57) => NLW_i_pgen_pgen_dout_b_q_57_UNCONNECTED,
      pgen_dout_b_q(56) => NLW_i_pgen_pgen_dout_b_q_56_UNCONNECTED,
      pgen_dout_b_q(55) => NLW_i_pgen_pgen_dout_b_q_55_UNCONNECTED,
      pgen_dout_b_q(54) => NLW_i_pgen_pgen_dout_b_q_54_UNCONNECTED,
      pgen_dout_b_q(53) => NLW_i_pgen_pgen_dout_b_q_53_UNCONNECTED,
      pgen_dout_b_q(52) => NLW_i_pgen_pgen_dout_b_q_52_UNCONNECTED,
      pgen_dout_b_q(51) => NLW_i_pgen_pgen_dout_b_q_51_UNCONNECTED,
      pgen_dout_b_q(50) => NLW_i_pgen_pgen_dout_b_q_50_UNCONNECTED,
      pgen_dout_b_q(49) => NLW_i_pgen_pgen_dout_b_q_49_UNCONNECTED,
      pgen_dout_b_q(48) => NLW_i_pgen_pgen_dout_b_q_48_UNCONNECTED,
      pgen_dout_b_q(47) => NLW_i_pgen_pgen_dout_b_q_47_UNCONNECTED,
      pgen_dout_b_q(46) => NLW_i_pgen_pgen_dout_b_q_46_UNCONNECTED,
      pgen_dout_b_q(45) => NLW_i_pgen_pgen_dout_b_q_45_UNCONNECTED,
      pgen_dout_b_q(44) => NLW_i_pgen_pgen_dout_b_q_44_UNCONNECTED,
      pgen_dout_b_q(43) => NLW_i_pgen_pgen_dout_b_q_43_UNCONNECTED,
      pgen_dout_b_q(42) => NLW_i_pgen_pgen_dout_b_q_42_UNCONNECTED,
      pgen_dout_b_q(41) => NLW_i_pgen_pgen_dout_b_q_41_UNCONNECTED,
      pgen_dout_b_q(40) => NLW_i_pgen_pgen_dout_b_q_40_UNCONNECTED,
      pgen_dout_b_q(39) => NLW_i_pgen_pgen_dout_b_q_39_UNCONNECTED,
      pgen_dout_b_q(38) => NLW_i_pgen_pgen_dout_b_q_38_UNCONNECTED,
      pgen_dout_b_q(37) => NLW_i_pgen_pgen_dout_b_q_37_UNCONNECTED,
      pgen_dout_b_q(36) => NLW_i_pgen_pgen_dout_b_q_36_UNCONNECTED,
      pgen_dout_b_q(35) => NLW_i_pgen_pgen_dout_b_q_35_UNCONNECTED,
      pgen_dout_b_q(34) => NLW_i_pgen_pgen_dout_b_q_34_UNCONNECTED,
      pgen_dout_b_q(33) => NLW_i_pgen_pgen_dout_b_q_33_UNCONNECTED,
      pgen_dout_b_q(32) => NLW_i_pgen_pgen_dout_b_q_32_UNCONNECTED,
      pgen_dout_b_q(31) => NLW_i_pgen_pgen_dout_b_q_31_UNCONNECTED,
      pgen_dout_b_q(30) => NLW_i_pgen_pgen_dout_b_q_30_UNCONNECTED,
      pgen_dout_b_q(29) => NLW_i_pgen_pgen_dout_b_q_29_UNCONNECTED,
      pgen_dout_b_q(28) => NLW_i_pgen_pgen_dout_b_q_28_UNCONNECTED,
      pgen_dout_b_q(27) => NLW_i_pgen_pgen_dout_b_q_27_UNCONNECTED,
      pgen_dout_b_q(26) => NLW_i_pgen_pgen_dout_b_q_26_UNCONNECTED,
      pgen_dout_b_q(25) => NLW_i_pgen_pgen_dout_b_q_25_UNCONNECTED,
      pgen_dout_b_q(24) => NLW_i_pgen_pgen_dout_b_q_24_UNCONNECTED,
      pgen_dout_b_q(23) => NLW_i_pgen_pgen_dout_b_q_23_UNCONNECTED,
      pgen_dout_b_q(22) => NLW_i_pgen_pgen_dout_b_q_22_UNCONNECTED,
      pgen_dout_b_q(21) => NLW_i_pgen_pgen_dout_b_q_21_UNCONNECTED,
      pgen_dout_b_q(20) => NLW_i_pgen_pgen_dout_b_q_20_UNCONNECTED,
      pgen_dout_b_q(19) => NLW_i_pgen_pgen_dout_b_q_19_UNCONNECTED,
      pgen_dout_b_q(18) => NLW_i_pgen_pgen_dout_b_q_18_UNCONNECTED,
      pgen_dout_b_q(17) => NLW_i_pgen_pgen_dout_b_q_17_UNCONNECTED,
      pgen_dout_b_q(16) => NLW_i_pgen_pgen_dout_b_q_16_UNCONNECTED,
      pgen_dout_b_q(15) => NLW_i_pgen_pgen_dout_b_q_15_UNCONNECTED,
      pgen_dout_b_q(14) => NLW_i_pgen_pgen_dout_b_q_14_UNCONNECTED,
      pgen_dout_b_q(13) => NLW_i_pgen_pgen_dout_b_q_13_UNCONNECTED,
      pgen_dout_b_q(12) => NLW_i_pgen_pgen_dout_b_q_12_UNCONNECTED,
      pgen_dout_b_q(11) => NLW_i_pgen_pgen_dout_b_q_11_UNCONNECTED,
      pgen_dout_b_q(10) => NLW_i_pgen_pgen_dout_b_q_10_UNCONNECTED,
      pgen_dout_b_q(9) => NLW_i_pgen_pgen_dout_b_q_9_UNCONNECTED,
      pgen_dout_b_q(8) => NLW_i_pgen_pgen_dout_b_q_8_UNCONNECTED,
      pgen_dout_b_q(7) => NLW_i_pgen_pgen_dout_b_q_7_UNCONNECTED,
      pgen_dout_b_q(6) => NLW_i_pgen_pgen_dout_b_q_6_UNCONNECTED,
      pgen_dout_b_q(5) => NLW_i_pgen_pgen_dout_b_q_5_UNCONNECTED,
      pgen_dout_b_q(4) => NLW_i_pgen_pgen_dout_b_q_4_UNCONNECTED,
      pgen_dout_b_q(3) => NLW_i_pgen_pgen_dout_b_q_3_UNCONNECTED,
      pgen_dout_b_q(2) => NLW_i_pgen_pgen_dout_b_q_2_UNCONNECTED,
      pgen_dout_b_q(1) => NLW_i_pgen_pgen_dout_b_q_1_UNCONNECTED,
      pgen_dout_b_q(0) => NLW_i_pgen_pgen_dout_b_q_0_UNCONNECTED,
      pgen_blkmd_q(1) => NLW_i_pgen_pgen_blkmd_q_1_UNCONNECTED,
      pgen_blkmd_q(0) => NLW_i_pgen_pgen_blkmd_q_0_UNCONNECTED,
      pgen_rowad_q(10) => NLW_i_pgen_pgen_rowad_q_10_UNCONNECTED,
      pgen_rowad_q(9) => NLW_i_pgen_pgen_rowad_q_9_UNCONNECTED,
      pgen_rowad_q(8) => NLW_i_pgen_pgen_rowad_q_8_UNCONNECTED,
      pgen_rowad_q(7) => NLW_i_pgen_pgen_rowad_q_7_UNCONNECTED,
      pgen_rowad_q(6) => NLW_i_pgen_pgen_rowad_q_6_UNCONNECTED,
      pgen_rowad_q(5) => NLW_i_pgen_pgen_rowad_q_5_UNCONNECTED,
      pgen_rowad_q(4) => NLW_i_pgen_pgen_rowad_q_4_UNCONNECTED,
      pgen_rowad_q(3) => NLW_i_pgen_pgen_rowad_q_3_UNCONNECTED,
      pgen_rowad_q(2) => NLW_i_pgen_pgen_rowad_q_2_UNCONNECTED,
      pgen_rowad_q(1) => NLW_i_pgen_pgen_rowad_q_1_UNCONNECTED,
      pgen_rowad_q(0) => NLW_i_pgen_pgen_rowad_q_0_UNCONNECTED,
      pgen_dout_c_q(63) => NLW_i_pgen_pgen_dout_c_q_63_UNCONNECTED,
      pgen_dout_c_q(62) => NLW_i_pgen_pgen_dout_c_q_62_UNCONNECTED,
      pgen_dout_c_q(61) => NLW_i_pgen_pgen_dout_c_q_61_UNCONNECTED,
      pgen_dout_c_q(60) => NLW_i_pgen_pgen_dout_c_q_60_UNCONNECTED,
      pgen_dout_c_q(59) => NLW_i_pgen_pgen_dout_c_q_59_UNCONNECTED,
      pgen_dout_c_q(58) => NLW_i_pgen_pgen_dout_c_q_58_UNCONNECTED,
      pgen_dout_c_q(57) => NLW_i_pgen_pgen_dout_c_q_57_UNCONNECTED,
      pgen_dout_c_q(56) => NLW_i_pgen_pgen_dout_c_q_56_UNCONNECTED,
      pgen_dout_c_q(55) => NLW_i_pgen_pgen_dout_c_q_55_UNCONNECTED,
      pgen_dout_c_q(54) => NLW_i_pgen_pgen_dout_c_q_54_UNCONNECTED,
      pgen_dout_c_q(53) => NLW_i_pgen_pgen_dout_c_q_53_UNCONNECTED,
      pgen_dout_c_q(52) => NLW_i_pgen_pgen_dout_c_q_52_UNCONNECTED,
      pgen_dout_c_q(51) => NLW_i_pgen_pgen_dout_c_q_51_UNCONNECTED,
      pgen_dout_c_q(50) => NLW_i_pgen_pgen_dout_c_q_50_UNCONNECTED,
      pgen_dout_c_q(49) => NLW_i_pgen_pgen_dout_c_q_49_UNCONNECTED,
      pgen_dout_c_q(48) => NLW_i_pgen_pgen_dout_c_q_48_UNCONNECTED,
      pgen_dout_c_q(47) => NLW_i_pgen_pgen_dout_c_q_47_UNCONNECTED,
      pgen_dout_c_q(46) => NLW_i_pgen_pgen_dout_c_q_46_UNCONNECTED,
      pgen_dout_c_q(45) => NLW_i_pgen_pgen_dout_c_q_45_UNCONNECTED,
      pgen_dout_c_q(44) => NLW_i_pgen_pgen_dout_c_q_44_UNCONNECTED,
      pgen_dout_c_q(43) => NLW_i_pgen_pgen_dout_c_q_43_UNCONNECTED,
      pgen_dout_c_q(42) => NLW_i_pgen_pgen_dout_c_q_42_UNCONNECTED,
      pgen_dout_c_q(41) => NLW_i_pgen_pgen_dout_c_q_41_UNCONNECTED,
      pgen_dout_c_q(40) => NLW_i_pgen_pgen_dout_c_q_40_UNCONNECTED,
      pgen_dout_c_q(39) => NLW_i_pgen_pgen_dout_c_q_39_UNCONNECTED,
      pgen_dout_c_q(38) => NLW_i_pgen_pgen_dout_c_q_38_UNCONNECTED,
      pgen_dout_c_q(37) => NLW_i_pgen_pgen_dout_c_q_37_UNCONNECTED,
      pgen_dout_c_q(36) => NLW_i_pgen_pgen_dout_c_q_36_UNCONNECTED,
      pgen_dout_c_q(35) => NLW_i_pgen_pgen_dout_c_q_35_UNCONNECTED,
      pgen_dout_c_q(34) => NLW_i_pgen_pgen_dout_c_q_34_UNCONNECTED,
      pgen_dout_c_q(33) => NLW_i_pgen_pgen_dout_c_q_33_UNCONNECTED,
      pgen_dout_c_q(32) => NLW_i_pgen_pgen_dout_c_q_32_UNCONNECTED,
      pgen_dout_c_q(31) => NLW_i_pgen_pgen_dout_c_q_31_UNCONNECTED,
      pgen_dout_c_q(30) => NLW_i_pgen_pgen_dout_c_q_30_UNCONNECTED,
      pgen_dout_c_q(29) => NLW_i_pgen_pgen_dout_c_q_29_UNCONNECTED,
      pgen_dout_c_q(28) => NLW_i_pgen_pgen_dout_c_q_28_UNCONNECTED,
      pgen_dout_c_q(27) => NLW_i_pgen_pgen_dout_c_q_27_UNCONNECTED,
      pgen_dout_c_q(26) => NLW_i_pgen_pgen_dout_c_q_26_UNCONNECTED,
      pgen_dout_c_q(25) => NLW_i_pgen_pgen_dout_c_q_25_UNCONNECTED,
      pgen_dout_c_q(24) => NLW_i_pgen_pgen_dout_c_q_24_UNCONNECTED,
      pgen_dout_c_q(23) => NLW_i_pgen_pgen_dout_c_q_23_UNCONNECTED,
      pgen_dout_c_q(22) => NLW_i_pgen_pgen_dout_c_q_22_UNCONNECTED,
      pgen_dout_c_q(21) => NLW_i_pgen_pgen_dout_c_q_21_UNCONNECTED,
      pgen_dout_c_q(20) => NLW_i_pgen_pgen_dout_c_q_20_UNCONNECTED,
      pgen_dout_c_q(19) => NLW_i_pgen_pgen_dout_c_q_19_UNCONNECTED,
      pgen_dout_c_q(18) => NLW_i_pgen_pgen_dout_c_q_18_UNCONNECTED,
      pgen_dout_c_q(17) => NLW_i_pgen_pgen_dout_c_q_17_UNCONNECTED,
      pgen_dout_c_q(16) => NLW_i_pgen_pgen_dout_c_q_16_UNCONNECTED,
      pgen_dout_c_q(15) => NLW_i_pgen_pgen_dout_c_q_15_UNCONNECTED,
      pgen_dout_c_q(14) => NLW_i_pgen_pgen_dout_c_q_14_UNCONNECTED,
      pgen_dout_c_q(13) => NLW_i_pgen_pgen_dout_c_q_13_UNCONNECTED,
      pgen_dout_c_q(12) => NLW_i_pgen_pgen_dout_c_q_12_UNCONNECTED,
      pgen_dout_c_q(11) => NLW_i_pgen_pgen_dout_c_q_11_UNCONNECTED,
      pgen_dout_c_q(10) => NLW_i_pgen_pgen_dout_c_q_10_UNCONNECTED,
      pgen_dout_c_q(9) => NLW_i_pgen_pgen_dout_c_q_9_UNCONNECTED,
      pgen_dout_c_q(8) => NLW_i_pgen_pgen_dout_c_q_8_UNCONNECTED,
      pgen_dout_c_q(7) => NLW_i_pgen_pgen_dout_c_q_7_UNCONNECTED,
      pgen_dout_c_q(6) => NLW_i_pgen_pgen_dout_c_q_6_UNCONNECTED,
      pgen_dout_c_q(5) => NLW_i_pgen_pgen_dout_c_q_5_UNCONNECTED,
      pgen_dout_c_q(4) => NLW_i_pgen_pgen_dout_c_q_4_UNCONNECTED,
      pgen_dout_c_q(3) => NLW_i_pgen_pgen_dout_c_q_3_UNCONNECTED,
      pgen_dout_c_q(2) => NLW_i_pgen_pgen_dout_c_q_2_UNCONNECTED,
      pgen_dout_c_q(1) => NLW_i_pgen_pgen_dout_c_q_1_UNCONNECTED,
      pgen_dout_c_q(0) => NLW_i_pgen_pgen_dout_c_q_0_UNCONNECTED,
      pgen_blkad_q(3) => NLW_i_pgen_pgen_blkad_q_3_UNCONNECTED,
      pgen_blkad_q(2) => NLW_i_pgen_pgen_blkad_q_2_UNCONNECTED,
      pgen_blkad_q(1) => NLW_i_pgen_pgen_blkad_q_1_UNCONNECTED,
      pgen_blkad_q(0) => NLW_i_pgen_pgen_blkad_q_0_UNCONNECTED,
      pgen_dout_d_q(63) => NLW_i_pgen_pgen_dout_d_q_63_UNCONNECTED,
      pgen_dout_d_q(62) => NLW_i_pgen_pgen_dout_d_q_62_UNCONNECTED,
      pgen_dout_d_q(61) => NLW_i_pgen_pgen_dout_d_q_61_UNCONNECTED,
      pgen_dout_d_q(60) => NLW_i_pgen_pgen_dout_d_q_60_UNCONNECTED,
      pgen_dout_d_q(59) => NLW_i_pgen_pgen_dout_d_q_59_UNCONNECTED,
      pgen_dout_d_q(58) => NLW_i_pgen_pgen_dout_d_q_58_UNCONNECTED,
      pgen_dout_d_q(57) => NLW_i_pgen_pgen_dout_d_q_57_UNCONNECTED,
      pgen_dout_d_q(56) => NLW_i_pgen_pgen_dout_d_q_56_UNCONNECTED,
      pgen_dout_d_q(55) => NLW_i_pgen_pgen_dout_d_q_55_UNCONNECTED,
      pgen_dout_d_q(54) => NLW_i_pgen_pgen_dout_d_q_54_UNCONNECTED,
      pgen_dout_d_q(53) => NLW_i_pgen_pgen_dout_d_q_53_UNCONNECTED,
      pgen_dout_d_q(52) => NLW_i_pgen_pgen_dout_d_q_52_UNCONNECTED,
      pgen_dout_d_q(51) => NLW_i_pgen_pgen_dout_d_q_51_UNCONNECTED,
      pgen_dout_d_q(50) => NLW_i_pgen_pgen_dout_d_q_50_UNCONNECTED,
      pgen_dout_d_q(49) => NLW_i_pgen_pgen_dout_d_q_49_UNCONNECTED,
      pgen_dout_d_q(48) => NLW_i_pgen_pgen_dout_d_q_48_UNCONNECTED,
      pgen_dout_d_q(47) => NLW_i_pgen_pgen_dout_d_q_47_UNCONNECTED,
      pgen_dout_d_q(46) => NLW_i_pgen_pgen_dout_d_q_46_UNCONNECTED,
      pgen_dout_d_q(45) => NLW_i_pgen_pgen_dout_d_q_45_UNCONNECTED,
      pgen_dout_d_q(44) => NLW_i_pgen_pgen_dout_d_q_44_UNCONNECTED,
      pgen_dout_d_q(43) => NLW_i_pgen_pgen_dout_d_q_43_UNCONNECTED,
      pgen_dout_d_q(42) => NLW_i_pgen_pgen_dout_d_q_42_UNCONNECTED,
      pgen_dout_d_q(41) => NLW_i_pgen_pgen_dout_d_q_41_UNCONNECTED,
      pgen_dout_d_q(40) => NLW_i_pgen_pgen_dout_d_q_40_UNCONNECTED,
      pgen_dout_d_q(39) => NLW_i_pgen_pgen_dout_d_q_39_UNCONNECTED,
      pgen_dout_d_q(38) => NLW_i_pgen_pgen_dout_d_q_38_UNCONNECTED,
      pgen_dout_d_q(37) => NLW_i_pgen_pgen_dout_d_q_37_UNCONNECTED,
      pgen_dout_d_q(36) => NLW_i_pgen_pgen_dout_d_q_36_UNCONNECTED,
      pgen_dout_d_q(35) => NLW_i_pgen_pgen_dout_d_q_35_UNCONNECTED,
      pgen_dout_d_q(34) => NLW_i_pgen_pgen_dout_d_q_34_UNCONNECTED,
      pgen_dout_d_q(33) => NLW_i_pgen_pgen_dout_d_q_33_UNCONNECTED,
      pgen_dout_d_q(32) => NLW_i_pgen_pgen_dout_d_q_32_UNCONNECTED,
      pgen_dout_d_q(31) => NLW_i_pgen_pgen_dout_d_q_31_UNCONNECTED,
      pgen_dout_d_q(30) => NLW_i_pgen_pgen_dout_d_q_30_UNCONNECTED,
      pgen_dout_d_q(29) => NLW_i_pgen_pgen_dout_d_q_29_UNCONNECTED,
      pgen_dout_d_q(28) => NLW_i_pgen_pgen_dout_d_q_28_UNCONNECTED,
      pgen_dout_d_q(27) => NLW_i_pgen_pgen_dout_d_q_27_UNCONNECTED,
      pgen_dout_d_q(26) => NLW_i_pgen_pgen_dout_d_q_26_UNCONNECTED,
      pgen_dout_d_q(25) => NLW_i_pgen_pgen_dout_d_q_25_UNCONNECTED,
      pgen_dout_d_q(24) => NLW_i_pgen_pgen_dout_d_q_24_UNCONNECTED,
      pgen_dout_d_q(23) => NLW_i_pgen_pgen_dout_d_q_23_UNCONNECTED,
      pgen_dout_d_q(22) => NLW_i_pgen_pgen_dout_d_q_22_UNCONNECTED,
      pgen_dout_d_q(21) => NLW_i_pgen_pgen_dout_d_q_21_UNCONNECTED,
      pgen_dout_d_q(20) => NLW_i_pgen_pgen_dout_d_q_20_UNCONNECTED,
      pgen_dout_d_q(19) => NLW_i_pgen_pgen_dout_d_q_19_UNCONNECTED,
      pgen_dout_d_q(18) => NLW_i_pgen_pgen_dout_d_q_18_UNCONNECTED,
      pgen_dout_d_q(17) => NLW_i_pgen_pgen_dout_d_q_17_UNCONNECTED,
      pgen_dout_d_q(16) => NLW_i_pgen_pgen_dout_d_q_16_UNCONNECTED,
      pgen_dout_d_q(15) => NLW_i_pgen_pgen_dout_d_q_15_UNCONNECTED,
      pgen_dout_d_q(14) => NLW_i_pgen_pgen_dout_d_q_14_UNCONNECTED,
      pgen_dout_d_q(13) => NLW_i_pgen_pgen_dout_d_q_13_UNCONNECTED,
      pgen_dout_d_q(12) => NLW_i_pgen_pgen_dout_d_q_12_UNCONNECTED,
      pgen_dout_d_q(11) => NLW_i_pgen_pgen_dout_d_q_11_UNCONNECTED,
      pgen_dout_d_q(10) => NLW_i_pgen_pgen_dout_d_q_10_UNCONNECTED,
      pgen_dout_d_q(9) => NLW_i_pgen_pgen_dout_d_q_9_UNCONNECTED,
      pgen_dout_d_q(8) => NLW_i_pgen_pgen_dout_d_q_8_UNCONNECTED,
      pgen_dout_d_q(7) => NLW_i_pgen_pgen_dout_d_q_7_UNCONNECTED,
      pgen_dout_d_q(6) => NLW_i_pgen_pgen_dout_d_q_6_UNCONNECTED,
      pgen_dout_d_q(5) => NLW_i_pgen_pgen_dout_d_q_5_UNCONNECTED,
      pgen_dout_d_q(4) => NLW_i_pgen_pgen_dout_d_q_4_UNCONNECTED,
      pgen_dout_d_q(3) => NLW_i_pgen_pgen_dout_d_q_3_UNCONNECTED,
      pgen_dout_d_q(2) => NLW_i_pgen_pgen_dout_d_q_2_UNCONNECTED,
      pgen_dout_d_q(1) => NLW_i_pgen_pgen_dout_d_q_1_UNCONNECTED,
      pgen_dout_d_q(0) => NLW_i_pgen_pgen_dout_d_q_0_UNCONNECTED,
      appsfpga_io_reset_type_q(1) => NLW_i_pgen_appsfpga_io_reset_type_q_1_UNCONNECTED,
      appsfpga_io_reset_type_q(0) => NLW_i_pgen_appsfpga_io_reset_type_q_0_UNCONNECTED,
      cnts_pattern_cnt_q(26) => cnts_pattern_cnt_q(26),
      cnts_pattern_cnt_q(25) => cnts_pattern_cnt_q(25),
      cnts_pattern_cnt_q(24) => cnts_pattern_cnt_q(24),
      cnts_pattern_cnt_q(23) => cnts_pattern_cnt_q(23),
      cnts_pattern_cnt_q(22) => cnts_pattern_cnt_q(22),
      cnts_pattern_cnt_q(21) => cnts_pattern_cnt_q(21),
      cnts_pattern_cnt_q(20) => cnts_pattern_cnt_q(20),
      cnts_pattern_cnt_q(19) => cnts_pattern_cnt_q(19),
      cnts_pattern_cnt_q(18) => cnts_pattern_cnt_q(18),
      cnts_pattern_cnt_q(17) => cnts_pattern_cnt_q(17),
      cnts_pattern_cnt_q(16) => cnts_pattern_cnt_q(16),
      cnts_pattern_cnt_q(15) => cnts_pattern_cnt_q(15),
      cnts_pattern_cnt_q(14) => cnts_pattern_cnt_q(14),
      cnts_pattern_cnt_q(13) => cnts_pattern_cnt_q(13),
      cnts_pattern_cnt_q(12) => cnts_pattern_cnt_q(12),
      cnts_pattern_cnt_q(11) => cnts_pattern_cnt_q(11),
      cnts_pattern_cnt_q(10) => cnts_pattern_cnt_q(10),
      cnts_pattern_cnt_q(9) => cnts_pattern_cnt_q(9),
      cnts_pattern_cnt_q(8) => cnts_pattern_cnt_q(8),
      cnts_pattern_cnt_q(7) => cnts_pattern_cnt_q(7),
      cnts_pattern_cnt_q(6) => cnts_pattern_cnt_q(6),
      cnts_pattern_cnt_q(5) => cnts_pattern_cnt_q(5),
      cnts_pattern_cnt_q(4) => cnts_pattern_cnt_q(4),
      cnts_pattern_cnt_q(3) => cnts_pattern_cnt_q(3),
      cnts_pattern_cnt_q(2) => cnts_pattern_cnt_q(2),
      cnts_pattern_cnt_q(1) => cnts_pattern_cnt_q(1),
      cnts_pattern_cnt_q(0) => cnts_pattern_cnt_q(0),
      cnts_active_cnt_q(4) => cnts_active_cnt_q(4),
      cnts_active_cnt_q(3) => cnts_active_cnt_q(3),
      cnts_active_cnt_q(2) => cnts_active_cnt_q(2),
      cnts_active_cnt_q(1) => cnts_active_cnt_q(1),
      cnts_active_cnt_q(0) => cnts_active_cnt_q(0),
      usb_pattern_nmbr(2) => usb_pattern_nmbr(2),
      usb_pattern_nmbr(1) => usb_pattern_nmbr(1),
      usb_pattern_nmbr(0) => usb_pattern_nmbr(0),
      in_dmd_type(3) => in_dmd_type(3),
      in_dmd_type(2) => in_dmd_type(2),
      in_dmd_type(1) => in_dmd_type(1),
      in_dmd_type(0) => in_dmd_type(0)
    );
  MEMORY_IO_INST : MEM_IO_Verilog
    port map (
      mem_clk0 => mem_clk0,
      ddr2_cas_n => ddr2_cas_n,
      mem_read_enable => mem_read_enable,
      mem_clk200 => mem_clk200,
      system_clk => clk_g,
      rd_ab_fifo_data_valid => mem_rd_ab_fifo_data_valid,
      mem_preload_done => NlwRenamedSig_OI_mem_read_ready,
      dmd_get_data => dmd_get_mem_data,
      system_reset => system_reset,
      rd_cd_fifo_data_valid => mem_rd_cd_fifo_data_valid,
      mem_clk2x90 => mem_clk2x90,
      ddr2_we_n => ddr2_we_n,
      mem_init_done => mem_init_done,
      mem_rd_fifo_reset => mem_rd_fifo_reset,
      wr_valid => mem_wr_valid,
      mem_get_data => mem_get_data,
      mem_clk2x => mem_clk2x,
      ddr2_ras_n => ddr2_ras_n,
      wr_data_valid => mem_wr_data_valid,
      pll_mem_locked => pll_mem_locked,
      rd_ab_fifo_valid => mem_rd_ab_fifo_valid,
      rd_cd_fifo_valid => mem_rd_cd_fifo_valid,
      ddr2_dqs(7) => ddr2_dqs(7),
      ddr2_dqs(6) => ddr2_dqs(6),
      ddr2_dqs(5) => ddr2_dqs(5),
      ddr2_dqs(4) => ddr2_dqs(4),
      ddr2_dqs(3) => ddr2_dqs(3),
      ddr2_dqs(2) => ddr2_dqs(2),
      ddr2_dqs(1) => ddr2_dqs(1),
      ddr2_dqs(0) => ddr2_dqs(0),
      ddr2_dq(63) => ddr2_dq(63),
      ddr2_dq(62) => ddr2_dq(62),
      ddr2_dq(61) => ddr2_dq(61),
      ddr2_dq(60) => ddr2_dq(60),
      ddr2_dq(59) => ddr2_dq(59),
      ddr2_dq(58) => ddr2_dq(58),
      ddr2_dq(57) => ddr2_dq(57),
      ddr2_dq(56) => ddr2_dq(56),
      ddr2_dq(55) => ddr2_dq(55),
      ddr2_dq(54) => ddr2_dq(54),
      ddr2_dq(53) => ddr2_dq(53),
      ddr2_dq(52) => ddr2_dq(52),
      ddr2_dq(51) => ddr2_dq(51),
      ddr2_dq(50) => ddr2_dq(50),
      ddr2_dq(49) => ddr2_dq(49),
      ddr2_dq(48) => ddr2_dq(48),
      ddr2_dq(47) => ddr2_dq(47),
      ddr2_dq(46) => ddr2_dq(46),
      ddr2_dq(45) => ddr2_dq(45),
      ddr2_dq(44) => ddr2_dq(44),
      ddr2_dq(43) => ddr2_dq(43),
      ddr2_dq(42) => ddr2_dq(42),
      ddr2_dq(41) => ddr2_dq(41),
      ddr2_dq(40) => ddr2_dq(40),
      ddr2_dq(39) => ddr2_dq(39),
      ddr2_dq(38) => ddr2_dq(38),
      ddr2_dq(37) => ddr2_dq(37),
      ddr2_dq(36) => ddr2_dq(36),
      ddr2_dq(35) => ddr2_dq(35),
      ddr2_dq(34) => ddr2_dq(34),
      ddr2_dq(33) => ddr2_dq(33),
      ddr2_dq(32) => ddr2_dq(32),
      ddr2_dq(31) => ddr2_dq(31),
      ddr2_dq(30) => ddr2_dq(30),
      ddr2_dq(29) => ddr2_dq(29),
      ddr2_dq(28) => ddr2_dq(28),
      ddr2_dq(27) => ddr2_dq(27),
      ddr2_dq(26) => ddr2_dq(26),
      ddr2_dq(25) => ddr2_dq(25),
      ddr2_dq(24) => ddr2_dq(24),
      ddr2_dq(23) => ddr2_dq(23),
      ddr2_dq(22) => ddr2_dq(22),
      ddr2_dq(21) => ddr2_dq(21),
      ddr2_dq(20) => ddr2_dq(20),
      ddr2_dq(19) => ddr2_dq(19),
      ddr2_dq(18) => ddr2_dq(18),
      ddr2_dq(17) => ddr2_dq(17),
      ddr2_dq(16) => ddr2_dq(16),
      ddr2_dq(15) => ddr2_dq(15),
      ddr2_dq(14) => ddr2_dq(14),
      ddr2_dq(13) => ddr2_dq(13),
      ddr2_dq(12) => ddr2_dq(12),
      ddr2_dq(11) => ddr2_dq(11),
      ddr2_dq(10) => ddr2_dq(10),
      ddr2_dq(9) => ddr2_dq(9),
      ddr2_dq(8) => ddr2_dq(8),
      ddr2_dq(7) => ddr2_dq(7),
      ddr2_dq(6) => ddr2_dq(6),
      ddr2_dq(5) => ddr2_dq(5),
      ddr2_dq(4) => ddr2_dq(4),
      ddr2_dq(3) => ddr2_dq(3),
      ddr2_dq(2) => ddr2_dq(2),
      ddr2_dq(1) => ddr2_dq(1),
      ddr2_dq(0) => ddr2_dq(0),
      ddr2_dqs_n(7) => ddr2_dqs_n(7),
      ddr2_dqs_n(6) => ddr2_dqs_n(6),
      ddr2_dqs_n(5) => ddr2_dqs_n(5),
      ddr2_dqs_n(4) => ddr2_dqs_n(4),
      ddr2_dqs_n(3) => ddr2_dqs_n(3),
      ddr2_dqs_n(2) => ddr2_dqs_n(2),
      ddr2_dqs_n(1) => ddr2_dqs_n(1),
      ddr2_dqs_n(0) => ddr2_dqs_n(0),
      rd_pattern_id(14) => mem_rd_pattern_id(14),
      rd_pattern_id(13) => mem_rd_pattern_id(13),
      rd_pattern_id(12) => mem_rd_pattern_id(12),
      rd_pattern_id(11) => mem_rd_pattern_id(11),
      rd_pattern_id(10) => mem_rd_pattern_id(10),
      rd_pattern_id(9) => mem_rd_pattern_id(9),
      rd_pattern_id(8) => mem_rd_pattern_id(8),
      rd_pattern_id(7) => mem_rd_pattern_id(7),
      rd_pattern_id(6) => mem_rd_pattern_id(6),
      rd_pattern_id(5) => mem_rd_pattern_id(5),
      rd_pattern_id(4) => mem_rd_pattern_id(4),
      rd_pattern_id(3) => mem_rd_pattern_id(3),
      rd_pattern_id(2) => mem_rd_pattern_id(2),
      rd_pattern_id(1) => mem_rd_pattern_id(1),
      rd_pattern_id(0) => mem_rd_pattern_id(0),
      ddr2_cke(1) => ddr2_cke(1),
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_ck_n(1) => ddr2_ck_n(1),
      ddr2_ck_n(0) => ddr2_ck_n(0),
      ddr2_cs_n(1) => ddr2_cs_n(1),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_ba(2) => ddr2_ba(2),
      ddr2_ba(1) => ddr2_ba(1),
      ddr2_ba(0) => ddr2_ba(0),
      ddr2_ck(1) => ddr2_ck(1),
      ddr2_ck(0) => ddr2_ck(0),
      ddr2_dm(7) => ddr2_dm(7),
      ddr2_dm(6) => ddr2_dm(6),
      ddr2_dm(5) => ddr2_dm(5),
      ddr2_dm(4) => ddr2_dm(4),
      ddr2_dm(3) => ddr2_dm(3),
      ddr2_dm(2) => ddr2_dm(2),
      ddr2_dm(1) => ddr2_dm(1),
      ddr2_dm(0) => ddr2_dm(0),
      ddr2_a(13) => ddr2_a(13),
      ddr2_a(12) => ddr2_a(12),
      ddr2_a(11) => ddr2_a(11),
      ddr2_a(10) => ddr2_a(10),
      ddr2_a(9) => ddr2_a(9),
      ddr2_a(8) => ddr2_a(8),
      ddr2_a(7) => ddr2_a(7),
      ddr2_a(6) => ddr2_a(6),
      ddr2_a(5) => ddr2_a(5),
      ddr2_a(4) => ddr2_a(4),
      ddr2_a(3) => ddr2_a(3),
      ddr2_a(2) => ddr2_a(2),
      ddr2_a(1) => ddr2_a(1),
      ddr2_a(0) => ddr2_a(0),
      ddr2_odt(1) => ddr2_odt(1),
      ddr2_odt(0) => ddr2_odt(0),
      rd_cd_fifo_out(127) => mem_rd_cd_fifo_out(127),
      rd_cd_fifo_out(126) => mem_rd_cd_fifo_out(126),
      rd_cd_fifo_out(125) => mem_rd_cd_fifo_out(125),
      rd_cd_fifo_out(124) => mem_rd_cd_fifo_out(124),
      rd_cd_fifo_out(123) => mem_rd_cd_fifo_out(123),
      rd_cd_fifo_out(122) => mem_rd_cd_fifo_out(122),
      rd_cd_fifo_out(121) => mem_rd_cd_fifo_out(121),
      rd_cd_fifo_out(120) => mem_rd_cd_fifo_out(120),
      rd_cd_fifo_out(119) => mem_rd_cd_fifo_out(119),
      rd_cd_fifo_out(118) => mem_rd_cd_fifo_out(118),
      rd_cd_fifo_out(117) => mem_rd_cd_fifo_out(117),
      rd_cd_fifo_out(116) => mem_rd_cd_fifo_out(116),
      rd_cd_fifo_out(115) => mem_rd_cd_fifo_out(115),
      rd_cd_fifo_out(114) => mem_rd_cd_fifo_out(114),
      rd_cd_fifo_out(113) => mem_rd_cd_fifo_out(113),
      rd_cd_fifo_out(112) => mem_rd_cd_fifo_out(112),
      rd_cd_fifo_out(111) => mem_rd_cd_fifo_out(111),
      rd_cd_fifo_out(110) => mem_rd_cd_fifo_out(110),
      rd_cd_fifo_out(109) => mem_rd_cd_fifo_out(109),
      rd_cd_fifo_out(108) => mem_rd_cd_fifo_out(108),
      rd_cd_fifo_out(107) => mem_rd_cd_fifo_out(107),
      rd_cd_fifo_out(106) => mem_rd_cd_fifo_out(106),
      rd_cd_fifo_out(105) => mem_rd_cd_fifo_out(105),
      rd_cd_fifo_out(104) => mem_rd_cd_fifo_out(104),
      rd_cd_fifo_out(103) => mem_rd_cd_fifo_out(103),
      rd_cd_fifo_out(102) => mem_rd_cd_fifo_out(102),
      rd_cd_fifo_out(101) => mem_rd_cd_fifo_out(101),
      rd_cd_fifo_out(100) => mem_rd_cd_fifo_out(100),
      rd_cd_fifo_out(99) => mem_rd_cd_fifo_out(99),
      rd_cd_fifo_out(98) => mem_rd_cd_fifo_out(98),
      rd_cd_fifo_out(97) => mem_rd_cd_fifo_out(97),
      rd_cd_fifo_out(96) => mem_rd_cd_fifo_out(96),
      rd_cd_fifo_out(95) => mem_rd_cd_fifo_out(95),
      rd_cd_fifo_out(94) => mem_rd_cd_fifo_out(94),
      rd_cd_fifo_out(93) => mem_rd_cd_fifo_out(93),
      rd_cd_fifo_out(92) => mem_rd_cd_fifo_out(92),
      rd_cd_fifo_out(91) => mem_rd_cd_fifo_out(91),
      rd_cd_fifo_out(90) => mem_rd_cd_fifo_out(90),
      rd_cd_fifo_out(89) => mem_rd_cd_fifo_out(89),
      rd_cd_fifo_out(88) => mem_rd_cd_fifo_out(88),
      rd_cd_fifo_out(87) => mem_rd_cd_fifo_out(87),
      rd_cd_fifo_out(86) => mem_rd_cd_fifo_out(86),
      rd_cd_fifo_out(85) => mem_rd_cd_fifo_out(85),
      rd_cd_fifo_out(84) => mem_rd_cd_fifo_out(84),
      rd_cd_fifo_out(83) => mem_rd_cd_fifo_out(83),
      rd_cd_fifo_out(82) => mem_rd_cd_fifo_out(82),
      rd_cd_fifo_out(81) => mem_rd_cd_fifo_out(81),
      rd_cd_fifo_out(80) => mem_rd_cd_fifo_out(80),
      rd_cd_fifo_out(79) => mem_rd_cd_fifo_out(79),
      rd_cd_fifo_out(78) => mem_rd_cd_fifo_out(78),
      rd_cd_fifo_out(77) => mem_rd_cd_fifo_out(77),
      rd_cd_fifo_out(76) => mem_rd_cd_fifo_out(76),
      rd_cd_fifo_out(75) => mem_rd_cd_fifo_out(75),
      rd_cd_fifo_out(74) => mem_rd_cd_fifo_out(74),
      rd_cd_fifo_out(73) => mem_rd_cd_fifo_out(73),
      rd_cd_fifo_out(72) => mem_rd_cd_fifo_out(72),
      rd_cd_fifo_out(71) => mem_rd_cd_fifo_out(71),
      rd_cd_fifo_out(70) => mem_rd_cd_fifo_out(70),
      rd_cd_fifo_out(69) => mem_rd_cd_fifo_out(69),
      rd_cd_fifo_out(68) => mem_rd_cd_fifo_out(68),
      rd_cd_fifo_out(67) => mem_rd_cd_fifo_out(67),
      rd_cd_fifo_out(66) => mem_rd_cd_fifo_out(66),
      rd_cd_fifo_out(65) => mem_rd_cd_fifo_out(65),
      rd_cd_fifo_out(64) => mem_rd_cd_fifo_out(64),
      rd_cd_fifo_out(63) => mem_rd_cd_fifo_out(63),
      rd_cd_fifo_out(62) => mem_rd_cd_fifo_out(62),
      rd_cd_fifo_out(61) => mem_rd_cd_fifo_out(61),
      rd_cd_fifo_out(60) => mem_rd_cd_fifo_out(60),
      rd_cd_fifo_out(59) => mem_rd_cd_fifo_out(59),
      rd_cd_fifo_out(58) => mem_rd_cd_fifo_out(58),
      rd_cd_fifo_out(57) => mem_rd_cd_fifo_out(57),
      rd_cd_fifo_out(56) => mem_rd_cd_fifo_out(56),
      rd_cd_fifo_out(55) => mem_rd_cd_fifo_out(55),
      rd_cd_fifo_out(54) => mem_rd_cd_fifo_out(54),
      rd_cd_fifo_out(53) => mem_rd_cd_fifo_out(53),
      rd_cd_fifo_out(52) => mem_rd_cd_fifo_out(52),
      rd_cd_fifo_out(51) => mem_rd_cd_fifo_out(51),
      rd_cd_fifo_out(50) => mem_rd_cd_fifo_out(50),
      rd_cd_fifo_out(49) => mem_rd_cd_fifo_out(49),
      rd_cd_fifo_out(48) => mem_rd_cd_fifo_out(48),
      rd_cd_fifo_out(47) => mem_rd_cd_fifo_out(47),
      rd_cd_fifo_out(46) => mem_rd_cd_fifo_out(46),
      rd_cd_fifo_out(45) => mem_rd_cd_fifo_out(45),
      rd_cd_fifo_out(44) => mem_rd_cd_fifo_out(44),
      rd_cd_fifo_out(43) => mem_rd_cd_fifo_out(43),
      rd_cd_fifo_out(42) => mem_rd_cd_fifo_out(42),
      rd_cd_fifo_out(41) => mem_rd_cd_fifo_out(41),
      rd_cd_fifo_out(40) => mem_rd_cd_fifo_out(40),
      rd_cd_fifo_out(39) => mem_rd_cd_fifo_out(39),
      rd_cd_fifo_out(38) => mem_rd_cd_fifo_out(38),
      rd_cd_fifo_out(37) => mem_rd_cd_fifo_out(37),
      rd_cd_fifo_out(36) => mem_rd_cd_fifo_out(36),
      rd_cd_fifo_out(35) => mem_rd_cd_fifo_out(35),
      rd_cd_fifo_out(34) => mem_rd_cd_fifo_out(34),
      rd_cd_fifo_out(33) => mem_rd_cd_fifo_out(33),
      rd_cd_fifo_out(32) => mem_rd_cd_fifo_out(32),
      rd_cd_fifo_out(31) => mem_rd_cd_fifo_out(31),
      rd_cd_fifo_out(30) => mem_rd_cd_fifo_out(30),
      rd_cd_fifo_out(29) => mem_rd_cd_fifo_out(29),
      rd_cd_fifo_out(28) => mem_rd_cd_fifo_out(28),
      rd_cd_fifo_out(27) => mem_rd_cd_fifo_out(27),
      rd_cd_fifo_out(26) => mem_rd_cd_fifo_out(26),
      rd_cd_fifo_out(25) => mem_rd_cd_fifo_out(25),
      rd_cd_fifo_out(24) => mem_rd_cd_fifo_out(24),
      rd_cd_fifo_out(23) => mem_rd_cd_fifo_out(23),
      rd_cd_fifo_out(22) => mem_rd_cd_fifo_out(22),
      rd_cd_fifo_out(21) => mem_rd_cd_fifo_out(21),
      rd_cd_fifo_out(20) => mem_rd_cd_fifo_out(20),
      rd_cd_fifo_out(19) => mem_rd_cd_fifo_out(19),
      rd_cd_fifo_out(18) => mem_rd_cd_fifo_out(18),
      rd_cd_fifo_out(17) => mem_rd_cd_fifo_out(17),
      rd_cd_fifo_out(16) => mem_rd_cd_fifo_out(16),
      rd_cd_fifo_out(15) => mem_rd_cd_fifo_out(15),
      rd_cd_fifo_out(14) => mem_rd_cd_fifo_out(14),
      rd_cd_fifo_out(13) => mem_rd_cd_fifo_out(13),
      rd_cd_fifo_out(12) => mem_rd_cd_fifo_out(12),
      rd_cd_fifo_out(11) => mem_rd_cd_fifo_out(11),
      rd_cd_fifo_out(10) => mem_rd_cd_fifo_out(10),
      rd_cd_fifo_out(9) => mem_rd_cd_fifo_out(9),
      rd_cd_fifo_out(8) => mem_rd_cd_fifo_out(8),
      rd_cd_fifo_out(7) => mem_rd_cd_fifo_out(7),
      rd_cd_fifo_out(6) => mem_rd_cd_fifo_out(6),
      rd_cd_fifo_out(5) => mem_rd_cd_fifo_out(5),
      rd_cd_fifo_out(4) => mem_rd_cd_fifo_out(4),
      rd_cd_fifo_out(3) => mem_rd_cd_fifo_out(3),
      rd_cd_fifo_out(2) => mem_rd_cd_fifo_out(2),
      rd_cd_fifo_out(1) => mem_rd_cd_fifo_out(1),
      rd_cd_fifo_out(0) => mem_rd_cd_fifo_out(0),
      rd_ab_fifo_out(127) => mem_rd_ab_fifo_out(127),
      rd_ab_fifo_out(126) => mem_rd_ab_fifo_out(126),
      rd_ab_fifo_out(125) => mem_rd_ab_fifo_out(125),
      rd_ab_fifo_out(124) => mem_rd_ab_fifo_out(124),
      rd_ab_fifo_out(123) => mem_rd_ab_fifo_out(123),
      rd_ab_fifo_out(122) => mem_rd_ab_fifo_out(122),
      rd_ab_fifo_out(121) => mem_rd_ab_fifo_out(121),
      rd_ab_fifo_out(120) => mem_rd_ab_fifo_out(120),
      rd_ab_fifo_out(119) => mem_rd_ab_fifo_out(119),
      rd_ab_fifo_out(118) => mem_rd_ab_fifo_out(118),
      rd_ab_fifo_out(117) => mem_rd_ab_fifo_out(117),
      rd_ab_fifo_out(116) => mem_rd_ab_fifo_out(116),
      rd_ab_fifo_out(115) => mem_rd_ab_fifo_out(115),
      rd_ab_fifo_out(114) => mem_rd_ab_fifo_out(114),
      rd_ab_fifo_out(113) => mem_rd_ab_fifo_out(113),
      rd_ab_fifo_out(112) => mem_rd_ab_fifo_out(112),
      rd_ab_fifo_out(111) => mem_rd_ab_fifo_out(111),
      rd_ab_fifo_out(110) => mem_rd_ab_fifo_out(110),
      rd_ab_fifo_out(109) => mem_rd_ab_fifo_out(109),
      rd_ab_fifo_out(108) => mem_rd_ab_fifo_out(108),
      rd_ab_fifo_out(107) => mem_rd_ab_fifo_out(107),
      rd_ab_fifo_out(106) => mem_rd_ab_fifo_out(106),
      rd_ab_fifo_out(105) => mem_rd_ab_fifo_out(105),
      rd_ab_fifo_out(104) => mem_rd_ab_fifo_out(104),
      rd_ab_fifo_out(103) => mem_rd_ab_fifo_out(103),
      rd_ab_fifo_out(102) => mem_rd_ab_fifo_out(102),
      rd_ab_fifo_out(101) => mem_rd_ab_fifo_out(101),
      rd_ab_fifo_out(100) => mem_rd_ab_fifo_out(100),
      rd_ab_fifo_out(99) => mem_rd_ab_fifo_out(99),
      rd_ab_fifo_out(98) => mem_rd_ab_fifo_out(98),
      rd_ab_fifo_out(97) => mem_rd_ab_fifo_out(97),
      rd_ab_fifo_out(96) => mem_rd_ab_fifo_out(96),
      rd_ab_fifo_out(95) => mem_rd_ab_fifo_out(95),
      rd_ab_fifo_out(94) => mem_rd_ab_fifo_out(94),
      rd_ab_fifo_out(93) => mem_rd_ab_fifo_out(93),
      rd_ab_fifo_out(92) => mem_rd_ab_fifo_out(92),
      rd_ab_fifo_out(91) => mem_rd_ab_fifo_out(91),
      rd_ab_fifo_out(90) => mem_rd_ab_fifo_out(90),
      rd_ab_fifo_out(89) => mem_rd_ab_fifo_out(89),
      rd_ab_fifo_out(88) => mem_rd_ab_fifo_out(88),
      rd_ab_fifo_out(87) => mem_rd_ab_fifo_out(87),
      rd_ab_fifo_out(86) => mem_rd_ab_fifo_out(86),
      rd_ab_fifo_out(85) => mem_rd_ab_fifo_out(85),
      rd_ab_fifo_out(84) => mem_rd_ab_fifo_out(84),
      rd_ab_fifo_out(83) => mem_rd_ab_fifo_out(83),
      rd_ab_fifo_out(82) => mem_rd_ab_fifo_out(82),
      rd_ab_fifo_out(81) => mem_rd_ab_fifo_out(81),
      rd_ab_fifo_out(80) => mem_rd_ab_fifo_out(80),
      rd_ab_fifo_out(79) => mem_rd_ab_fifo_out(79),
      rd_ab_fifo_out(78) => mem_rd_ab_fifo_out(78),
      rd_ab_fifo_out(77) => mem_rd_ab_fifo_out(77),
      rd_ab_fifo_out(76) => mem_rd_ab_fifo_out(76),
      rd_ab_fifo_out(75) => mem_rd_ab_fifo_out(75),
      rd_ab_fifo_out(74) => mem_rd_ab_fifo_out(74),
      rd_ab_fifo_out(73) => mem_rd_ab_fifo_out(73),
      rd_ab_fifo_out(72) => mem_rd_ab_fifo_out(72),
      rd_ab_fifo_out(71) => mem_rd_ab_fifo_out(71),
      rd_ab_fifo_out(70) => mem_rd_ab_fifo_out(70),
      rd_ab_fifo_out(69) => mem_rd_ab_fifo_out(69),
      rd_ab_fifo_out(68) => mem_rd_ab_fifo_out(68),
      rd_ab_fifo_out(67) => mem_rd_ab_fifo_out(67),
      rd_ab_fifo_out(66) => mem_rd_ab_fifo_out(66),
      rd_ab_fifo_out(65) => mem_rd_ab_fifo_out(65),
      rd_ab_fifo_out(64) => mem_rd_ab_fifo_out(64),
      rd_ab_fifo_out(63) => mem_rd_ab_fifo_out(63),
      rd_ab_fifo_out(62) => mem_rd_ab_fifo_out(62),
      rd_ab_fifo_out(61) => mem_rd_ab_fifo_out(61),
      rd_ab_fifo_out(60) => mem_rd_ab_fifo_out(60),
      rd_ab_fifo_out(59) => mem_rd_ab_fifo_out(59),
      rd_ab_fifo_out(58) => mem_rd_ab_fifo_out(58),
      rd_ab_fifo_out(57) => mem_rd_ab_fifo_out(57),
      rd_ab_fifo_out(56) => mem_rd_ab_fifo_out(56),
      rd_ab_fifo_out(55) => mem_rd_ab_fifo_out(55),
      rd_ab_fifo_out(54) => mem_rd_ab_fifo_out(54),
      rd_ab_fifo_out(53) => mem_rd_ab_fifo_out(53),
      rd_ab_fifo_out(52) => mem_rd_ab_fifo_out(52),
      rd_ab_fifo_out(51) => mem_rd_ab_fifo_out(51),
      rd_ab_fifo_out(50) => mem_rd_ab_fifo_out(50),
      rd_ab_fifo_out(49) => mem_rd_ab_fifo_out(49),
      rd_ab_fifo_out(48) => mem_rd_ab_fifo_out(48),
      rd_ab_fifo_out(47) => mem_rd_ab_fifo_out(47),
      rd_ab_fifo_out(46) => mem_rd_ab_fifo_out(46),
      rd_ab_fifo_out(45) => mem_rd_ab_fifo_out(45),
      rd_ab_fifo_out(44) => mem_rd_ab_fifo_out(44),
      rd_ab_fifo_out(43) => mem_rd_ab_fifo_out(43),
      rd_ab_fifo_out(42) => mem_rd_ab_fifo_out(42),
      rd_ab_fifo_out(41) => mem_rd_ab_fifo_out(41),
      rd_ab_fifo_out(40) => mem_rd_ab_fifo_out(40),
      rd_ab_fifo_out(39) => mem_rd_ab_fifo_out(39),
      rd_ab_fifo_out(38) => mem_rd_ab_fifo_out(38),
      rd_ab_fifo_out(37) => mem_rd_ab_fifo_out(37),
      rd_ab_fifo_out(36) => mem_rd_ab_fifo_out(36),
      rd_ab_fifo_out(35) => mem_rd_ab_fifo_out(35),
      rd_ab_fifo_out(34) => mem_rd_ab_fifo_out(34),
      rd_ab_fifo_out(33) => mem_rd_ab_fifo_out(33),
      rd_ab_fifo_out(32) => mem_rd_ab_fifo_out(32),
      rd_ab_fifo_out(31) => mem_rd_ab_fifo_out(31),
      rd_ab_fifo_out(30) => mem_rd_ab_fifo_out(30),
      rd_ab_fifo_out(29) => mem_rd_ab_fifo_out(29),
      rd_ab_fifo_out(28) => mem_rd_ab_fifo_out(28),
      rd_ab_fifo_out(27) => mem_rd_ab_fifo_out(27),
      rd_ab_fifo_out(26) => mem_rd_ab_fifo_out(26),
      rd_ab_fifo_out(25) => mem_rd_ab_fifo_out(25),
      rd_ab_fifo_out(24) => mem_rd_ab_fifo_out(24),
      rd_ab_fifo_out(23) => mem_rd_ab_fifo_out(23),
      rd_ab_fifo_out(22) => mem_rd_ab_fifo_out(22),
      rd_ab_fifo_out(21) => mem_rd_ab_fifo_out(21),
      rd_ab_fifo_out(20) => mem_rd_ab_fifo_out(20),
      rd_ab_fifo_out(19) => mem_rd_ab_fifo_out(19),
      rd_ab_fifo_out(18) => mem_rd_ab_fifo_out(18),
      rd_ab_fifo_out(17) => mem_rd_ab_fifo_out(17),
      rd_ab_fifo_out(16) => mem_rd_ab_fifo_out(16),
      rd_ab_fifo_out(15) => mem_rd_ab_fifo_out(15),
      rd_ab_fifo_out(14) => mem_rd_ab_fifo_out(14),
      rd_ab_fifo_out(13) => mem_rd_ab_fifo_out(13),
      rd_ab_fifo_out(12) => mem_rd_ab_fifo_out(12),
      rd_ab_fifo_out(11) => mem_rd_ab_fifo_out(11),
      rd_ab_fifo_out(10) => mem_rd_ab_fifo_out(10),
      rd_ab_fifo_out(9) => mem_rd_ab_fifo_out(9),
      rd_ab_fifo_out(8) => mem_rd_ab_fifo_out(8),
      rd_ab_fifo_out(7) => mem_rd_ab_fifo_out(7),
      rd_ab_fifo_out(6) => mem_rd_ab_fifo_out(6),
      rd_ab_fifo_out(5) => mem_rd_ab_fifo_out(5),
      rd_ab_fifo_out(4) => mem_rd_ab_fifo_out(4),
      rd_ab_fifo_out(3) => mem_rd_ab_fifo_out(3),
      rd_ab_fifo_out(2) => mem_rd_ab_fifo_out(2),
      rd_ab_fifo_out(1) => mem_rd_ab_fifo_out(1),
      rd_ab_fifo_out(0) => mem_rd_ab_fifo_out(0),
      update_mode(2) => usb_update_mode(2),
      update_mode(1) => usb_update_mode(1),
      update_mode(0) => usb_update_mode(0),
      wr_data(127) => mem_wr_data(127),
      wr_data(126) => mem_wr_data(126),
      wr_data(125) => mem_wr_data(125),
      wr_data(124) => mem_wr_data(124),
      wr_data(123) => mem_wr_data(123),
      wr_data(122) => mem_wr_data(122),
      wr_data(121) => mem_wr_data(121),
      wr_data(120) => mem_wr_data(120),
      wr_data(119) => mem_wr_data(119),
      wr_data(118) => mem_wr_data(118),
      wr_data(117) => mem_wr_data(117),
      wr_data(116) => mem_wr_data(116),
      wr_data(115) => mem_wr_data(115),
      wr_data(114) => mem_wr_data(114),
      wr_data(113) => mem_wr_data(113),
      wr_data(112) => mem_wr_data(112),
      wr_data(111) => mem_wr_data(111),
      wr_data(110) => mem_wr_data(110),
      wr_data(109) => mem_wr_data(109),
      wr_data(108) => mem_wr_data(108),
      wr_data(107) => mem_wr_data(107),
      wr_data(106) => mem_wr_data(106),
      wr_data(105) => mem_wr_data(105),
      wr_data(104) => mem_wr_data(104),
      wr_data(103) => mem_wr_data(103),
      wr_data(102) => mem_wr_data(102),
      wr_data(101) => mem_wr_data(101),
      wr_data(100) => mem_wr_data(100),
      wr_data(99) => mem_wr_data(99),
      wr_data(98) => mem_wr_data(98),
      wr_data(97) => mem_wr_data(97),
      wr_data(96) => mem_wr_data(96),
      wr_data(95) => mem_wr_data(95),
      wr_data(94) => mem_wr_data(94),
      wr_data(93) => mem_wr_data(93),
      wr_data(92) => mem_wr_data(92),
      wr_data(91) => mem_wr_data(91),
      wr_data(90) => mem_wr_data(90),
      wr_data(89) => mem_wr_data(89),
      wr_data(88) => mem_wr_data(88),
      wr_data(87) => mem_wr_data(87),
      wr_data(86) => mem_wr_data(86),
      wr_data(85) => mem_wr_data(85),
      wr_data(84) => mem_wr_data(84),
      wr_data(83) => mem_wr_data(83),
      wr_data(82) => mem_wr_data(82),
      wr_data(81) => mem_wr_data(81),
      wr_data(80) => mem_wr_data(80),
      wr_data(79) => mem_wr_data(79),
      wr_data(78) => mem_wr_data(78),
      wr_data(77) => mem_wr_data(77),
      wr_data(76) => mem_wr_data(76),
      wr_data(75) => mem_wr_data(75),
      wr_data(74) => mem_wr_data(74),
      wr_data(73) => mem_wr_data(73),
      wr_data(72) => mem_wr_data(72),
      wr_data(71) => mem_wr_data(71),
      wr_data(70) => mem_wr_data(70),
      wr_data(69) => mem_wr_data(69),
      wr_data(68) => mem_wr_data(68),
      wr_data(67) => mem_wr_data(67),
      wr_data(66) => mem_wr_data(66),
      wr_data(65) => mem_wr_data(65),
      wr_data(64) => mem_wr_data(64),
      wr_data(63) => mem_wr_data(63),
      wr_data(62) => mem_wr_data(62),
      wr_data(61) => mem_wr_data(61),
      wr_data(60) => mem_wr_data(60),
      wr_data(59) => mem_wr_data(59),
      wr_data(58) => mem_wr_data(58),
      wr_data(57) => mem_wr_data(57),
      wr_data(56) => mem_wr_data(56),
      wr_data(55) => mem_wr_data(55),
      wr_data(54) => mem_wr_data(54),
      wr_data(53) => mem_wr_data(53),
      wr_data(52) => mem_wr_data(52),
      wr_data(51) => mem_wr_data(51),
      wr_data(50) => mem_wr_data(50),
      wr_data(49) => mem_wr_data(49),
      wr_data(48) => mem_wr_data(48),
      wr_data(47) => mem_wr_data(47),
      wr_data(46) => mem_wr_data(46),
      wr_data(45) => mem_wr_data(45),
      wr_data(44) => mem_wr_data(44),
      wr_data(43) => mem_wr_data(43),
      wr_data(42) => mem_wr_data(42),
      wr_data(41) => mem_wr_data(41),
      wr_data(40) => mem_wr_data(40),
      wr_data(39) => mem_wr_data(39),
      wr_data(38) => mem_wr_data(38),
      wr_data(37) => mem_wr_data(37),
      wr_data(36) => mem_wr_data(36),
      wr_data(35) => mem_wr_data(35),
      wr_data(34) => mem_wr_data(34),
      wr_data(33) => mem_wr_data(33),
      wr_data(32) => mem_wr_data(32),
      wr_data(31) => mem_wr_data(31),
      wr_data(30) => mem_wr_data(30),
      wr_data(29) => mem_wr_data(29),
      wr_data(28) => mem_wr_data(28),
      wr_data(27) => mem_wr_data(27),
      wr_data(26) => mem_wr_data(26),
      wr_data(25) => mem_wr_data(25),
      wr_data(24) => mem_wr_data(24),
      wr_data(23) => mem_wr_data(23),
      wr_data(22) => mem_wr_data(22),
      wr_data(21) => mem_wr_data(21),
      wr_data(20) => mem_wr_data(20),
      wr_data(19) => mem_wr_data(19),
      wr_data(18) => mem_wr_data(18),
      wr_data(17) => mem_wr_data(17),
      wr_data(16) => mem_wr_data(16),
      wr_data(15) => mem_wr_data(15),
      wr_data(14) => mem_wr_data(14),
      wr_data(13) => mem_wr_data(13),
      wr_data(12) => mem_wr_data(12),
      wr_data(11) => mem_wr_data(11),
      wr_data(10) => mem_wr_data(10),
      wr_data(9) => mem_wr_data(9),
      wr_data(8) => mem_wr_data(8),
      wr_data(7) => mem_wr_data(7),
      wr_data(6) => mem_wr_data(6),
      wr_data(5) => mem_wr_data(5),
      wr_data(4) => mem_wr_data(4),
      wr_data(3) => mem_wr_data(3),
      wr_data(2) => mem_wr_data(2),
      wr_data(1) => mem_wr_data(1),
      wr_data(0) => mem_wr_data(0),
      num_patterns(14) => NlwRenamedSig_OI_num_patterns(14),
      num_patterns(13) => NlwRenamedSig_OI_num_patterns(13),
      num_patterns(12) => NlwRenamedSig_OI_num_patterns(12),
      num_patterns(11) => NlwRenamedSig_OI_num_patterns(11),
      num_patterns(10) => NlwRenamedSig_OI_num_patterns(10),
      num_patterns(9) => NlwRenamedSig_OI_num_patterns(9),
      num_patterns(8) => NlwRenamedSig_OI_num_patterns(8),
      num_patterns(7) => NlwRenamedSig_OI_num_patterns(7),
      num_patterns(6) => NlwRenamedSig_OI_num_patterns(6),
      num_patterns(5) => NlwRenamedSig_OI_num_patterns(5),
      num_patterns(4) => NlwRenamedSig_OI_num_patterns(4),
      num_patterns(3) => NlwRenamedSig_OI_num_patterns(3),
      num_patterns(2) => NlwRenamedSig_OI_num_patterns(2),
      num_patterns(1) => NlwRenamedSig_OI_num_patterns(1),
      num_patterns(0) => NlwRenamedSig_OI_num_patterns(0)
    );
  locked_init_rstz_gq_or00001 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => pll_locked_rstz_gq,
      I1 => init_active_gq,
      O => locked_init_rstz_gq_or0000
    );
  full_buss_connected_or00001 : LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => in_dmd_type(1),
      I1 => in_dmd_type(3),
      I2 => in_dmd_type(0),
      I3 => in_dmd_type(2),
      O => full_buss_connected
    );
  quarter_buss_connected_cmp_eq00001 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => in_dmd_type(2),
      I1 => in_dmd_type(1),
      I2 => in_dmd_type(3),
      I3 => in_dmd_type(0),
      O => quarter_buss_connected
    );
  system_reset1_INV_0 : INV
    port map (
      I => pll_locked_rstz_gq,
      O => system_reset
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_18 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_18;

architecture Structure of ddr_se_io_INST_18 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_17 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_17;

architecture Structure of ddr_se_io_INST_17 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_16 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_16;

architecture Structure of ddr_se_io_INST_16 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_15 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_15;

architecture Structure of ddr_se_io_INST_15 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_14 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_14;

architecture Structure of ddr_se_io_INST_14 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_13 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_13;

architecture Structure of ddr_se_io_INST_13 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_12 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_12;

architecture Structure of ddr_se_io_INST_12 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_11 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_11;

architecture Structure of ddr_se_io_INST_11 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_10 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_10;

architecture Structure of ddr_se_io_INST_10 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_9 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_9;

architecture Structure of ddr_se_io_INST_9 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_8 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_8;

architecture Structure of ddr_se_io_INST_8 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_7 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_7;

architecture Structure of ddr_se_io_INST_7 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_6 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_6;

architecture Structure of ddr_se_io_INST_6 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_5 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_5;

architecture Structure of ddr_se_io_INST_5 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_4 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_4;

architecture Structure of ddr_se_io_INST_4 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_3 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_3;

architecture Structure of ddr_se_io_INST_3 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_2 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_2;

architecture Structure of ddr_se_io_INST_2 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io_INST_1 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io_INST_1;

architecture Structure of ddr_se_io_INST_1 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_se_io is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout : out STD_LOGIC 
  );
end ddr_se_io;

architecture Structure of ddr_se_io is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_71 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_71;

architecture Structure of ddr_lvds_io_INST_71 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_70 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_70;

architecture Structure of ddr_lvds_io_INST_70 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_69 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_69;

architecture Structure of ddr_lvds_io_INST_69 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_68 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_68;

architecture Structure of ddr_lvds_io_INST_68 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_67 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_67;

architecture Structure of ddr_lvds_io_INST_67 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_66 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_66;

architecture Structure of ddr_lvds_io_INST_66 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_65 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_65;

architecture Structure of ddr_lvds_io_INST_65 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_64 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_64;

architecture Structure of ddr_lvds_io_INST_64 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_63 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_63;

architecture Structure of ddr_lvds_io_INST_63 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_62 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_62;

architecture Structure of ddr_lvds_io_INST_62 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_61 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_61;

architecture Structure of ddr_lvds_io_INST_61 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_60 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_60;

architecture Structure of ddr_lvds_io_INST_60 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_59 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_59;

architecture Structure of ddr_lvds_io_INST_59 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_58 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_58;

architecture Structure of ddr_lvds_io_INST_58 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_57 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_57;

architecture Structure of ddr_lvds_io_INST_57 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_56 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_56;

architecture Structure of ddr_lvds_io_INST_56 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_55 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_55;

architecture Structure of ddr_lvds_io_INST_55 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_54 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_54;

architecture Structure of ddr_lvds_io_INST_54 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_53 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_53;

architecture Structure of ddr_lvds_io_INST_53 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_52 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_52;

architecture Structure of ddr_lvds_io_INST_52 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_51 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_51;

architecture Structure of ddr_lvds_io_INST_51 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_50 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_50;

architecture Structure of ddr_lvds_io_INST_50 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_49 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_49;

architecture Structure of ddr_lvds_io_INST_49 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_48 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_48;

architecture Structure of ddr_lvds_io_INST_48 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_47 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_47;

architecture Structure of ddr_lvds_io_INST_47 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_46 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_46;

architecture Structure of ddr_lvds_io_INST_46 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_45 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_45;

architecture Structure of ddr_lvds_io_INST_45 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_44 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_44;

architecture Structure of ddr_lvds_io_INST_44 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_43 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_43;

architecture Structure of ddr_lvds_io_INST_43 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_42 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_42;

architecture Structure of ddr_lvds_io_INST_42 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_41 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_41;

architecture Structure of ddr_lvds_io_INST_41 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_40 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_40;

architecture Structure of ddr_lvds_io_INST_40 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_39 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_39;

architecture Structure of ddr_lvds_io_INST_39 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_38 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_38;

architecture Structure of ddr_lvds_io_INST_38 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_37 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_37;

architecture Structure of ddr_lvds_io_INST_37 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_36 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_36;

architecture Structure of ddr_lvds_io_INST_36 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_35 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_35;

architecture Structure of ddr_lvds_io_INST_35 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_34 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_34;

architecture Structure of ddr_lvds_io_INST_34 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_33 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_33;

architecture Structure of ddr_lvds_io_INST_33 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_32 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_32;

architecture Structure of ddr_lvds_io_INST_32 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_31 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_31;

architecture Structure of ddr_lvds_io_INST_31 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_30 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_30;

architecture Structure of ddr_lvds_io_INST_30 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_29 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_29;

architecture Structure of ddr_lvds_io_INST_29 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_28 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_28;

architecture Structure of ddr_lvds_io_INST_28 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_27 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_27;

architecture Structure of ddr_lvds_io_INST_27 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_26 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_26;

architecture Structure of ddr_lvds_io_INST_26 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_25 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_25;

architecture Structure of ddr_lvds_io_INST_25 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_24 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_24;

architecture Structure of ddr_lvds_io_INST_24 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_23 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_23;

architecture Structure of ddr_lvds_io_INST_23 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_22 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_22;

architecture Structure of ddr_lvds_io_INST_22 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_21 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_21;

architecture Structure of ddr_lvds_io_INST_21 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_20 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_20;

architecture Structure of ddr_lvds_io_INST_20 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_19 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_19;

architecture Structure of ddr_lvds_io_INST_19 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_18 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_18;

architecture Structure of ddr_lvds_io_INST_18 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_17 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_17;

architecture Structure of ddr_lvds_io_INST_17 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_16 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_16;

architecture Structure of ddr_lvds_io_INST_16 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_15 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_15;

architecture Structure of ddr_lvds_io_INST_15 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_14 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_14;

architecture Structure of ddr_lvds_io_INST_14 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_13 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_13;

architecture Structure of ddr_lvds_io_INST_13 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_12 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_12;

architecture Structure of ddr_lvds_io_INST_12 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_11 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_11;

architecture Structure of ddr_lvds_io_INST_11 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_10 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_10;

architecture Structure of ddr_lvds_io_INST_10 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_9 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_9;

architecture Structure of ddr_lvds_io_INST_9 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_8 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_8;

architecture Structure of ddr_lvds_io_INST_8 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_7 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_7;

architecture Structure of ddr_lvds_io_INST_7 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_6 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_6;

architecture Structure of ddr_lvds_io_INST_6 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_5 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_5;

architecture Structure of ddr_lvds_io_INST_5 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_4 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_4;

architecture Structure of ddr_lvds_io_INST_4 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_3 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_3;

architecture Structure of ddr_lvds_io_INST_3 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_2 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_2;

architecture Structure of ddr_lvds_io_INST_2 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io_INST_1 is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io_INST_1;

architecture Structure of ddr_lvds_io_INST_1 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ddr_lvds_io is
  port (
    d1 : in STD_LOGIC := 'X'; 
    d2 : in STD_LOGIC := 'X'; 
    d3 : in STD_LOGIC := 'X'; 
    d4 : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk1X : in STD_LOGIC := 'X'; 
    clk2X : in STD_LOGIC := 'X'; 
    dout_dpn : out STD_LOGIC; 
    dout_dpp : out STD_LOGIC 
  );
end ddr_lvds_io;

architecture Structure of ddr_lvds_io is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal dout : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  OSERDES_TX_DATA_d : OSERDES
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      SERDES_MODE => "MASTER",
      INIT_OQ => '0',
      INIT_TQ => '0',
      TRISTATE_WIDTH => 4,
      SRVAL_OQ => '0',
      SRVAL_TQ => '0'
    )
    port map (
      D1 => d1,
      D2 => d2,
      D3 => d3,
      D4 => d4,
      D5 => N0,
      D6 => N0,
      T1 => N0,
      T2 => N0,
      T3 => N0,
      T4 => N0,
      CLK => clk2X,
      OCE => N1,
      TCE => N0,
      SR => reset,
      REV => N0,
      CLKDIV => clk1X,
      SHIFTIN1 => N0,
      SHIFTIN2 => N0,
      OQ => dout,
      TQ => NLW_OSERDES_TX_DATA_d_TQ_UNCONNECTED,
      SHIFTOUT1 => NLW_OSERDES_TX_DATA_d_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_OSERDES_TX_DATA_d_SHIFTOUT2_UNCONNECTED
    );
  obuftds_inst_dvalid : OBUFDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "LVDS_25",
      SLEW => "20"
    )
    port map (
      I => dout,
      O => dout_dpp,
      OB => dout_dpn
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity pll_mem is
  port (
    CLKOUT1_OUT : out STD_LOGIC; 
    LOCKED_OUT : out STD_LOGIC; 
    CLKOUT2_OUT : out STD_LOGIC; 
    RST_IN : in STD_LOGIC := 'X'; 
    CLKOUT3_OUT : out STD_LOGIC; 
    CLKIN1_IN : in STD_LOGIC := 'X'; 
    CLKOUT0_OUT : out STD_LOGIC 
  );
end pll_mem;

architecture Structure of pll_mem is
  signal CLKFBOUT_CLKFBIN : STD_LOGIC; 
  signal CLKOUT0_BUF : STD_LOGIC; 
  signal CLKOUT1_BUF : STD_LOGIC; 
  signal CLKOUT2_BUF : STD_LOGIC; 
  signal CLKOUT3_BUF : STD_LOGIC; 
  signal GND_BIT : STD_LOGIC; 
  signal VCC_BIT : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUT5_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM0_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM1_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM2_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM3_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM4_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM5_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKFBDCM_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DRDY_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_0_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => GND_BIT
    );
  XST_VCC : VCC
    port map (
      P => VCC_BIT
    );
  CLKOUT0_BUFG_INST : BUFG
    port map (
      I => CLKOUT0_BUF,
      O => CLKOUT0_OUT
    );
  CLKOUT1_BUFG_INST : BUFG
    port map (
      I => CLKOUT1_BUF,
      O => CLKOUT1_OUT
    );
  CLKOUT2_BUFG_INST : BUFG
    port map (
      I => CLKOUT2_BUF,
      O => CLKOUT2_OUT
    );
  CLKOUT3_BUFG_INST : BUFG
    port map (
      I => CLKOUT3_BUF,
      O => CLKOUT3_OUT
    );
  PLL_ADV_INST : PLL_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_DESKEW_ADJUST => "NONE",
      CLKFBOUT_MULT => 12,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 20.000000,
      CLKIN2_PERIOD => 10.000000,
      CLKOUT0_DESKEW_ADJUST => "NONE",
      CLKOUT0_DIVIDE => 8,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DESKEW_ADJUST => "NONE",
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DESKEW_ADJUST => "NONE",
      CLKOUT2_DIVIDE => 4,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 90.000000,
      CLKOUT3_DESKEW_ADJUST => "NONE",
      CLKOUT3_DIVIDE => 3,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DESKEW_ADJUST => "NONE",
      CLKOUT4_DIVIDE => 8,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT5_DESKEW_ADJUST => "NONE",
      CLKOUT5_DIVIDE => 8,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLK_FEEDBACK => "CLKFBOUT",
      COMPENSATION => "SYSTEM_SYNCHRONOUS",
      DIVCLK_DIVIDE => 1,
      EN_REL => FALSE,
      PLL_PMCD_MODE => FALSE,
      REF_JITTER => 0.005000,
      RESET_ON_LOSS_OF_LOCK => FALSE,
      RST_DEASSERT_CLK => "CLKIN1",
      SIM_DEVICE => "VIRTEX5"
    )
    port map (
      CLKIN1 => CLKIN1_IN,
      CLKIN2 => GND_BIT,
      CLKFBIN => CLKFBOUT_CLKFBIN,
      RST => RST_IN,
      CLKINSEL => VCC_BIT,
      DWE => GND_BIT,
      DEN => GND_BIT,
      DCLK => GND_BIT,
      REL => GND_BIT,
      CLKOUT0 => CLKOUT0_BUF,
      CLKOUT1 => CLKOUT1_BUF,
      CLKOUT2 => CLKOUT2_BUF,
      CLKOUT3 => CLKOUT3_BUF,
      CLKOUT4 => NLW_PLL_ADV_INST_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_PLL_ADV_INST_CLKOUT5_UNCONNECTED,
      CLKFBOUT => CLKFBOUT_CLKFBIN,
      CLKOUTDCM0 => NLW_PLL_ADV_INST_CLKOUTDCM0_UNCONNECTED,
      CLKOUTDCM1 => NLW_PLL_ADV_INST_CLKOUTDCM1_UNCONNECTED,
      CLKOUTDCM2 => NLW_PLL_ADV_INST_CLKOUTDCM2_UNCONNECTED,
      CLKOUTDCM3 => NLW_PLL_ADV_INST_CLKOUTDCM3_UNCONNECTED,
      CLKOUTDCM4 => NLW_PLL_ADV_INST_CLKOUTDCM4_UNCONNECTED,
      CLKOUTDCM5 => NLW_PLL_ADV_INST_CLKOUTDCM5_UNCONNECTED,
      CLKFBDCM => NLW_PLL_ADV_INST_CLKFBDCM_UNCONNECTED,
      LOCKED => LOCKED_OUT,
      DRDY => NLW_PLL_ADV_INST_DRDY_UNCONNECTED,
      DADDR(4) => GND_BIT,
      DADDR(3) => GND_BIT,
      DADDR(2) => GND_BIT,
      DADDR(1) => GND_BIT,
      DADDR(0) => GND_BIT,
      DI(15) => GND_BIT,
      DI(14) => GND_BIT,
      DI(13) => GND_BIT,
      DI(12) => GND_BIT,
      DI(11) => GND_BIT,
      DI(10) => GND_BIT,
      DI(9) => GND_BIT,
      DI(8) => GND_BIT,
      DI(7) => GND_BIT,
      DI(6) => GND_BIT,
      DI(5) => GND_BIT,
      DI(4) => GND_BIT,
      DI(3) => GND_BIT,
      DI(2) => GND_BIT,
      DI(1) => GND_BIT,
      DI(0) => GND_BIT,
      DO(15) => NLW_PLL_ADV_INST_DO_15_UNCONNECTED,
      DO(14) => NLW_PLL_ADV_INST_DO_14_UNCONNECTED,
      DO(13) => NLW_PLL_ADV_INST_DO_13_UNCONNECTED,
      DO(12) => NLW_PLL_ADV_INST_DO_12_UNCONNECTED,
      DO(11) => NLW_PLL_ADV_INST_DO_11_UNCONNECTED,
      DO(10) => NLW_PLL_ADV_INST_DO_10_UNCONNECTED,
      DO(9) => NLW_PLL_ADV_INST_DO_9_UNCONNECTED,
      DO(8) => NLW_PLL_ADV_INST_DO_8_UNCONNECTED,
      DO(7) => NLW_PLL_ADV_INST_DO_7_UNCONNECTED,
      DO(6) => NLW_PLL_ADV_INST_DO_6_UNCONNECTED,
      DO(5) => NLW_PLL_ADV_INST_DO_5_UNCONNECTED,
      DO(4) => NLW_PLL_ADV_INST_DO_4_UNCONNECTED,
      DO(3) => NLW_PLL_ADV_INST_DO_3_UNCONNECTED,
      DO(2) => NLW_PLL_ADV_INST_DO_2_UNCONNECTED,
      DO(1) => NLW_PLL_ADV_INST_DO_1_UNCONNECTED,
      DO(0) => NLW_PLL_ADV_INST_DO_0_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity PLL_400 is
  port (
    CLKOUT1_OUT : out STD_LOGIC; 
    LOCKED_OUT : out STD_LOGIC; 
    CLKOUT2_OUT : out STD_LOGIC; 
    RST_IN : in STD_LOGIC := 'X'; 
    CLKIN1_IN : in STD_LOGIC := 'X'; 
    CLKOUT0_OUT : out STD_LOGIC 
  );
end PLL_400;

architecture Structure of PLL_400 is
  signal CLKFBOUT_CLKFBIN : STD_LOGIC; 
  signal CLKOUT0_BUF : STD_LOGIC; 
  signal CLKOUT1_BUF : STD_LOGIC; 
  signal CLKOUT2_BUF : STD_LOGIC; 
  signal GND_BIT : STD_LOGIC; 
  signal VCC_BIT : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUT5_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM0_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM1_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM2_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM3_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM4_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKOUTDCM5_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_CLKFBDCM_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DRDY_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_PLL_ADV_INST_DO_0_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => GND_BIT
    );
  XST_VCC : VCC
    port map (
      P => VCC_BIT
    );
  CLKOUT0_BUFG_INST : BUFG
    port map (
      I => CLKOUT0_BUF,
      O => CLKOUT0_OUT
    );
  CLKOUT1_BUFG_INST : BUFG
    port map (
      I => CLKOUT1_BUF,
      O => CLKOUT1_OUT
    );
  CLKOUT2_BUFG_INST : BUFG
    port map (
      I => CLKOUT2_BUF,
      O => CLKOUT2_OUT
    );
  PLL_ADV_INST : PLL_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_DESKEW_ADJUST => "NONE",
      CLKFBOUT_MULT => 8,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 20.000000,
      CLKIN2_PERIOD => 10.000000,
      CLKOUT0_DESKEW_ADJUST => "NONE",
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DESKEW_ADJUST => "NONE",
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DESKEW_ADJUST => "NONE",
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 180.000000,
      CLKOUT3_DESKEW_ADJUST => "NONE",
      CLKOUT3_DIVIDE => 8,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DESKEW_ADJUST => "NONE",
      CLKOUT4_DIVIDE => 8,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT5_DESKEW_ADJUST => "NONE",
      CLKOUT5_DIVIDE => 8,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLK_FEEDBACK => "CLKFBOUT",
      COMPENSATION => "SYSTEM_SYNCHRONOUS",
      DIVCLK_DIVIDE => 1,
      EN_REL => FALSE,
      PLL_PMCD_MODE => FALSE,
      REF_JITTER => 0.005000,
      RESET_ON_LOSS_OF_LOCK => FALSE,
      RST_DEASSERT_CLK => "CLKIN1",
      SIM_DEVICE => "VIRTEX5"
    )
    port map (
      CLKIN1 => CLKIN1_IN,
      CLKIN2 => GND_BIT,
      CLKFBIN => CLKFBOUT_CLKFBIN,
      RST => RST_IN,
      CLKINSEL => VCC_BIT,
      DWE => GND_BIT,
      DEN => GND_BIT,
      DCLK => GND_BIT,
      REL => GND_BIT,
      CLKOUT0 => CLKOUT0_BUF,
      CLKOUT1 => CLKOUT1_BUF,
      CLKOUT2 => CLKOUT2_BUF,
      CLKOUT3 => NLW_PLL_ADV_INST_CLKOUT3_UNCONNECTED,
      CLKOUT4 => NLW_PLL_ADV_INST_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_PLL_ADV_INST_CLKOUT5_UNCONNECTED,
      CLKFBOUT => CLKFBOUT_CLKFBIN,
      CLKOUTDCM0 => NLW_PLL_ADV_INST_CLKOUTDCM0_UNCONNECTED,
      CLKOUTDCM1 => NLW_PLL_ADV_INST_CLKOUTDCM1_UNCONNECTED,
      CLKOUTDCM2 => NLW_PLL_ADV_INST_CLKOUTDCM2_UNCONNECTED,
      CLKOUTDCM3 => NLW_PLL_ADV_INST_CLKOUTDCM3_UNCONNECTED,
      CLKOUTDCM4 => NLW_PLL_ADV_INST_CLKOUTDCM4_UNCONNECTED,
      CLKOUTDCM5 => NLW_PLL_ADV_INST_CLKOUTDCM5_UNCONNECTED,
      CLKFBDCM => NLW_PLL_ADV_INST_CLKFBDCM_UNCONNECTED,
      LOCKED => LOCKED_OUT,
      DRDY => NLW_PLL_ADV_INST_DRDY_UNCONNECTED,
      DADDR(4) => GND_BIT,
      DADDR(3) => GND_BIT,
      DADDR(2) => GND_BIT,
      DADDR(1) => GND_BIT,
      DADDR(0) => GND_BIT,
      DI(15) => GND_BIT,
      DI(14) => GND_BIT,
      DI(13) => GND_BIT,
      DI(12) => GND_BIT,
      DI(11) => GND_BIT,
      DI(10) => GND_BIT,
      DI(9) => GND_BIT,
      DI(8) => GND_BIT,
      DI(7) => GND_BIT,
      DI(6) => GND_BIT,
      DI(5) => GND_BIT,
      DI(4) => GND_BIT,
      DI(3) => GND_BIT,
      DI(2) => GND_BIT,
      DI(1) => GND_BIT,
      DI(0) => GND_BIT,
      DO(15) => NLW_PLL_ADV_INST_DO_15_UNCONNECTED,
      DO(14) => NLW_PLL_ADV_INST_DO_14_UNCONNECTED,
      DO(13) => NLW_PLL_ADV_INST_DO_13_UNCONNECTED,
      DO(12) => NLW_PLL_ADV_INST_DO_12_UNCONNECTED,
      DO(11) => NLW_PLL_ADV_INST_DO_11_UNCONNECTED,
      DO(10) => NLW_PLL_ADV_INST_DO_10_UNCONNECTED,
      DO(9) => NLW_PLL_ADV_INST_DO_9_UNCONNECTED,
      DO(8) => NLW_PLL_ADV_INST_DO_8_UNCONNECTED,
      DO(7) => NLW_PLL_ADV_INST_DO_7_UNCONNECTED,
      DO(6) => NLW_PLL_ADV_INST_DO_6_UNCONNECTED,
      DO(5) => NLW_PLL_ADV_INST_DO_5_UNCONNECTED,
      DO(4) => NLW_PLL_ADV_INST_DO_4_UNCONNECTED,
      DO(3) => NLW_PLL_ADV_INST_DO_3_UNCONNECTED,
      DO(2) => NLW_PLL_ADV_INST_DO_2_UNCONNECTED,
      DO(1) => NLW_PLL_ADV_INST_DO_1_UNCONNECTED,
      DO(0) => NLW_PLL_ADV_INST_DO_0_UNCONNECTED
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity appsfpga_io is
  port (
    mem_clk0 : out STD_LOGIC; 
    init_active_gq : out STD_LOGIC; 
    appsfpga_io_STEP_VCC_enbl_q : out STD_LOGIC; 
    in_pb_sw_i : in STD_LOGIC := 'X'; 
    mem_clk200 : out STD_LOGIC; 
    appsfpga_io_ns_flip_en_q : out STD_LOGIC; 
    appsfpga_io_cnthalt_q : out STD_LOGIC; 
    appsfpga_io_comp_data_en_q : out STD_LOGIC; 
    appcore_data_valid_q : in STD_LOGIC := 'X'; 
    mem_clk2x90 : out STD_LOGIC; 
    pll_locked_rstz_gq : out STD_LOGIC; 
    appsfpga_io_dvalid_an : out STD_LOGIC; 
    appsfpga_io_dvalid_ap : out STD_LOGIC; 
    appsfpga_io_dvalid_bn : out STD_LOGIC; 
    appsfpga_io_dvalid_bp : out STD_LOGIC; 
    appsfpga_io_dvalid_cn : out STD_LOGIC; 
    appsfpga_io_dvalid_cp : out STD_LOGIC; 
    appsfpga_io_dvalid_dn : out STD_LOGIC; 
    appsfpga_io_dvalid_dp : out STD_LOGIC; 
    appsfpga_io_dclk_an : out STD_LOGIC; 
    appsfpga_io_dclk_ap : out STD_LOGIC; 
    mem_clk2x : out STD_LOGIC; 
    appsfpga_io_dclk_bn : out STD_LOGIC; 
    appsfpga_io_dclk_bp : out STD_LOGIC; 
    pwrgdz : in STD_LOGIC := 'X'; 
    appsfpga_io_WDT_enbl_q : out STD_LOGIC; 
    in_init_active_i : in STD_LOGIC := 'X'; 
    appsfpga_io_dclk_cn : out STD_LOGIC; 
    appsfpga_io_dclk_cp : out STD_LOGIC; 
    appsfpga_io_dclk_dn : out STD_LOGIC; 
    appsfpga_io_dclk_dp : out STD_LOGIC; 
    clk_r_o : out STD_LOGIC; 
    clk_g : out STD_LOGIC; 
    clk_i : in STD_LOGIC := 'X'; 
    pll_mem_locked : out STD_LOGIC; 
    arst_gq : out STD_LOGIC; 
    appsfpga_io_float_q : out STD_LOGIC; 
    appsfpga_io_rowaddrmode_q : out STD_LOGIC; 
    appsfpga_io_pwr_floatz_q : out STD_LOGIC; 
    appsfpga_io_rowmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    pll_speed_info : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    appsfpga_io_reset_type_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    appsfpga_io_rowad_q : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
    appsfpga_io_blkmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    appsfpga_io_dout_an : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    appsfpga_io_dout_ap : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    appsfpga_io_dout_bn : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    appsfpga_io_dout_bp : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    appsfpga_io_dout_cn : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    appsfpga_io_dout_cp : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    appsfpga_io_dout_dn : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    appsfpga_io_dout_dp : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    appsfpga_io_blkad_q : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    appcore_dout_a_q : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    appcore_dout_b_q : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    appcore_rowmd_q : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    appcore_dout_c_q : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    appcore_dout_d_q : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
    appcore_rowad_q : in STD_LOGIC_VECTOR ( 10 downto 0 ); 
    appcore_blkmd_q : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    appcore_blkad_q : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    in_dip_sw_i : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end appsfpga_io;

architecture Structure of appsfpga_io is
  component PLL_400
    port (
      CLKOUT1_OUT : out STD_LOGIC; 
      LOCKED_OUT : out STD_LOGIC; 
      CLKOUT2_OUT : out STD_LOGIC; 
      RST_IN : in STD_LOGIC := 'X'; 
      CLKIN1_IN : in STD_LOGIC := 'X'; 
      CLKOUT0_OUT : out STD_LOGIC 
    );
  end component;
  component pll_mem
    port (
      CLKOUT1_OUT : out STD_LOGIC; 
      LOCKED_OUT : out STD_LOGIC; 
      CLKOUT2_OUT : out STD_LOGIC; 
      RST_IN : in STD_LOGIC := 'X'; 
      CLKOUT3_OUT : out STD_LOGIC; 
      CLKIN1_IN : in STD_LOGIC := 'X'; 
      CLKOUT0_OUT : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_1
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_2
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_3
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_4
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_5
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_6
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_7
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_8
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_9
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_10
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_11
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_12
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_13
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_14
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_15
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_16
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_17
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_18
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_19
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_20
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_21
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_22
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_23
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_24
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_25
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_26
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_27
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_28
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_29
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_30
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_31
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_32
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_33
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_34
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_35
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_36
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_37
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_38
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_39
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_40
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_41
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_42
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_43
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_44
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_45
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_46
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_47
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_48
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_49
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_50
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_51
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_52
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_53
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_54
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_55
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_56
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_57
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_58
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_59
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_60
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_61
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_62
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_63
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_64
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_65
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_66
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_67
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_68
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_69
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_70
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_lvds_io_INST_71
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout_dpn : out STD_LOGIC; 
      dout_dpp : out STD_LOGIC 
    );
  end component;
  component ddr_se_io
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_1
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_2
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_3
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_4
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_5
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_6
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_7
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_8
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_9
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_10
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_11
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_12
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_13
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_14
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_15
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_16
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_17
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  component ddr_se_io_INST_18
    port (
      d1 : in STD_LOGIC := 'X'; 
      d2 : in STD_LOGIC := 'X'; 
      d3 : in STD_LOGIC := 'X'; 
      d4 : in STD_LOGIC := 'X'; 
      reset : in STD_LOGIC := 'X'; 
      clk1X : in STD_LOGIC := 'X'; 
      clk2X : in STD_LOGIC := 'X'; 
      dout : out STD_LOGIC 
    );
  end component;
  signal Mcount_pll_delay_cnt : STD_LOGIC; 
  signal Mcount_pll_delay_cnt1 : STD_LOGIC; 
  signal Mcount_pll_delay_cnt2 : STD_LOGIC; 
  signal Mcount_pll_delay_cnt3 : STD_LOGIC; 
  signal Mcount_pll_delay_cnt4 : STD_LOGIC; 
  signal Mcount_pll_delay_cnt5 : STD_LOGIC; 
  signal Mcount_pll_delay_cnt6 : STD_LOGIC; 
  signal Mcount_pll_delay_cnt7 : STD_LOGIC; 
  signal Mcount_pll_delay_cnt8 : STD_LOGIC; 
  signal Mcount_pll_delay_cnt9 : STD_LOGIC; 
  signal Mshreg_appsfpga_io_WDT_enbl_q_1109 : STD_LOGIC; 
  signal Mshreg_appsfpga_io_pwr_floatz_q_1110 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal clk2x : STD_LOGIC; 
  signal NlwRenamedSig_OI_clk_g : STD_LOGIC; 
  signal NlwRenamedSig_OI_clk_r_o : STD_LOGIC; 
  signal in_init_active_q1_1436 : STD_LOGIC; 
  signal in_init_active_q1_mux0001 : STD_LOGIC; 
  signal in_init_active_q2_1438 : STD_LOGIC; 
  signal in_init_active_q2_mux0001 : STD_LOGIC; 
  signal NlwRenamedSig_OI_init_active_gq_int : STD_LOGIC; 
  signal init_active_gq_int_mux0001 : STD_LOGIC; 
  signal locked_2 : STD_LOGIC; 
  signal pll_delay_cnt_not0001_1458 : STD_LOGIC; 
  signal NlwRenamedSig_OI_pll_locked_rst_bq : STD_LOGIC; 
  signal pll_locked_rst_bq1_1460 : STD_LOGIC; 
  signal pll_locked_rst_bq2_1461 : STD_LOGIC; 
  signal pll_locked_rst_bq2_mux0001 : STD_LOGIC; 
  signal pll_locked_rst_bq_mux0001 : STD_LOGIC; 
  signal pll_locked_rstz_gq1_1465 : STD_LOGIC; 
  signal pll_locked_rstz_gq1_mux0001 : STD_LOGIC; 
  signal pll_locked_rstz_gq1_or0000 : STD_LOGIC; 
  signal pll_locked_rstz_gq2_1468 : STD_LOGIC; 
  signal pll_locked_rstz_gq2_mux0001 : STD_LOGIC; 
  signal pll_locked_rstz_gq_mux0001 : STD_LOGIC; 
  signal temp_dvalid_0_Q : STD_LOGIC; 
  signal temp_dvalid_2_Q : STD_LOGIC; 
  signal NLW_i_PLL_clk_CLKOUT2_OUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_appsfpga_io_pwr_floatz_q_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mshreg_appsfpga_io_WDT_enbl_q_Q15_UNCONNECTED : STD_LOGIC; 
  signal Mcount_pll_delay_cnt_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal Mcount_pll_delay_cnt_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal clock_cd_mux : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal pll_delay_cnt : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwRenamedSig_OI_pll_speed_info : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal temp_dout_a : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal temp_dout_b : STD_LOGIC_VECTOR ( 63 downto 0 ); 
begin
  init_active_gq <= NlwRenamedSig_OI_init_active_gq_int;
  appsfpga_io_STEP_VCC_enbl_q <= NlwRenamedSig_OI_pll_speed_info(0);
  clk_r_o <= NlwRenamedSig_OI_clk_r_o;
  clk_g <= NlwRenamedSig_OI_clk_g;
  arst_gq <= NlwRenamedSig_OI_pll_locked_rst_bq;
  pll_speed_info(1) <= NlwRenamedSig_OI_pll_speed_info(1);
  pll_speed_info(0) <= NlwRenamedSig_OI_pll_speed_info(0);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_pll_speed_info(0)
    );
  XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_pll_speed_info(1)
    );
  in_init_active_q1 : FDP
    port map (
      C => NlwRenamedSig_OI_clk_g,
      D => in_init_active_q1_mux0001,
      PRE => pwrgdz,
      Q => in_init_active_q1_1436
    );
  in_init_active_q2 : FDP
    port map (
      C => NlwRenamedSig_OI_clk_g,
      D => in_init_active_q2_mux0001,
      PRE => pwrgdz,
      Q => in_init_active_q2_1438
    );
  pll_locked_rstz_gq1 : FDC
    port map (
      C => NlwRenamedSig_OI_clk_g,
      CLR => pwrgdz,
      D => pll_locked_rstz_gq1_mux0001,
      Q => pll_locked_rstz_gq1_1465
    );
  pll_locked_rstz_gq2 : FDC
    port map (
      C => NlwRenamedSig_OI_clk_g,
      CLR => pwrgdz,
      D => pll_locked_rstz_gq2_mux0001,
      Q => pll_locked_rstz_gq2_1468
    );
  init_active_gq_int : FDP
    port map (
      C => NlwRenamedSig_OI_clk_g,
      D => init_active_gq_int_mux0001,
      PRE => pwrgdz,
      Q => NlwRenamedSig_OI_init_active_gq_int
    );
  pll_locked_rst_bq1 : FDP
    port map (
      C => NlwRenamedSig_OI_clk_g,
      D => pll_locked_rstz_gq1_or0000,
      PRE => pwrgdz,
      Q => pll_locked_rst_bq1_1460
    );
  pll_locked_rst_bq2 : FDP
    port map (
      C => NlwRenamedSig_OI_clk_g,
      D => pll_locked_rst_bq2_mux0001,
      PRE => pwrgdz,
      Q => pll_locked_rst_bq2_1461
    );
  pll_locked_rstz_gq_125 : FDC
    port map (
      C => NlwRenamedSig_OI_clk_g,
      CLR => pwrgdz,
      D => pll_locked_rstz_gq_mux0001,
      Q => pll_locked_rstz_gq
    );
  pll_locked_rst_bq : FDP
    port map (
      C => NlwRenamedSig_OI_clk_g,
      D => pll_locked_rst_bq_mux0001,
      PRE => pwrgdz,
      Q => NlwRenamedSig_OI_pll_locked_rst_bq
    );
  Mcount_pll_delay_cnt_cy_0_Q : MUXCY
    port map (
      CI => locked_2,
      DI => NlwRenamedSig_OI_pll_speed_info(0),
      S => Mcount_pll_delay_cnt_lut(0),
      O => Mcount_pll_delay_cnt_cy(0)
    );
  Mcount_pll_delay_cnt_xor_0_Q : XORCY
    port map (
      CI => locked_2,
      LI => Mcount_pll_delay_cnt_lut(0),
      O => Mcount_pll_delay_cnt
    );
  Mcount_pll_delay_cnt_cy_1_Q : MUXCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(0),
      DI => NlwRenamedSig_OI_pll_speed_info(0),
      S => Mcount_pll_delay_cnt_lut(1),
      O => Mcount_pll_delay_cnt_cy(1)
    );
  Mcount_pll_delay_cnt_xor_1_Q : XORCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(0),
      LI => Mcount_pll_delay_cnt_lut(1),
      O => Mcount_pll_delay_cnt1
    );
  Mcount_pll_delay_cnt_cy_2_Q : MUXCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(1),
      DI => NlwRenamedSig_OI_pll_speed_info(0),
      S => Mcount_pll_delay_cnt_lut(2),
      O => Mcount_pll_delay_cnt_cy(2)
    );
  Mcount_pll_delay_cnt_xor_2_Q : XORCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(1),
      LI => Mcount_pll_delay_cnt_lut(2),
      O => Mcount_pll_delay_cnt2
    );
  Mcount_pll_delay_cnt_cy_3_Q : MUXCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(2),
      DI => NlwRenamedSig_OI_pll_speed_info(0),
      S => Mcount_pll_delay_cnt_lut(3),
      O => Mcount_pll_delay_cnt_cy(3)
    );
  Mcount_pll_delay_cnt_xor_3_Q : XORCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(2),
      LI => Mcount_pll_delay_cnt_lut(3),
      O => Mcount_pll_delay_cnt3
    );
  Mcount_pll_delay_cnt_cy_4_Q : MUXCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(3),
      DI => NlwRenamedSig_OI_pll_speed_info(0),
      S => Mcount_pll_delay_cnt_lut(4),
      O => Mcount_pll_delay_cnt_cy(4)
    );
  Mcount_pll_delay_cnt_xor_4_Q : XORCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(3),
      LI => Mcount_pll_delay_cnt_lut(4),
      O => Mcount_pll_delay_cnt4
    );
  Mcount_pll_delay_cnt_cy_5_Q : MUXCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(4),
      DI => NlwRenamedSig_OI_pll_speed_info(0),
      S => Mcount_pll_delay_cnt_lut(5),
      O => Mcount_pll_delay_cnt_cy(5)
    );
  Mcount_pll_delay_cnt_xor_5_Q : XORCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(4),
      LI => Mcount_pll_delay_cnt_lut(5),
      O => Mcount_pll_delay_cnt5
    );
  Mcount_pll_delay_cnt_cy_6_Q : MUXCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(5),
      DI => NlwRenamedSig_OI_pll_speed_info(0),
      S => Mcount_pll_delay_cnt_lut(6),
      O => Mcount_pll_delay_cnt_cy(6)
    );
  Mcount_pll_delay_cnt_xor_6_Q : XORCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(5),
      LI => Mcount_pll_delay_cnt_lut(6),
      O => Mcount_pll_delay_cnt6
    );
  Mcount_pll_delay_cnt_cy_7_Q : MUXCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(6),
      DI => NlwRenamedSig_OI_pll_speed_info(0),
      S => Mcount_pll_delay_cnt_lut(7),
      O => Mcount_pll_delay_cnt_cy(7)
    );
  Mcount_pll_delay_cnt_xor_7_Q : XORCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(6),
      LI => Mcount_pll_delay_cnt_lut(7),
      O => Mcount_pll_delay_cnt7
    );
  Mcount_pll_delay_cnt_cy_8_Q : MUXCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(7),
      DI => NlwRenamedSig_OI_pll_speed_info(0),
      S => Mcount_pll_delay_cnt_lut(8),
      O => Mcount_pll_delay_cnt_cy(8)
    );
  Mcount_pll_delay_cnt_xor_8_Q : XORCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(7),
      LI => Mcount_pll_delay_cnt_lut(8),
      O => Mcount_pll_delay_cnt8
    );
  Mcount_pll_delay_cnt_xor_9_Q : XORCY
    port map (
      CI => Mcount_pll_delay_cnt_cy(8),
      LI => Mcount_pll_delay_cnt_lut(9),
      O => Mcount_pll_delay_cnt9
    );
  pll_delay_cnt_0 : FDCE
    port map (
      C => clk_i,
      CE => pll_delay_cnt_not0001_1458,
      CLR => pwrgdz,
      D => Mcount_pll_delay_cnt,
      Q => pll_delay_cnt(0)
    );
  pll_delay_cnt_1 : FDCE
    port map (
      C => clk_i,
      CE => pll_delay_cnt_not0001_1458,
      CLR => pwrgdz,
      D => Mcount_pll_delay_cnt1,
      Q => pll_delay_cnt(1)
    );
  pll_delay_cnt_2 : FDCE
    port map (
      C => clk_i,
      CE => pll_delay_cnt_not0001_1458,
      CLR => pwrgdz,
      D => Mcount_pll_delay_cnt2,
      Q => pll_delay_cnt(2)
    );
  pll_delay_cnt_3 : FDCE
    port map (
      C => clk_i,
      CE => pll_delay_cnt_not0001_1458,
      CLR => pwrgdz,
      D => Mcount_pll_delay_cnt3,
      Q => pll_delay_cnt(3)
    );
  pll_delay_cnt_4 : FDCE
    port map (
      C => clk_i,
      CE => pll_delay_cnt_not0001_1458,
      CLR => pwrgdz,
      D => Mcount_pll_delay_cnt4,
      Q => pll_delay_cnt(4)
    );
  pll_delay_cnt_5 : FDCE
    port map (
      C => clk_i,
      CE => pll_delay_cnt_not0001_1458,
      CLR => pwrgdz,
      D => Mcount_pll_delay_cnt5,
      Q => pll_delay_cnt(5)
    );
  pll_delay_cnt_6 : FDCE
    port map (
      C => clk_i,
      CE => pll_delay_cnt_not0001_1458,
      CLR => pwrgdz,
      D => Mcount_pll_delay_cnt6,
      Q => pll_delay_cnt(6)
    );
  pll_delay_cnt_7 : FDCE
    port map (
      C => clk_i,
      CE => pll_delay_cnt_not0001_1458,
      CLR => pwrgdz,
      D => Mcount_pll_delay_cnt7,
      Q => pll_delay_cnt(7)
    );
  pll_delay_cnt_8 : FDCE
    port map (
      C => clk_i,
      CE => pll_delay_cnt_not0001_1458,
      CLR => pwrgdz,
      D => Mcount_pll_delay_cnt8,
      Q => pll_delay_cnt(8)
    );
  pll_delay_cnt_9 : FDCE
    port map (
      C => clk_i,
      CE => pll_delay_cnt_not0001_1458,
      CLR => pwrgdz,
      D => Mcount_pll_delay_cnt9,
      Q => pll_delay_cnt(9)
    );
  i_BUFG_0 : BUFG
    port map (
      I => clk_i,
      O => NlwRenamedSig_OI_clk_r_o
    );
  i_PLL_clk : PLL_400
    port map (
      CLKOUT1_OUT => clk2x,
      LOCKED_OUT => locked_2,
      CLKOUT2_OUT => NLW_i_PLL_clk_CLKOUT2_OUT_UNCONNECTED,
      RST_IN => pwrgdz,
      CLKIN1_IN => NlwRenamedSig_OI_clk_r_o,
      CLKOUT0_OUT => NlwRenamedSig_OI_clk_g
    );
  i_pll_mem : pll_mem
    port map (
      CLKOUT1_OUT => mem_clk2x,
      LOCKED_OUT => pll_mem_locked,
      CLKOUT2_OUT => mem_clk2x90,
      RST_IN => pwrgdz,
      CLKOUT3_OUT => mem_clk200,
      CLKIN1_IN => NlwRenamedSig_OI_clk_r_o,
      CLKOUT0_OUT => mem_clk0
    );
  clk_io_d : ddr_lvds_io
    port map (
      d1 => clock_cd_mux(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => clock_cd_mux(0),
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dclk_dn,
      dout_dpp => appsfpga_io_dclk_dp
    );
  clk_io_c : ddr_lvds_io_INST_1
    port map (
      d1 => clock_cd_mux(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => clock_cd_mux(0),
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dclk_cn,
      dout_dpp => appsfpga_io_dclk_cp
    );
  clk_io_b : ddr_lvds_io_INST_2
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(1),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_pll_speed_info(1),
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dclk_bn,
      dout_dpp => appsfpga_io_dclk_bp
    );
  clk_io_a : ddr_lvds_io_INST_3
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(1),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_pll_speed_info(1),
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dclk_an,
      dout_dpp => appsfpga_io_dclk_ap
    );
  dvalid_io_d : ddr_lvds_io_INST_4
    port map (
      d1 => temp_dvalid_0_Q,
      d2 => temp_dvalid_0_Q,
      d3 => temp_dvalid_2_Q,
      d4 => temp_dvalid_0_Q,
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dvalid_dn,
      dout_dpp => appsfpga_io_dvalid_dp
    );
  dvalid_io_c : ddr_lvds_io_INST_5
    port map (
      d1 => temp_dvalid_0_Q,
      d2 => temp_dvalid_0_Q,
      d3 => temp_dvalid_2_Q,
      d4 => temp_dvalid_0_Q,
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dvalid_cn,
      dout_dpp => appsfpga_io_dvalid_cp
    );
  dvalid_io_b : ddr_lvds_io_INST_6
    port map (
      d1 => temp_dvalid_0_Q,
      d2 => temp_dvalid_0_Q,
      d3 => temp_dvalid_2_Q,
      d4 => temp_dvalid_0_Q,
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dvalid_bn,
      dout_dpp => appsfpga_io_dvalid_bp
    );
  dvalid_io_a : ddr_lvds_io_INST_7
    port map (
      d1 => temp_dvalid_0_Q,
      d2 => temp_dvalid_0_Q,
      d3 => temp_dvalid_2_Q,
      d4 => temp_dvalid_0_Q,
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dvalid_an,
      dout_dpp => appsfpga_io_dvalid_ap
    );
  dat_gen_loop_15_data_d_io : ddr_lvds_io_INST_8
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(15),
      dout_dpp => appsfpga_io_dout_dp(15)
    );
  dat_gen_loop_15_data_c_io : ddr_lvds_io_INST_9
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(15),
      dout_dpp => appsfpga_io_dout_cp(15)
    );
  dat_gen_loop_15_data_b_io : ddr_lvds_io_INST_10
    port map (
      d1 => temp_dout_b(63),
      d2 => temp_dout_b(47),
      d3 => temp_dout_b(31),
      d4 => temp_dout_b(15),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(15),
      dout_dpp => appsfpga_io_dout_bp(15)
    );
  dat_gen_loop_15_data_a_io : ddr_lvds_io_INST_11
    port map (
      d1 => temp_dout_a(63),
      d2 => temp_dout_a(47),
      d3 => temp_dout_a(31),
      d4 => temp_dout_a(15),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(15),
      dout_dpp => appsfpga_io_dout_ap(15)
    );
  dat_gen_loop_14_data_d_io : ddr_lvds_io_INST_12
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(14),
      dout_dpp => appsfpga_io_dout_dp(14)
    );
  dat_gen_loop_14_data_c_io : ddr_lvds_io_INST_13
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(14),
      dout_dpp => appsfpga_io_dout_cp(14)
    );
  dat_gen_loop_14_data_b_io : ddr_lvds_io_INST_14
    port map (
      d1 => temp_dout_b(62),
      d2 => temp_dout_b(46),
      d3 => temp_dout_b(30),
      d4 => temp_dout_b(14),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(14),
      dout_dpp => appsfpga_io_dout_bp(14)
    );
  dat_gen_loop_14_data_a_io : ddr_lvds_io_INST_15
    port map (
      d1 => temp_dout_a(62),
      d2 => temp_dout_a(46),
      d3 => temp_dout_a(30),
      d4 => temp_dout_a(14),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(14),
      dout_dpp => appsfpga_io_dout_ap(14)
    );
  dat_gen_loop_13_data_d_io : ddr_lvds_io_INST_16
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(13),
      dout_dpp => appsfpga_io_dout_dp(13)
    );
  dat_gen_loop_13_data_c_io : ddr_lvds_io_INST_17
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(13),
      dout_dpp => appsfpga_io_dout_cp(13)
    );
  dat_gen_loop_13_data_b_io : ddr_lvds_io_INST_18
    port map (
      d1 => temp_dout_b(61),
      d2 => temp_dout_b(45),
      d3 => temp_dout_b(29),
      d4 => temp_dout_b(13),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(13),
      dout_dpp => appsfpga_io_dout_bp(13)
    );
  dat_gen_loop_13_data_a_io : ddr_lvds_io_INST_19
    port map (
      d1 => temp_dout_a(61),
      d2 => temp_dout_a(45),
      d3 => temp_dout_a(29),
      d4 => temp_dout_a(13),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(13),
      dout_dpp => appsfpga_io_dout_ap(13)
    );
  dat_gen_loop_12_data_d_io : ddr_lvds_io_INST_20
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(12),
      dout_dpp => appsfpga_io_dout_dp(12)
    );
  dat_gen_loop_12_data_c_io : ddr_lvds_io_INST_21
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(12),
      dout_dpp => appsfpga_io_dout_cp(12)
    );
  dat_gen_loop_12_data_b_io : ddr_lvds_io_INST_22
    port map (
      d1 => temp_dout_b(60),
      d2 => temp_dout_b(44),
      d3 => temp_dout_b(28),
      d4 => temp_dout_b(12),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(12),
      dout_dpp => appsfpga_io_dout_bp(12)
    );
  dat_gen_loop_12_data_a_io : ddr_lvds_io_INST_23
    port map (
      d1 => temp_dout_a(60),
      d2 => temp_dout_a(44),
      d3 => temp_dout_a(28),
      d4 => temp_dout_a(12),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(12),
      dout_dpp => appsfpga_io_dout_ap(12)
    );
  dat_gen_loop_11_data_d_io : ddr_lvds_io_INST_24
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(11),
      dout_dpp => appsfpga_io_dout_dp(11)
    );
  dat_gen_loop_11_data_c_io : ddr_lvds_io_INST_25
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(11),
      dout_dpp => appsfpga_io_dout_cp(11)
    );
  dat_gen_loop_11_data_b_io : ddr_lvds_io_INST_26
    port map (
      d1 => temp_dout_b(59),
      d2 => temp_dout_b(43),
      d3 => temp_dout_b(27),
      d4 => temp_dout_b(11),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(11),
      dout_dpp => appsfpga_io_dout_bp(11)
    );
  dat_gen_loop_11_data_a_io : ddr_lvds_io_INST_27
    port map (
      d1 => temp_dout_a(59),
      d2 => temp_dout_a(43),
      d3 => temp_dout_a(27),
      d4 => temp_dout_a(11),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(11),
      dout_dpp => appsfpga_io_dout_ap(11)
    );
  dat_gen_loop_10_data_d_io : ddr_lvds_io_INST_28
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(10),
      dout_dpp => appsfpga_io_dout_dp(10)
    );
  dat_gen_loop_10_data_c_io : ddr_lvds_io_INST_29
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(10),
      dout_dpp => appsfpga_io_dout_cp(10)
    );
  dat_gen_loop_10_data_b_io : ddr_lvds_io_INST_30
    port map (
      d1 => temp_dout_b(58),
      d2 => temp_dout_b(42),
      d3 => temp_dout_b(26),
      d4 => temp_dout_b(10),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(10),
      dout_dpp => appsfpga_io_dout_bp(10)
    );
  dat_gen_loop_10_data_a_io : ddr_lvds_io_INST_31
    port map (
      d1 => temp_dout_a(58),
      d2 => temp_dout_a(42),
      d3 => temp_dout_a(26),
      d4 => temp_dout_a(10),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(10),
      dout_dpp => appsfpga_io_dout_ap(10)
    );
  dat_gen_loop_9_data_d_io : ddr_lvds_io_INST_32
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(9),
      dout_dpp => appsfpga_io_dout_dp(9)
    );
  dat_gen_loop_9_data_c_io : ddr_lvds_io_INST_33
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(9),
      dout_dpp => appsfpga_io_dout_cp(9)
    );
  dat_gen_loop_9_data_b_io : ddr_lvds_io_INST_34
    port map (
      d1 => temp_dout_b(57),
      d2 => temp_dout_b(41),
      d3 => temp_dout_b(25),
      d4 => temp_dout_b(9),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(9),
      dout_dpp => appsfpga_io_dout_bp(9)
    );
  dat_gen_loop_9_data_a_io : ddr_lvds_io_INST_35
    port map (
      d1 => temp_dout_a(57),
      d2 => temp_dout_a(41),
      d3 => temp_dout_a(25),
      d4 => temp_dout_a(9),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(9),
      dout_dpp => appsfpga_io_dout_ap(9)
    );
  dat_gen_loop_8_data_d_io : ddr_lvds_io_INST_36
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(8),
      dout_dpp => appsfpga_io_dout_dp(8)
    );
  dat_gen_loop_8_data_c_io : ddr_lvds_io_INST_37
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(8),
      dout_dpp => appsfpga_io_dout_cp(8)
    );
  dat_gen_loop_8_data_b_io : ddr_lvds_io_INST_38
    port map (
      d1 => temp_dout_b(56),
      d2 => temp_dout_b(40),
      d3 => temp_dout_b(24),
      d4 => temp_dout_b(8),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(8),
      dout_dpp => appsfpga_io_dout_bp(8)
    );
  dat_gen_loop_8_data_a_io : ddr_lvds_io_INST_39
    port map (
      d1 => temp_dout_a(56),
      d2 => temp_dout_a(40),
      d3 => temp_dout_a(24),
      d4 => temp_dout_a(8),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(8),
      dout_dpp => appsfpga_io_dout_ap(8)
    );
  dat_gen_loop_7_data_d_io : ddr_lvds_io_INST_40
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(7),
      dout_dpp => appsfpga_io_dout_dp(7)
    );
  dat_gen_loop_7_data_c_io : ddr_lvds_io_INST_41
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(7),
      dout_dpp => appsfpga_io_dout_cp(7)
    );
  dat_gen_loop_7_data_b_io : ddr_lvds_io_INST_42
    port map (
      d1 => temp_dout_b(55),
      d2 => temp_dout_b(39),
      d3 => temp_dout_b(23),
      d4 => temp_dout_b(7),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(7),
      dout_dpp => appsfpga_io_dout_bp(7)
    );
  dat_gen_loop_7_data_a_io : ddr_lvds_io_INST_43
    port map (
      d1 => temp_dout_a(55),
      d2 => temp_dout_a(39),
      d3 => temp_dout_a(23),
      d4 => temp_dout_a(7),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(7),
      dout_dpp => appsfpga_io_dout_ap(7)
    );
  dat_gen_loop_6_data_d_io : ddr_lvds_io_INST_44
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(6),
      dout_dpp => appsfpga_io_dout_dp(6)
    );
  dat_gen_loop_6_data_c_io : ddr_lvds_io_INST_45
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(6),
      dout_dpp => appsfpga_io_dout_cp(6)
    );
  dat_gen_loop_6_data_b_io : ddr_lvds_io_INST_46
    port map (
      d1 => temp_dout_b(54),
      d2 => temp_dout_b(38),
      d3 => temp_dout_b(22),
      d4 => temp_dout_b(6),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(6),
      dout_dpp => appsfpga_io_dout_bp(6)
    );
  dat_gen_loop_6_data_a_io : ddr_lvds_io_INST_47
    port map (
      d1 => temp_dout_a(54),
      d2 => temp_dout_a(38),
      d3 => temp_dout_a(22),
      d4 => temp_dout_a(6),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(6),
      dout_dpp => appsfpga_io_dout_ap(6)
    );
  dat_gen_loop_5_data_d_io : ddr_lvds_io_INST_48
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(5),
      dout_dpp => appsfpga_io_dout_dp(5)
    );
  dat_gen_loop_5_data_c_io : ddr_lvds_io_INST_49
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(5),
      dout_dpp => appsfpga_io_dout_cp(5)
    );
  dat_gen_loop_5_data_b_io : ddr_lvds_io_INST_50
    port map (
      d1 => temp_dout_b(53),
      d2 => temp_dout_b(37),
      d3 => temp_dout_b(21),
      d4 => temp_dout_b(5),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(5),
      dout_dpp => appsfpga_io_dout_bp(5)
    );
  dat_gen_loop_5_data_a_io : ddr_lvds_io_INST_51
    port map (
      d1 => temp_dout_a(53),
      d2 => temp_dout_a(37),
      d3 => temp_dout_a(21),
      d4 => temp_dout_a(5),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(5),
      dout_dpp => appsfpga_io_dout_ap(5)
    );
  dat_gen_loop_4_data_d_io : ddr_lvds_io_INST_52
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(4),
      dout_dpp => appsfpga_io_dout_dp(4)
    );
  dat_gen_loop_4_data_c_io : ddr_lvds_io_INST_53
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(4),
      dout_dpp => appsfpga_io_dout_cp(4)
    );
  dat_gen_loop_4_data_b_io : ddr_lvds_io_INST_54
    port map (
      d1 => temp_dout_b(52),
      d2 => temp_dout_b(36),
      d3 => temp_dout_b(20),
      d4 => temp_dout_b(4),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(4),
      dout_dpp => appsfpga_io_dout_bp(4)
    );
  dat_gen_loop_4_data_a_io : ddr_lvds_io_INST_55
    port map (
      d1 => temp_dout_a(52),
      d2 => temp_dout_a(36),
      d3 => temp_dout_a(20),
      d4 => temp_dout_a(4),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(4),
      dout_dpp => appsfpga_io_dout_ap(4)
    );
  dat_gen_loop_3_data_d_io : ddr_lvds_io_INST_56
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(3),
      dout_dpp => appsfpga_io_dout_dp(3)
    );
  dat_gen_loop_3_data_c_io : ddr_lvds_io_INST_57
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(3),
      dout_dpp => appsfpga_io_dout_cp(3)
    );
  dat_gen_loop_3_data_b_io : ddr_lvds_io_INST_58
    port map (
      d1 => temp_dout_b(51),
      d2 => temp_dout_b(35),
      d3 => temp_dout_b(19),
      d4 => temp_dout_b(3),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(3),
      dout_dpp => appsfpga_io_dout_bp(3)
    );
  dat_gen_loop_3_data_a_io : ddr_lvds_io_INST_59
    port map (
      d1 => temp_dout_a(51),
      d2 => temp_dout_a(35),
      d3 => temp_dout_a(19),
      d4 => temp_dout_a(3),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(3),
      dout_dpp => appsfpga_io_dout_ap(3)
    );
  dat_gen_loop_2_data_d_io : ddr_lvds_io_INST_60
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(2),
      dout_dpp => appsfpga_io_dout_dp(2)
    );
  dat_gen_loop_2_data_c_io : ddr_lvds_io_INST_61
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(2),
      dout_dpp => appsfpga_io_dout_cp(2)
    );
  dat_gen_loop_2_data_b_io : ddr_lvds_io_INST_62
    port map (
      d1 => temp_dout_b(50),
      d2 => temp_dout_b(34),
      d3 => temp_dout_b(18),
      d4 => temp_dout_b(2),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(2),
      dout_dpp => appsfpga_io_dout_bp(2)
    );
  dat_gen_loop_2_data_a_io : ddr_lvds_io_INST_63
    port map (
      d1 => temp_dout_a(50),
      d2 => temp_dout_a(34),
      d3 => temp_dout_a(18),
      d4 => temp_dout_a(2),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(2),
      dout_dpp => appsfpga_io_dout_ap(2)
    );
  dat_gen_loop_1_data_d_io : ddr_lvds_io_INST_64
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(1),
      dout_dpp => appsfpga_io_dout_dp(1)
    );
  dat_gen_loop_1_data_c_io : ddr_lvds_io_INST_65
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(1),
      dout_dpp => appsfpga_io_dout_cp(1)
    );
  dat_gen_loop_1_data_b_io : ddr_lvds_io_INST_66
    port map (
      d1 => temp_dout_b(49),
      d2 => temp_dout_b(33),
      d3 => temp_dout_b(17),
      d4 => temp_dout_b(1),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(1),
      dout_dpp => appsfpga_io_dout_bp(1)
    );
  dat_gen_loop_1_data_a_io : ddr_lvds_io_INST_67
    port map (
      d1 => temp_dout_a(49),
      d2 => temp_dout_a(33),
      d3 => temp_dout_a(17),
      d4 => temp_dout_a(1),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(1),
      dout_dpp => appsfpga_io_dout_ap(1)
    );
  dat_gen_loop_0_data_d_io : ddr_lvds_io_INST_68
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_dn(0),
      dout_dpp => appsfpga_io_dout_dp(0)
    );
  dat_gen_loop_0_data_c_io : ddr_lvds_io_INST_69
    port map (
      d1 => NlwRenamedSig_OI_pll_speed_info(0),
      d2 => NlwRenamedSig_OI_pll_speed_info(0),
      d3 => NlwRenamedSig_OI_init_active_gq_int,
      d4 => NlwRenamedSig_OI_pll_speed_info(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_cn(0),
      dout_dpp => appsfpga_io_dout_cp(0)
    );
  dat_gen_loop_0_data_b_io : ddr_lvds_io_INST_70
    port map (
      d1 => temp_dout_b(48),
      d2 => temp_dout_b(32),
      d3 => temp_dout_b(16),
      d4 => temp_dout_b(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_bn(0),
      dout_dpp => appsfpga_io_dout_bp(0)
    );
  dat_gen_loop_0_data_a_io : ddr_lvds_io_INST_71
    port map (
      d1 => temp_dout_a(48),
      d2 => temp_dout_a(32),
      d3 => temp_dout_a(16),
      d4 => temp_dout_a(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout_dpn => appsfpga_io_dout_an(0),
      dout_dpp => appsfpga_io_dout_ap(0)
    );
  blkmd_loop_1_blkmd_io : ddr_se_io
    port map (
      d1 => appcore_blkmd_q(1),
      d2 => appcore_blkmd_q(1),
      d3 => appcore_blkmd_q(1),
      d4 => appcore_blkmd_q(1),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_blkmd_q(1)
    );
  blkmd_loop_0_blkmd_io : ddr_se_io_INST_1
    port map (
      d1 => appcore_blkmd_q(0),
      d2 => appcore_blkmd_q(0),
      d3 => appcore_blkmd_q(0),
      d4 => appcore_blkmd_q(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_blkmd_q(0)
    );
  blkad_loop_3_blkad_io : ddr_se_io_INST_2
    port map (
      d1 => appcore_blkad_q(3),
      d2 => appcore_blkad_q(3),
      d3 => appcore_blkad_q(3),
      d4 => appcore_blkad_q(3),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_blkad_q(3)
    );
  blkad_loop_2_blkad_io : ddr_se_io_INST_3
    port map (
      d1 => appcore_blkad_q(2),
      d2 => appcore_blkad_q(2),
      d3 => appcore_blkad_q(2),
      d4 => appcore_blkad_q(2),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_blkad_q(2)
    );
  blkad_loop_1_blkad_io : ddr_se_io_INST_4
    port map (
      d1 => appcore_blkad_q(1),
      d2 => appcore_blkad_q(1),
      d3 => appcore_blkad_q(1),
      d4 => appcore_blkad_q(1),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_blkad_q(1)
    );
  blkad_loop_0_blkad_io : ddr_se_io_INST_5
    port map (
      d1 => appcore_blkad_q(0),
      d2 => appcore_blkad_q(0),
      d3 => appcore_blkad_q(0),
      d4 => appcore_blkad_q(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_blkad_q(0)
    );
  rowad_loop_10_rowad_io : ddr_se_io_INST_6
    port map (
      d1 => appcore_rowad_q(10),
      d2 => appcore_rowad_q(10),
      d3 => appcore_rowad_q(10),
      d4 => appcore_rowad_q(10),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowad_q(10)
    );
  rowad_loop_9_rowad_io : ddr_se_io_INST_7
    port map (
      d1 => appcore_rowad_q(9),
      d2 => appcore_rowad_q(9),
      d3 => appcore_rowad_q(9),
      d4 => appcore_rowad_q(9),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowad_q(9)
    );
  rowad_loop_8_rowad_io : ddr_se_io_INST_8
    port map (
      d1 => appcore_rowad_q(8),
      d2 => appcore_rowad_q(8),
      d3 => appcore_rowad_q(8),
      d4 => appcore_rowad_q(8),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowad_q(8)
    );
  rowad_loop_7_rowad_io : ddr_se_io_INST_9
    port map (
      d1 => appcore_rowad_q(7),
      d2 => appcore_rowad_q(7),
      d3 => appcore_rowad_q(7),
      d4 => appcore_rowad_q(7),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowad_q(7)
    );
  rowad_loop_6_rowad_io : ddr_se_io_INST_10
    port map (
      d1 => appcore_rowad_q(6),
      d2 => appcore_rowad_q(6),
      d3 => appcore_rowad_q(6),
      d4 => appcore_rowad_q(6),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowad_q(6)
    );
  rowad_loop_5_rowad_io : ddr_se_io_INST_11
    port map (
      d1 => appcore_rowad_q(5),
      d2 => appcore_rowad_q(5),
      d3 => appcore_rowad_q(5),
      d4 => appcore_rowad_q(5),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowad_q(5)
    );
  rowad_loop_4_rowad_io : ddr_se_io_INST_12
    port map (
      d1 => appcore_rowad_q(4),
      d2 => appcore_rowad_q(4),
      d3 => appcore_rowad_q(4),
      d4 => appcore_rowad_q(4),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowad_q(4)
    );
  rowad_loop_3_rowad_io : ddr_se_io_INST_13
    port map (
      d1 => appcore_rowad_q(3),
      d2 => appcore_rowad_q(3),
      d3 => appcore_rowad_q(3),
      d4 => appcore_rowad_q(3),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowad_q(3)
    );
  rowad_loop_2_rowad_io : ddr_se_io_INST_14
    port map (
      d1 => appcore_rowad_q(2),
      d2 => appcore_rowad_q(2),
      d3 => appcore_rowad_q(2),
      d4 => appcore_rowad_q(2),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowad_q(2)
    );
  rowad_loop_1_rowad_io : ddr_se_io_INST_15
    port map (
      d1 => appcore_rowad_q(1),
      d2 => appcore_rowad_q(1),
      d3 => appcore_rowad_q(1),
      d4 => appcore_rowad_q(1),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowad_q(1)
    );
  rowad_loop_0_rowad_io : ddr_se_io_INST_16
    port map (
      d1 => appcore_rowad_q(0),
      d2 => appcore_rowad_q(0),
      d3 => appcore_rowad_q(0),
      d4 => appcore_rowad_q(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowad_q(0)
    );
  rowmd_loop_1_rowmd_io : ddr_se_io_INST_17
    port map (
      d1 => appcore_rowmd_q(1),
      d2 => appcore_rowmd_q(1),
      d3 => appcore_rowmd_q(1),
      d4 => appcore_rowmd_q(1),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowmd_q(1)
    );
  rowmd_loop_0_rowmd_io : ddr_se_io_INST_18
    port map (
      d1 => appcore_rowmd_q(0),
      d2 => appcore_rowmd_q(0),
      d3 => appcore_rowmd_q(0),
      d4 => appcore_rowmd_q(0),
      reset => NlwRenamedSig_OI_pll_locked_rst_bq,
      clk1X => NlwRenamedSig_OI_clk_g,
      clk2X => clk2x,
      dout => appsfpga_io_rowmd_q(0)
    );
  in_init_active_q1_mux00011 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => locked_2,
      I1 => in_init_active_i,
      O => in_init_active_q1_mux0001
    );
  init_active_gq_int_mux00011 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => locked_2,
      I1 => in_init_active_q2_1438,
      O => init_active_gq_int_mux0001
    );
  in_init_active_q2_mux00011 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => locked_2,
      I1 => in_init_active_q1_1436,
      O => in_init_active_q2_mux0001
    );
  temp_dvalid_2_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_data_valid_q,
      O => temp_dvalid_2_Q
    );
  temp_dvalid_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_data_valid_q,
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dvalid_0_Q
    );
  temp_dout_b_9_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(9),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(9)
    );
  temp_dout_b_8_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(8),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(8)
    );
  temp_dout_b_7_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(7),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(7)
    );
  temp_dout_b_6_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(6),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(6)
    );
  temp_dout_b_63_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(63),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(63)
    );
  temp_dout_b_62_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(62),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(62)
    );
  temp_dout_b_61_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(61),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(61)
    );
  temp_dout_b_60_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(60),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(60)
    );
  temp_dout_b_5_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(5),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(5)
    );
  temp_dout_b_59_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(59),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(59)
    );
  temp_dout_b_58_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(58),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(58)
    );
  temp_dout_b_57_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(57),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(57)
    );
  temp_dout_b_56_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(56),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(56)
    );
  temp_dout_b_55_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(55),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(55)
    );
  temp_dout_b_54_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(54),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(54)
    );
  temp_dout_b_53_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(53),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(53)
    );
  temp_dout_b_52_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(52),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(52)
    );
  temp_dout_b_51_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(51),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(51)
    );
  temp_dout_b_50_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(50),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(50)
    );
  temp_dout_b_4_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(4),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(4)
    );
  temp_dout_b_49_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(49),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(49)
    );
  temp_dout_b_48_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(48),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(48)
    );
  temp_dout_b_47_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(47),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(47)
    );
  temp_dout_b_46_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(46),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(46)
    );
  temp_dout_b_45_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(45),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(45)
    );
  temp_dout_b_44_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(44),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(44)
    );
  temp_dout_b_43_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(43),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(43)
    );
  temp_dout_b_42_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(42),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(42)
    );
  temp_dout_b_41_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(41),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(41)
    );
  temp_dout_b_40_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(40),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(40)
    );
  temp_dout_b_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(3),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(3)
    );
  temp_dout_b_39_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(39),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(39)
    );
  temp_dout_b_38_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(38),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(38)
    );
  temp_dout_b_37_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(37),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(37)
    );
  temp_dout_b_36_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(36),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(36)
    );
  temp_dout_b_35_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(35),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(35)
    );
  temp_dout_b_34_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(34),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(34)
    );
  temp_dout_b_33_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(33),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(33)
    );
  temp_dout_b_32_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(32),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(32)
    );
  temp_dout_b_31_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(31),
      O => temp_dout_b(31)
    );
  temp_dout_b_30_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(30),
      O => temp_dout_b(30)
    );
  temp_dout_b_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(2),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(2)
    );
  temp_dout_b_29_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(29),
      O => temp_dout_b(29)
    );
  temp_dout_b_28_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(28),
      O => temp_dout_b(28)
    );
  temp_dout_b_27_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(27),
      O => temp_dout_b(27)
    );
  temp_dout_b_26_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(26),
      O => temp_dout_b(26)
    );
  temp_dout_b_25_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(25),
      O => temp_dout_b(25)
    );
  temp_dout_b_24_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(24),
      O => temp_dout_b(24)
    );
  temp_dout_b_23_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(23),
      O => temp_dout_b(23)
    );
  temp_dout_b_22_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(22),
      O => temp_dout_b(22)
    );
  temp_dout_b_21_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(21),
      O => temp_dout_b(21)
    );
  temp_dout_b_20_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(20),
      O => temp_dout_b(20)
    );
  temp_dout_b_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(1),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(1)
    );
  temp_dout_b_19_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(19),
      O => temp_dout_b(19)
    );
  temp_dout_b_18_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(18),
      O => temp_dout_b(18)
    );
  temp_dout_b_17_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(17),
      O => temp_dout_b(17)
    );
  temp_dout_b_16_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_b_q(16),
      O => temp_dout_b(16)
    );
  temp_dout_b_15_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(15),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(15)
    );
  temp_dout_b_14_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(14),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(14)
    );
  temp_dout_b_13_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(13),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(13)
    );
  temp_dout_b_12_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(12),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(12)
    );
  temp_dout_b_11_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(11),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(11)
    );
  temp_dout_b_10_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(10),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(10)
    );
  temp_dout_b_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_b_q(0),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_b(0)
    );
  temp_dout_a_9_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(9),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(9)
    );
  temp_dout_a_8_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(8),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(8)
    );
  temp_dout_a_7_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(7),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(7)
    );
  temp_dout_a_6_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(6),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(6)
    );
  temp_dout_a_63_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(63),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(63)
    );
  temp_dout_a_62_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(62),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(62)
    );
  temp_dout_a_61_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(61),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(61)
    );
  temp_dout_a_60_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(60),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(60)
    );
  temp_dout_a_5_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(5),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(5)
    );
  temp_dout_a_59_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(59),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(59)
    );
  temp_dout_a_58_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(58),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(58)
    );
  temp_dout_a_57_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(57),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(57)
    );
  temp_dout_a_56_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(56),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(56)
    );
  temp_dout_a_55_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(55),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(55)
    );
  temp_dout_a_54_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(54),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(54)
    );
  temp_dout_a_53_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(53),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(53)
    );
  temp_dout_a_52_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(52),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(52)
    );
  temp_dout_a_51_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(51),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(51)
    );
  temp_dout_a_50_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(50),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(50)
    );
  temp_dout_a_4_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(4),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(4)
    );
  temp_dout_a_49_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(49),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(49)
    );
  temp_dout_a_48_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(48),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(48)
    );
  temp_dout_a_47_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(47),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(47)
    );
  temp_dout_a_46_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(46),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(46)
    );
  temp_dout_a_45_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(45),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(45)
    );
  temp_dout_a_44_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(44),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(44)
    );
  temp_dout_a_43_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(43),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(43)
    );
  temp_dout_a_42_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(42),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(42)
    );
  temp_dout_a_41_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(41),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(41)
    );
  temp_dout_a_40_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(40),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(40)
    );
  temp_dout_a_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(3),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(3)
    );
  temp_dout_a_39_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(39),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(39)
    );
  temp_dout_a_38_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(38),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(38)
    );
  temp_dout_a_37_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(37),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(37)
    );
  temp_dout_a_36_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(36),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(36)
    );
  temp_dout_a_35_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(35),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(35)
    );
  temp_dout_a_34_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(34),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(34)
    );
  temp_dout_a_33_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(33),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(33)
    );
  temp_dout_a_32_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(32),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(32)
    );
  temp_dout_a_31_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(31),
      O => temp_dout_a(31)
    );
  temp_dout_a_30_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(30),
      O => temp_dout_a(30)
    );
  temp_dout_a_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(2),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(2)
    );
  temp_dout_a_29_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(29),
      O => temp_dout_a(29)
    );
  temp_dout_a_28_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(28),
      O => temp_dout_a(28)
    );
  temp_dout_a_27_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(27),
      O => temp_dout_a(27)
    );
  temp_dout_a_26_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(26),
      O => temp_dout_a(26)
    );
  temp_dout_a_25_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(25),
      O => temp_dout_a(25)
    );
  temp_dout_a_24_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(24),
      O => temp_dout_a(24)
    );
  temp_dout_a_23_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(23),
      O => temp_dout_a(23)
    );
  temp_dout_a_22_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(22),
      O => temp_dout_a(22)
    );
  temp_dout_a_21_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(21),
      O => temp_dout_a(21)
    );
  temp_dout_a_20_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(20),
      O => temp_dout_a(20)
    );
  temp_dout_a_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(1),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(1)
    );
  temp_dout_a_19_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(19),
      O => temp_dout_a(19)
    );
  temp_dout_a_18_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(18),
      O => temp_dout_a(18)
    );
  temp_dout_a_17_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(17),
      O => temp_dout_a(17)
    );
  temp_dout_a_16_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_init_active_gq_int,
      I1 => appcore_dout_a_q(16),
      O => temp_dout_a(16)
    );
  temp_dout_a_15_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(15),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(15)
    );
  temp_dout_a_14_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(14),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(14)
    );
  temp_dout_a_13_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(13),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(13)
    );
  temp_dout_a_12_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(12),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(12)
    );
  temp_dout_a_11_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(11),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(11)
    );
  temp_dout_a_10_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(10),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(10)
    );
  temp_dout_a_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => appcore_dout_a_q(0),
      I1 => NlwRenamedSig_OI_init_active_gq_int,
      O => temp_dout_a(0)
    );
  clock_cd_mux_0_1 : LUT4
    generic map(
      INIT => X"FF4D"
    )
    port map (
      I0 => in_dmd_type(1),
      I1 => in_dmd_type(2),
      I2 => in_dmd_type(0),
      I3 => in_dmd_type(3),
      O => clock_cd_mux(0)
    );
  pll_locked_rstz_gq1_or00001 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(9),
      O => pll_locked_rstz_gq1_or0000
    );
  pll_delay_cnt_not0001_SW0 : LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
    port map (
      I0 => pll_delay_cnt(4),
      I1 => pll_delay_cnt(2),
      I2 => pll_delay_cnt(1),
      I3 => pll_delay_cnt(0),
      I4 => pll_delay_cnt(3),
      O => N0
    );
  pll_delay_cnt_not0001 : LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => pll_delay_cnt(8),
      I1 => pll_delay_cnt(7),
      I2 => pll_delay_cnt(6),
      I3 => pll_delay_cnt(5),
      I4 => N0,
      I5 => pll_locked_rstz_gq1_or0000,
      O => pll_delay_cnt_not0001_1458
    );
  Mcount_pll_delay_cnt_lut_0_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(0),
      O => Mcount_pll_delay_cnt_lut(0)
    );
  Mcount_pll_delay_cnt_lut_1_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(1),
      O => Mcount_pll_delay_cnt_lut(1)
    );
  Mcount_pll_delay_cnt_lut_2_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(2),
      O => Mcount_pll_delay_cnt_lut(2)
    );
  Mcount_pll_delay_cnt_lut_3_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(3),
      O => Mcount_pll_delay_cnt_lut(3)
    );
  Mcount_pll_delay_cnt_lut_4_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(4),
      O => Mcount_pll_delay_cnt_lut(4)
    );
  Mcount_pll_delay_cnt_lut_5_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(5),
      O => Mcount_pll_delay_cnt_lut(5)
    );
  Mcount_pll_delay_cnt_lut_6_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(6),
      O => Mcount_pll_delay_cnt_lut(6)
    );
  Mcount_pll_delay_cnt_lut_7_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(7),
      O => Mcount_pll_delay_cnt_lut(7)
    );
  Mcount_pll_delay_cnt_lut_8_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(8),
      O => Mcount_pll_delay_cnt_lut(8)
    );
  Mcount_pll_delay_cnt_lut_9_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(9),
      O => Mcount_pll_delay_cnt_lut(9)
    );
  pll_locked_rst_bq_mux00011 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(9),
      I2 => pll_locked_rst_bq2_1461,
      O => pll_locked_rst_bq_mux0001
    );
  pll_locked_rst_bq2_mux00011 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(9),
      I2 => pll_locked_rst_bq1_1460,
      O => pll_locked_rst_bq2_mux0001
    );
  pll_locked_rstz_gq_mux00011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pll_locked_rstz_gq2_1468,
      I1 => locked_2,
      I2 => pll_delay_cnt(9),
      O => pll_locked_rstz_gq_mux0001
    );
  pll_locked_rstz_gq2_mux00011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pll_locked_rstz_gq1_1465,
      I1 => locked_2,
      I2 => pll_delay_cnt(9),
      O => pll_locked_rstz_gq2_mux0001
    );
  pll_locked_rstz_gq1_mux00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => locked_2,
      I1 => pll_delay_cnt(9),
      O => pll_locked_rstz_gq1_mux0001
    );
  Mshreg_appsfpga_io_pwr_floatz_q : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_pll_speed_info(1),
      A1 => NlwRenamedSig_OI_pll_speed_info(0),
      A2 => NlwRenamedSig_OI_pll_speed_info(0),
      A3 => NlwRenamedSig_OI_pll_speed_info(0),
      CE => NlwRenamedSig_OI_pll_speed_info(1),
      CLK => NlwRenamedSig_OI_clk_g,
      D => in_pb_sw_i,
      Q => Mshreg_appsfpga_io_pwr_floatz_q_1110,
      Q15 => NLW_Mshreg_appsfpga_io_pwr_floatz_q_Q15_UNCONNECTED
    );
  appsfpga_io_pwr_floatz_q_761 : FDE
    port map (
      C => NlwRenamedSig_OI_clk_g,
      CE => NlwRenamedSig_OI_pll_speed_info(1),
      D => Mshreg_appsfpga_io_pwr_floatz_q_1110,
      Q => appsfpga_io_pwr_floatz_q
    );
  Mshreg_appsfpga_io_WDT_enbl_q : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_pll_speed_info(1),
      A1 => NlwRenamedSig_OI_pll_speed_info(0),
      A2 => NlwRenamedSig_OI_pll_speed_info(0),
      A3 => NlwRenamedSig_OI_pll_speed_info(0),
      CE => NlwRenamedSig_OI_pll_speed_info(1),
      CLK => NlwRenamedSig_OI_clk_g,
      D => in_dip_sw_i(7),
      Q => Mshreg_appsfpga_io_WDT_enbl_q_1109,
      Q15 => NLW_Mshreg_appsfpga_io_WDT_enbl_q_Q15_UNCONNECTED
    );
  appsfpga_io_WDT_enbl_q_763 : FDE
    port map (
      C => NlwRenamedSig_OI_clk_g,
      CE => NlwRenamedSig_OI_pll_speed_info(1),
      D => Mshreg_appsfpga_io_WDT_enbl_q_1109,
      Q => appsfpga_io_WDT_enbl_q
    );

end Structure;

-- synthesis translate_on

-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity appsfpga is
  port (
    dvalid_bn_o : out STD_LOGIC; 
    reset_i : in STD_LOGIC := 'X'; 
    ddr2_cas_n : out STD_LOGIC; 
    ns_flip_o : out STD_LOGIC; 
    in_pb_sw_i : in STD_LOGIC := 'X'; 
    dclk_cp_o : out STD_LOGIC; 
    led0 : out STD_LOGIC; 
    led1 : out STD_LOGIC; 
    in_rst_active_i : in STD_LOGIC := 'X'; 
    dclk_bn_o : out STD_LOGIC; 
    dvalid_bp_o : out STD_LOGIC; 
    dvalid_dn_o : out STD_LOGIC; 
    dvalid_an_o : out STD_LOGIC; 
    apps_cntl_an : in STD_LOGIC := 'X'; 
    apps_cntl_ap : in STD_LOGIC := 'X'; 
    ddcspare0 : out STD_LOGIC; 
    ddr2_we_n : out STD_LOGIC; 
    pwr_floatz_o : out STD_LOGIC; 
    rdy0 : out STD_LOGIC; 
    rdy1 : out STD_LOGIC; 
    rdy2 : out STD_LOGIC; 
    ctl0 : in STD_LOGIC := 'X'; 
    dclk_bp_o : out STD_LOGIC; 
    ctl1 : in STD_LOGIC := 'X'; 
    stepvcc_o : out STD_LOGIC; 
    ctl2 : in STD_LOGIC := 'X'; 
    rst2blkz_o : out STD_LOGIC; 
    dclk_dn_o : out STD_LOGIC; 
    dvalid_dp_o : out STD_LOGIC; 
    dclk_an_o : out STD_LOGIC; 
    ddr2_ras_n : out STD_LOGIC; 
    in_init_active_i : in STD_LOGIC := 'X'; 
    dvalid_ap_o : out STD_LOGIC; 
    dvalid_cn_o : out STD_LOGIC; 
    finished_iv_o : out STD_LOGIC; 
    clk_r_o : out STD_LOGIC; 
    clk_usb : in STD_LOGIC := 'X'; 
    gpio_ext_rest_in : in STD_LOGIC := 'X'; 
    arstz_o : out STD_LOGIC; 
    clk_i : in STD_LOGIC := 'X'; 
    dclk_dp_o : out STD_LOGIC; 
    comp_data_o : out STD_LOGIC; 
    dclk_ap_o : out STD_LOGIC; 
    gpio_reset_complete_o : out STD_LOGIC; 
    dclk_cn_o : out STD_LOGIC; 
    dvalid_cp_o : out STD_LOGIC; 
    apps_logic_rstn : in STD_LOGIC := 'X'; 
    wdt_enablez_o : out STD_LOGIC; 
    bidir : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    ddr2_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    dout_cp_o : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    rowmd_o : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dout_bn_o : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    apps_testpt : out STD_LOGIC_VECTOR ( 30 downto 0 ); 
    ddr2_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    gpioa_o : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    rowad_o : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
    blkmd_o : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dout_bp_o : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    dout_dn_o : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    dout_an_o : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    blkad_o : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ddr2_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ddr2_a : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
    dout_dp_o : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    ddr2_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    dout_ap_o : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    dout_cn_o : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    gpioa_i : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ddc_version_i : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    dmd_type_i : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    in_dip_sw_i : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end appsfpga;

architecture Structure of appsfpga is
  component appsfpga_io
    port (
      mem_clk0 : out STD_LOGIC; 
      init_active_gq : out STD_LOGIC; 
      appsfpga_io_STEP_VCC_enbl_q : out STD_LOGIC; 
      in_pb_sw_i : in STD_LOGIC := 'X'; 
      mem_clk200 : out STD_LOGIC; 
      appsfpga_io_ns_flip_en_q : out STD_LOGIC; 
      appsfpga_io_cnthalt_q : out STD_LOGIC; 
      appsfpga_io_comp_data_en_q : out STD_LOGIC; 
      appcore_data_valid_q : in STD_LOGIC := 'X'; 
      mem_clk2x90 : out STD_LOGIC; 
      pll_locked_rstz_gq : out STD_LOGIC; 
      appsfpga_io_dvalid_an : out STD_LOGIC; 
      appsfpga_io_dvalid_ap : out STD_LOGIC; 
      appsfpga_io_dvalid_bn : out STD_LOGIC; 
      appsfpga_io_dvalid_bp : out STD_LOGIC; 
      appsfpga_io_dvalid_cn : out STD_LOGIC; 
      appsfpga_io_dvalid_cp : out STD_LOGIC; 
      appsfpga_io_dvalid_dn : out STD_LOGIC; 
      appsfpga_io_dvalid_dp : out STD_LOGIC; 
      appsfpga_io_dclk_an : out STD_LOGIC; 
      appsfpga_io_dclk_ap : out STD_LOGIC; 
      mem_clk2x : out STD_LOGIC; 
      appsfpga_io_dclk_bn : out STD_LOGIC; 
      appsfpga_io_dclk_bp : out STD_LOGIC; 
      pwrgdz : in STD_LOGIC := 'X'; 
      appsfpga_io_WDT_enbl_q : out STD_LOGIC; 
      in_init_active_i : in STD_LOGIC := 'X'; 
      appsfpga_io_dclk_cn : out STD_LOGIC; 
      appsfpga_io_dclk_cp : out STD_LOGIC; 
      appsfpga_io_dclk_dn : out STD_LOGIC; 
      appsfpga_io_dclk_dp : out STD_LOGIC; 
      clk_r_o : out STD_LOGIC; 
      clk_g : out STD_LOGIC; 
      clk_i : in STD_LOGIC := 'X'; 
      pll_mem_locked : out STD_LOGIC; 
      arst_gq : out STD_LOGIC; 
      appsfpga_io_float_q : out STD_LOGIC; 
      appsfpga_io_rowaddrmode_q : out STD_LOGIC; 
      appsfpga_io_pwr_floatz_q : out STD_LOGIC; 
      appsfpga_io_rowmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      pll_speed_info : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      appsfpga_io_reset_type_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      appsfpga_io_rowad_q : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
      appsfpga_io_blkmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      appsfpga_io_dout_an : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      appsfpga_io_dout_ap : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      appsfpga_io_dout_bn : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      appsfpga_io_dout_bp : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      appsfpga_io_dout_cn : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      appsfpga_io_dout_cp : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      appsfpga_io_dout_dn : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      appsfpga_io_dout_dp : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      appsfpga_io_blkad_q : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      appcore_dout_a_q : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
      appcore_dout_b_q : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
      appcore_rowmd_q : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      appcore_dout_c_q : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
      appcore_dout_d_q : in STD_LOGIC_VECTOR ( 63 downto 0 ); 
      appcore_rowad_q : in STD_LOGIC_VECTOR ( 10 downto 0 ); 
      appcore_blkmd_q : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      appcore_blkad_q : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      in_dip_sw_i : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
    );
  end component;
  component appscore
    port (
      mem_clk0 : in STD_LOGIC := 'X'; 
      init_active_gq : in STD_LOGIC := 'X'; 
      reset_i : in STD_LOGIC := 'X'; 
      ddr2_cas_n : out STD_LOGIC; 
      trigger : in STD_LOGIC := 'X'; 
      appsfpga_io_STEP_VCC_enbl_q : in STD_LOGIC := 'X'; 
      mem_wr_fifo_reset : in STD_LOGIC := 'X'; 
      mem_clk200 : in STD_LOGIC := 'X'; 
      trigger_miss : out STD_LOGIC; 
      appsfpga_io_ns_flip_en_q : in STD_LOGIC := 'X'; 
      mem_read_ready : out STD_LOGIC; 
      appsfpga_io_cnthalt_q : in STD_LOGIC := 'X'; 
      appsfpga_io_comp_data_en_q : in STD_LOGIC := 'X'; 
      appcore_comp_data_q : out STD_LOGIC; 
      appcore_data_valid_q : out STD_LOGIC; 
      appcore_load4z_q : out STD_LOGIC; 
      mem_clk2x90 : in STD_LOGIC := 'X'; 
      pll_locked_rstz_gq : in STD_LOGIC := 'X'; 
      ddr2_we_n : out STD_LOGIC; 
      mem_init_done : out STD_LOGIC; 
      mem_rd_fifo_reset : in STD_LOGIC := 'X'; 
      rdy0 : out STD_LOGIC; 
      rdy1 : out STD_LOGIC; 
      rdy2 : out STD_LOGIC; 
      ctl0 : in STD_LOGIC := 'X'; 
      ctl1 : in STD_LOGIC := 'X'; 
      ctl2 : in STD_LOGIC := 'X'; 
      appcore_rst2blkz_q : out STD_LOGIC; 
      mem_en : in STD_LOGIC := 'X'; 
      mem_clk2x : in STD_LOGIC := 'X'; 
      appsfpga_io_WDT_enbl_q : in STD_LOGIC := 'X'; 
      ddr2_ras_n : out STD_LOGIC; 
      clk_usb : in STD_LOGIC := 'X'; 
      clk_g : in STD_LOGIC := 'X'; 
      gpio_ext_rest_in : in STD_LOGIC := 'X'; 
      appscore_pwr_floatz_q : out STD_LOGIC; 
      pll_mem_locked : in STD_LOGIC := 'X'; 
      appsfpga_io_float_q : in STD_LOGIC := 'X'; 
      gpio_reset_complete_o : out STD_LOGIC; 
      appcore_ns_flip_q : out STD_LOGIC; 
      appsfpga_io_rowaddrmode_q : in STD_LOGIC := 'X'; 
      appcore_STEP_VCC_q : out STD_LOGIC; 
      bidir : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
      ddr2_dqs : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr2_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 ); 
      ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr2_cke : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_ck_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      appcore_dout_a_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      gpioa_o : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      ddr2_cs_n : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      appcore_dout_b_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      appcore_rowmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
      appcore_dout_c_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      ddr2_ck : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      ddr2_dm : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      ddr2_a : out STD_LOGIC_VECTOR ( 13 downto 0 ); 
      appcore_dout_d_q : out STD_LOGIC_VECTOR ( 63 downto 0 ); 
      ddr2_odt : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      appcore_rowad_q : out STD_LOGIC_VECTOR ( 10 downto 0 ); 
      appcore_blkmd_q : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      appcore_blkad_q : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      num_patterns : out STD_LOGIC_VECTOR ( 14 downto 0 ); 
      gpioa_i : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      in_ddc_version : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
      pll_speed_info : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      appsfpga_io_reset_type_q : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      in_dmd_type : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
    );
  end component;
  component ICON
    port (
      CONTROL0 : inout STD_LOGIC_VECTOR ( 35 downto 0 ); 
      CONTROL1 : inout STD_LOGIC_VECTOR ( 35 downto 0 ) 
    );
  end component;
  component vio_sys
    port (
      CLK : in STD_LOGIC := 'X'; 
      CONTROL : inout STD_LOGIC_VECTOR ( 35 downto 0 ); 
      SYNC_OUT : out STD_LOGIC_VECTOR ( 0 downto 0 ); 
      SYNC_IN : in STD_LOGIC_VECTOR ( 0 downto 0 ) 
    );
  end component;
  component vio_mem
    port (
      CLK : in STD_LOGIC := 'X'; 
      CONTROL : inout STD_LOGIC_VECTOR ( 35 downto 0 ); 
      SYNC_OUT : out STD_LOGIC_VECTOR ( 14 downto 0 ) 
    );
  end component;
  signal Mcount_debounce_delay_cnt : STD_LOGIC; 
  signal Mcount_debounce_delay_cnt1 : STD_LOGIC; 
  signal Mcount_debounce_delay_cnt2 : STD_LOGIC; 
  signal Mcount_debounce_delay_cnt3 : STD_LOGIC; 
  signal Mcount_debounce_delay_cnt4 : STD_LOGIC; 
  signal Mcount_debounce_delay_cnt5 : STD_LOGIC; 
  signal Mcount_debounce_delay_cnt6 : STD_LOGIC; 
  signal Mcount_debounce_delay_cnt7 : STD_LOGIC; 
  signal Mcount_debounce_delay_cnt8 : STD_LOGIC; 
  signal Mcount_debounce_delay_cnt9 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt : STD_LOGIC; 
  signal Mcount_reset_delay_cnt1 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt10 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt11 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt12 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt13 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt14 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt15 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt16 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt17 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt18 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt2 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt3 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt4 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt5 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt6 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt7 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt8 : STD_LOGIC; 
  signal Mcount_reset_delay_cnt9 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal N103 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal N107 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N109 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal N113 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal N115 : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal N117 : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal N119 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal N123 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal N125 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal N127 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal N129 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal N133 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal N135 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N137 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal N139 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N141 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal N143 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal N145 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal N147 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal N149 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal N151 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal N153 : STD_LOGIC; 
  signal N154 : STD_LOGIC; 
  signal N155 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal N157 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal N159 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N161 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N167 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N173 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N175 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal N183 : STD_LOGIC; 
  signal N184 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal N186 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal N188 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal N192 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal N194 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal N196 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal appcore_dout_b_q_0_Q : STD_LOGIC; 
  signal appcore_dout_b_q_10_Q : STD_LOGIC; 
  signal appcore_dout_b_q_11_Q : STD_LOGIC; 
  signal appcore_dout_b_q_12_Q : STD_LOGIC; 
  signal appcore_dout_b_q_13_Q : STD_LOGIC; 
  signal appcore_dout_b_q_14_Q : STD_LOGIC; 
  signal appcore_dout_b_q_16_Q : STD_LOGIC; 
  signal appcore_dout_b_q_17_Q : STD_LOGIC; 
  signal appcore_dout_b_q_18_Q : STD_LOGIC; 
  signal appcore_dout_b_q_19_Q : STD_LOGIC; 
  signal appcore_dout_b_q_1_Q : STD_LOGIC; 
  signal appcore_dout_b_q_20_Q : STD_LOGIC; 
  signal appcore_dout_b_q_21_Q : STD_LOGIC; 
  signal appcore_dout_b_q_22_Q : STD_LOGIC; 
  signal appcore_dout_b_q_23_Q : STD_LOGIC; 
  signal appcore_dout_b_q_24_Q : STD_LOGIC; 
  signal appcore_dout_b_q_25_Q : STD_LOGIC; 
  signal appcore_dout_b_q_26_Q : STD_LOGIC; 
  signal appcore_dout_b_q_27_Q : STD_LOGIC; 
  signal appcore_dout_b_q_28_Q : STD_LOGIC; 
  signal appcore_dout_b_q_29_Q : STD_LOGIC; 
  signal appcore_dout_b_q_2_Q : STD_LOGIC; 
  signal appcore_dout_b_q_30_Q : STD_LOGIC; 
  signal appcore_dout_b_q_32_Q : STD_LOGIC; 
  signal appcore_dout_b_q_33_Q : STD_LOGIC; 
  signal appcore_dout_b_q_34_Q : STD_LOGIC; 
  signal appcore_dout_b_q_35_Q : STD_LOGIC; 
  signal appcore_dout_b_q_36_Q : STD_LOGIC; 
  signal appcore_dout_b_q_37_Q : STD_LOGIC; 
  signal appcore_dout_b_q_38_Q : STD_LOGIC; 
  signal appcore_dout_b_q_39_Q : STD_LOGIC; 
  signal appcore_dout_b_q_3_Q : STD_LOGIC; 
  signal appcore_dout_b_q_40_Q : STD_LOGIC; 
  signal appcore_dout_b_q_41_Q : STD_LOGIC; 
  signal appcore_dout_b_q_42_Q : STD_LOGIC; 
  signal appcore_dout_b_q_43_Q : STD_LOGIC; 
  signal appcore_dout_b_q_44_Q : STD_LOGIC; 
  signal appcore_dout_b_q_45_Q : STD_LOGIC; 
  signal appcore_dout_b_q_46_Q : STD_LOGIC; 
  signal appcore_dout_b_q_48_Q : STD_LOGIC; 
  signal appcore_dout_b_q_49_Q : STD_LOGIC; 
  signal appcore_dout_b_q_4_Q : STD_LOGIC; 
  signal appcore_dout_b_q_50_Q : STD_LOGIC; 
  signal appcore_dout_b_q_51_Q : STD_LOGIC; 
  signal appcore_dout_b_q_52_Q : STD_LOGIC; 
  signal appcore_dout_b_q_53_Q : STD_LOGIC; 
  signal appcore_dout_b_q_54_Q : STD_LOGIC; 
  signal appcore_dout_b_q_55_Q : STD_LOGIC; 
  signal appcore_dout_b_q_56_Q : STD_LOGIC; 
  signal appcore_dout_b_q_57_Q : STD_LOGIC; 
  signal appcore_dout_b_q_58_Q : STD_LOGIC; 
  signal appcore_dout_b_q_59_Q : STD_LOGIC; 
  signal appcore_dout_b_q_5_Q : STD_LOGIC; 
  signal appcore_dout_b_q_60_Q : STD_LOGIC; 
  signal appcore_dout_b_q_61_Q : STD_LOGIC; 
  signal appcore_dout_b_q_62_Q : STD_LOGIC; 
  signal appcore_dout_b_q_6_Q : STD_LOGIC; 
  signal appcore_dout_b_q_7_Q : STD_LOGIC; 
  signal appcore_dout_b_q_8_Q : STD_LOGIC; 
  signal appcore_dout_b_q_9_Q : STD_LOGIC; 
  signal appcore_dout_c_q_10_Q : STD_LOGIC; 
  signal appcore_dout_c_q_11_Q : STD_LOGIC; 
  signal appcore_dout_c_q_12_Q : STD_LOGIC; 
  signal appcore_dout_c_q_13_Q : STD_LOGIC; 
  signal appcore_dout_c_q_14_Q : STD_LOGIC; 
  signal appcore_dout_c_q_15_Q : STD_LOGIC; 
  signal appcore_dout_c_q_17_Q : STD_LOGIC; 
  signal appcore_dout_c_q_18_Q : STD_LOGIC; 
  signal appcore_dout_c_q_19_Q : STD_LOGIC; 
  signal appcore_dout_c_q_1_Q : STD_LOGIC; 
  signal appcore_dout_c_q_20_Q : STD_LOGIC; 
  signal appcore_dout_c_q_21_Q : STD_LOGIC; 
  signal appcore_dout_c_q_22_Q : STD_LOGIC; 
  signal appcore_dout_c_q_23_Q : STD_LOGIC; 
  signal appcore_dout_c_q_24_Q : STD_LOGIC; 
  signal appcore_dout_c_q_25_Q : STD_LOGIC; 
  signal appcore_dout_c_q_26_Q : STD_LOGIC; 
  signal appcore_dout_c_q_27_Q : STD_LOGIC; 
  signal appcore_dout_c_q_28_Q : STD_LOGIC; 
  signal appcore_dout_c_q_29_Q : STD_LOGIC; 
  signal appcore_dout_c_q_2_Q : STD_LOGIC; 
  signal appcore_dout_c_q_30_Q : STD_LOGIC; 
  signal appcore_dout_c_q_31_Q : STD_LOGIC; 
  signal appcore_dout_c_q_33_Q : STD_LOGIC; 
  signal appcore_dout_c_q_34_Q : STD_LOGIC; 
  signal appcore_dout_c_q_35_Q : STD_LOGIC; 
  signal appcore_dout_c_q_36_Q : STD_LOGIC; 
  signal appcore_dout_c_q_37_Q : STD_LOGIC; 
  signal appcore_dout_c_q_38_Q : STD_LOGIC; 
  signal appcore_dout_c_q_39_Q : STD_LOGIC; 
  signal appcore_dout_c_q_3_Q : STD_LOGIC; 
  signal appcore_dout_c_q_40_Q : STD_LOGIC; 
  signal appcore_dout_c_q_41_Q : STD_LOGIC; 
  signal appcore_dout_c_q_42_Q : STD_LOGIC; 
  signal appcore_dout_c_q_43_Q : STD_LOGIC; 
  signal appcore_dout_c_q_44_Q : STD_LOGIC; 
  signal appcore_dout_c_q_45_Q : STD_LOGIC; 
  signal appcore_dout_c_q_46_Q : STD_LOGIC; 
  signal appcore_dout_c_q_47_Q : STD_LOGIC; 
  signal appcore_dout_c_q_49_Q : STD_LOGIC; 
  signal appcore_dout_c_q_4_Q : STD_LOGIC; 
  signal appcore_dout_c_q_50_Q : STD_LOGIC; 
  signal appcore_dout_c_q_51_Q : STD_LOGIC; 
  signal appcore_dout_c_q_52_Q : STD_LOGIC; 
  signal appcore_dout_c_q_53_Q : STD_LOGIC; 
  signal appcore_dout_c_q_54_Q : STD_LOGIC; 
  signal appcore_dout_c_q_55_Q : STD_LOGIC; 
  signal appcore_dout_c_q_56_Q : STD_LOGIC; 
  signal appcore_dout_c_q_57_Q : STD_LOGIC; 
  signal appcore_dout_c_q_58_Q : STD_LOGIC; 
  signal appcore_dout_c_q_59_Q : STD_LOGIC; 
  signal appcore_dout_c_q_5_Q : STD_LOGIC; 
  signal appcore_dout_c_q_60_Q : STD_LOGIC; 
  signal appcore_dout_c_q_61_Q : STD_LOGIC; 
  signal appcore_dout_c_q_62_Q : STD_LOGIC; 
  signal appcore_dout_c_q_63_Q : STD_LOGIC; 
  signal appcore_dout_c_q_6_Q : STD_LOGIC; 
  signal appcore_dout_c_q_7_Q : STD_LOGIC; 
  signal appcore_dout_c_q_8_Q : STD_LOGIC; 
  signal appcore_dout_c_q_9_Q : STD_LOGIC; 
  signal appcore_dout_d_q_0_Q : STD_LOGIC; 
  signal appcore_dout_d_q_10_Q : STD_LOGIC; 
  signal appcore_dout_d_q_11_Q : STD_LOGIC; 
  signal appcore_dout_d_q_12_Q : STD_LOGIC; 
  signal appcore_dout_d_q_13_Q : STD_LOGIC; 
  signal appcore_dout_d_q_14_Q : STD_LOGIC; 
  signal appcore_dout_d_q_16_Q : STD_LOGIC; 
  signal appcore_dout_d_q_17_Q : STD_LOGIC; 
  signal appcore_dout_d_q_18_Q : STD_LOGIC; 
  signal appcore_dout_d_q_19_Q : STD_LOGIC; 
  signal appcore_dout_d_q_1_Q : STD_LOGIC; 
  signal appcore_dout_d_q_20_Q : STD_LOGIC; 
  signal appcore_dout_d_q_21_Q : STD_LOGIC; 
  signal appcore_dout_d_q_22_Q : STD_LOGIC; 
  signal appcore_dout_d_q_23_Q : STD_LOGIC; 
  signal appcore_dout_d_q_24_Q : STD_LOGIC; 
  signal appcore_dout_d_q_25_Q : STD_LOGIC; 
  signal appcore_dout_d_q_26_Q : STD_LOGIC; 
  signal appcore_dout_d_q_27_Q : STD_LOGIC; 
  signal appcore_dout_d_q_28_Q : STD_LOGIC; 
  signal appcore_dout_d_q_29_Q : STD_LOGIC; 
  signal appcore_dout_d_q_2_Q : STD_LOGIC; 
  signal appcore_dout_d_q_30_Q : STD_LOGIC; 
  signal appcore_dout_d_q_32_Q : STD_LOGIC; 
  signal appcore_dout_d_q_33_Q : STD_LOGIC; 
  signal appcore_dout_d_q_34_Q : STD_LOGIC; 
  signal appcore_dout_d_q_35_Q : STD_LOGIC; 
  signal appcore_dout_d_q_36_Q : STD_LOGIC; 
  signal appcore_dout_d_q_37_Q : STD_LOGIC; 
  signal appcore_dout_d_q_38_Q : STD_LOGIC; 
  signal appcore_dout_d_q_39_Q : STD_LOGIC; 
  signal appcore_dout_d_q_3_Q : STD_LOGIC; 
  signal appcore_dout_d_q_40_Q : STD_LOGIC; 
  signal appcore_dout_d_q_41_Q : STD_LOGIC; 
  signal appcore_dout_d_q_42_Q : STD_LOGIC; 
  signal appcore_dout_d_q_43_Q : STD_LOGIC; 
  signal appcore_dout_d_q_44_Q : STD_LOGIC; 
  signal appcore_dout_d_q_45_Q : STD_LOGIC; 
  signal appcore_dout_d_q_46_Q : STD_LOGIC; 
  signal appcore_dout_d_q_48_Q : STD_LOGIC; 
  signal appcore_dout_d_q_49_Q : STD_LOGIC; 
  signal appcore_dout_d_q_4_Q : STD_LOGIC; 
  signal appcore_dout_d_q_50_Q : STD_LOGIC; 
  signal appcore_dout_d_q_51_Q : STD_LOGIC; 
  signal appcore_dout_d_q_52_Q : STD_LOGIC; 
  signal appcore_dout_d_q_53_Q : STD_LOGIC; 
  signal appcore_dout_d_q_54_Q : STD_LOGIC; 
  signal appcore_dout_d_q_55_Q : STD_LOGIC; 
  signal appcore_dout_d_q_56_Q : STD_LOGIC; 
  signal appcore_dout_d_q_57_Q : STD_LOGIC; 
  signal appcore_dout_d_q_58_Q : STD_LOGIC; 
  signal appcore_dout_d_q_59_Q : STD_LOGIC; 
  signal appcore_dout_d_q_5_Q : STD_LOGIC; 
  signal appcore_dout_d_q_60_Q : STD_LOGIC; 
  signal appcore_dout_d_q_61_Q : STD_LOGIC; 
  signal appcore_dout_d_q_62_Q : STD_LOGIC; 
  signal appcore_dout_d_q_6_Q : STD_LOGIC; 
  signal appcore_dout_d_q_7_Q : STD_LOGIC; 
  signal appcore_dout_d_q_8_Q : STD_LOGIC; 
  signal appcore_dout_d_q_9_Q : STD_LOGIC; 
  signal apps_logic_rstn_IBUF_19429 : STD_LOGIC; 
  signal apps_testpt_0_OBUF_19461 : STD_LOGIC; 
  signal apps_testpt_10_OBUF_19462 : STD_LOGIC; 
  signal apps_testpt_11_OBUF_19463 : STD_LOGIC; 
  signal apps_testpt_12_OBUF_19464 : STD_LOGIC; 
  signal apps_testpt_14_OBUF_19465 : STD_LOGIC; 
  signal apps_testpt_15_OBUF_19466 : STD_LOGIC; 
  signal apps_testpt_16_OBUF_19467 : STD_LOGIC; 
  signal apps_testpt_17_OBUF_19468 : STD_LOGIC; 
  signal apps_testpt_19_OBUF_19469 : STD_LOGIC; 
  signal apps_testpt_1_OBUF_19470 : STD_LOGIC; 
  signal apps_testpt_20_OBUF_19471 : STD_LOGIC; 
  signal apps_testpt_21_OBUF_19472 : STD_LOGIC; 
  signal apps_testpt_22_OBUF_19473 : STD_LOGIC; 
  signal apps_testpt_23_OBUF_19474 : STD_LOGIC; 
  signal apps_testpt_24_OBUF_19475 : STD_LOGIC; 
  signal apps_testpt_25_OBUF_19476 : STD_LOGIC; 
  signal apps_testpt_26_OBUF_19477 : STD_LOGIC; 
  signal apps_testpt_27_OBUF_19478 : STD_LOGIC; 
  signal apps_testpt_28_OBUF_19479 : STD_LOGIC; 
  signal apps_testpt_29_OBUF_19480 : STD_LOGIC; 
  signal apps_testpt_2_OBUF_19481 : STD_LOGIC; 
  signal apps_testpt_30_OBUF_19482 : STD_LOGIC; 
  signal apps_testpt_3_OBUF_19483 : STD_LOGIC; 
  signal apps_testpt_4_OBUF_19484 : STD_LOGIC; 
  signal apps_testpt_5_OBUF_19485 : STD_LOGIC; 
  signal apps_testpt_6_OBUF_19486 : STD_LOGIC; 
  signal apps_testpt_7_OBUF_19487 : STD_LOGIC; 
  signal apps_testpt_8_OBUF_19488 : STD_LOGIC; 
  signal apps_testpt_9_OBUF_19489 : STD_LOGIC; 
  signal appscore_pwr_floatz_q : STD_LOGIC; 
  signal appsfpga_io_STEP_VCC_enbl_q : STD_LOGIC; 
  signal appsfpga_io_WDT_enbl_q : STD_LOGIC; 
  signal appsfpga_io_cnthalt_q : STD_LOGIC; 
  signal appsfpga_io_comp_data_en_q : STD_LOGIC; 
  signal appsfpga_io_float_q : STD_LOGIC; 
  signal appsfpga_io_ns_flip_en_q : STD_LOGIC; 
  signal appsfpga_io_pwr_floatz_q : STD_LOGIC; 
  signal appsfpga_io_rowaddrmode_q : STD_LOGIC; 
  signal arstz_o_OBUF_19502 : STD_LOGIC; 
  signal blkad_o_0_OBUF_19523 : STD_LOGIC; 
  signal blkad_o_1_OBUF_19524 : STD_LOGIC; 
  signal blkad_o_2_OBUF_19525 : STD_LOGIC; 
  signal blkad_o_3_OBUF_19526 : STD_LOGIC; 
  signal blkmd_o_0_OBUF_19529 : STD_LOGIC; 
  signal blkmd_o_1_OBUF_19530 : STD_LOGIC; 
  signal clk_g : STD_LOGIC; 
  signal clk_i_IBUFG_19533 : STD_LOGIC; 
  signal clk_i_IBUFG1 : STD_LOGIC; 
  signal clk_r_o_OBUF_19536 : STD_LOGIC; 
  signal comp_data_o_OBUF_19539 : STD_LOGIC; 
  signal ddc_version_i_0_IBUF_19554 : STD_LOGIC; 
  signal ddc_version_i_1_IBUF_19555 : STD_LOGIC; 
  signal ddc_version_i_2_IBUF_19556 : STD_LOGIC; 
  signal ddcspare0_OBUF_19558 : STD_LOGIC; 
  signal ddr2_a_0_OBUF_19573 : STD_LOGIC; 
  signal ddr2_a_10_OBUF_19574 : STD_LOGIC; 
  signal ddr2_a_11_OBUF_19575 : STD_LOGIC; 
  signal ddr2_a_12_OBUF_19576 : STD_LOGIC; 
  signal ddr2_a_13_OBUF_19577 : STD_LOGIC; 
  signal ddr2_a_1_OBUF_19578 : STD_LOGIC; 
  signal ddr2_a_2_OBUF_19579 : STD_LOGIC; 
  signal ddr2_a_3_OBUF_19580 : STD_LOGIC; 
  signal ddr2_a_4_OBUF_19581 : STD_LOGIC; 
  signal ddr2_a_5_OBUF_19582 : STD_LOGIC; 
  signal ddr2_a_6_OBUF_19583 : STD_LOGIC; 
  signal ddr2_a_7_OBUF_19584 : STD_LOGIC; 
  signal ddr2_a_8_OBUF_19585 : STD_LOGIC; 
  signal ddr2_a_9_OBUF_19586 : STD_LOGIC; 
  signal ddr2_ba_0_OBUF_19590 : STD_LOGIC; 
  signal ddr2_ba_1_OBUF_19591 : STD_LOGIC; 
  signal ddr2_ba_2_OBUF_19592 : STD_LOGIC; 
  signal ddr2_cas_n_OBUF_19594 : STD_LOGIC; 
  signal ddr2_cke_0_OBUF_19601 : STD_LOGIC; 
  signal ddr2_cke_1_OBUF_19602 : STD_LOGIC; 
  signal ddr2_cs_n_0_OBUF_19605 : STD_LOGIC; 
  signal ddr2_cs_n_1_OBUF_19606 : STD_LOGIC; 
  signal ddr2_odt_0_OBUF_19697 : STD_LOGIC; 
  signal ddr2_odt_1_OBUF_19698 : STD_LOGIC; 
  signal ddr2_ras_n_OBUF_19700 : STD_LOGIC; 
  signal ddr2_we_n_OBUF_19702 : STD_LOGIC; 
  signal debounce_delay_cnt_not0001_19713 : STD_LOGIC; 
  signal debounce_delay_cnt_not0001_inv : STD_LOGIC; 
  signal debounced_dip_sw_iq_7_rstpot_19716 : STD_LOGIC; 
  signal debounced_logic_rstz_19717 : STD_LOGIC; 
  signal debounced_logic_rstz_mux0000 : STD_LOGIC; 
  signal debounced_pwr_float_iq_19719 : STD_LOGIC; 
  signal debounced_pwr_float_iq_mux0000 : STD_LOGIC; 
  signal dmd_type_i_0_IBUF_19728 : STD_LOGIC; 
  signal dmd_type_i_1_IBUF_19729 : STD_LOGIC; 
  signal dmd_type_i_2_IBUF_19730 : STD_LOGIC; 
  signal dmd_type_i_3_IBUF_19731 : STD_LOGIC; 
  signal finished_iv_o_OBUF_19869 : STD_LOGIC; 
  signal gpio_ext_rest_in_IBUF_19871 : STD_LOGIC; 
  signal gpio_reset_complete_o_OBUF_19873 : STD_LOGIC; 
  signal gpioa_i_0_IBUF_19877 : STD_LOGIC; 
  signal gpioa_i_1_IBUF_19878 : STD_LOGIC; 
  signal gpioa_i_2_IBUF_19879 : STD_LOGIC; 
  signal gpioa_o_0_OBUF_19883 : STD_LOGIC; 
  signal gpioa_o_1_OBUF_19884 : STD_LOGIC; 
  signal gpioa_o_2_OBUF_19885 : STD_LOGIC; 
  signal in_dip_sw_i_7_IBUF_19887 : STD_LOGIC; 
  signal in_init_active_i_IBUF_19897 : STD_LOGIC; 
  signal in_pb_sw_i_IBUF_19899 : STD_LOGIC; 
  signal init_active_gq : STD_LOGIC; 
  signal io_pll_reset : STD_LOGIC; 
  signal led0_OBUF_19903 : STD_LOGIC; 
  signal led1_OBUF_19905 : STD_LOGIC; 
  signal mem_clk0 : STD_LOGIC; 
  signal mem_clk200 : STD_LOGIC; 
  signal mem_clk2x : STD_LOGIC; 
  signal mem_clk2x90 : STD_LOGIC; 
  signal mem_read_ready : STD_LOGIC; 
  signal ns_flip_o_OBUF_19912 : STD_LOGIC; 
  signal onesixty_us_pulse_19913 : STD_LOGIC; 
  signal onesixty_us_pulse_mux0001 : STD_LOGIC; 
  signal onesixty_us_pulse_mux000125_19915 : STD_LOGIC; 
  signal onesixty_us_pulse_mux000136_19916 : STD_LOGIC; 
  signal onesixty_us_pulse_mux00018_19917 : STD_LOGIC; 
  signal onesixty_us_pulse_mux0001_inv : STD_LOGIC; 
  signal onesixty_us_pulse_mux0001_inv3128_19919 : STD_LOGIC; 
  signal onesixty_us_pulse_mux0001_inv324_19920 : STD_LOGIC; 
  signal onesixty_us_pulse_mux0001_inv360_19921 : STD_LOGIC; 
  signal pll_mem_locked : STD_LOGIC; 
  signal pwr_float_capture1q_19925 : STD_LOGIC; 
  signal pwr_float_capture2q_19926 : STD_LOGIC; 
  signal pwr_float_capture3q_19927 : STD_LOGIC; 
  signal pwr_floatz_o_OBUF_19929 : STD_LOGIC; 
  signal reset_pb_capture1q_19953 : STD_LOGIC; 
  signal reset_pb_capture2q_19954 : STD_LOGIC; 
  signal reset_pb_capture3q_19955 : STD_LOGIC; 
  signal reset_pb_capture4q_19956 : STD_LOGIC; 
  signal rowad_o_0_OBUF_19968 : STD_LOGIC; 
  signal rowad_o_10_OBUF_19969 : STD_LOGIC; 
  signal rowad_o_1_OBUF_19970 : STD_LOGIC; 
  signal rowad_o_2_OBUF_19971 : STD_LOGIC; 
  signal rowad_o_3_OBUF_19972 : STD_LOGIC; 
  signal rowad_o_4_OBUF_19973 : STD_LOGIC; 
  signal rowad_o_5_OBUF_19974 : STD_LOGIC; 
  signal rowad_o_6_OBUF_19975 : STD_LOGIC; 
  signal rowad_o_7_OBUF_19976 : STD_LOGIC; 
  signal rowad_o_8_OBUF_19977 : STD_LOGIC; 
  signal rowad_o_9_OBUF_19978 : STD_LOGIC; 
  signal rowmd_o_0_OBUF_19981 : STD_LOGIC; 
  signal rowmd_o_1_OBUF_19982 : STD_LOGIC; 
  signal rst2blkz_o_OBUF_19984 : STD_LOGIC; 
  signal stepvcc_o_OBUF_19986 : STD_LOGIC; 
  signal trigger_miss : STD_LOGIC; 
  signal twenty_us_pulse_19988 : STD_LOGIC; 
  signal wdt_enablez_o_OBUF_19990 : STD_LOGIC; 
  signal NLW_i_appscore_mem_init_done_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_appcore_STEP_VCC_q_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appscore_num_patterns_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appsfpga_io_arst_gq_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appsfpga_io_in_dip_sw_i_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appsfpga_io_in_dip_sw_i_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appsfpga_io_in_dip_sw_i_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appsfpga_io_in_dip_sw_i_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appsfpga_io_in_dip_sw_i_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appsfpga_io_in_dip_sw_i_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_appsfpga_io_in_dip_sw_i_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_sys_SYNC_OUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_i_vio_mem_SYNC_OUT_0_UNCONNECTED : STD_LOGIC; 
  signal CONTROL0 : STD_LOGIC_VECTOR ( 35 downto 0 ); 
  signal CONTROL1 : STD_LOGIC_VECTOR ( 35 downto 0 ); 
  signal Mcount_debounce_delay_cnt_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal Mcount_debounce_delay_cnt_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Mcount_reset_delay_cnt_cy : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal Mcount_reset_delay_cnt_lut : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal appcore_blkad_q : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal appcore_dout_a_q : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal appcore_rowad_q : STD_LOGIC_VECTOR ( 10 downto 2 ); 
  signal appsfpga_io_reset_type_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal debounce_delay_cnt : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal debounced_dip_sw_iq : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal dip_sw_capture1q : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal dip_sw_capture2q : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal dip_sw_capture3q : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal in_dmd_type : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal in_dmd_type_q : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal pll_speed_info : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal reset_delay_cnt : STD_LOGIC_VECTOR ( 18 downto 0 ); 
begin
  XST_GND : GND
    port map (
      G => stepvcc_o_OBUF_19986
    );
  XST_VCC : VCC
    port map (
      P => finished_iv_o_OBUF_19869
    );
  in_dmd_type_0 : FDC
    port map (
      C => clk_g,
      CLR => io_pll_reset,
      D => dmd_type_i_0_IBUF_19728,
      Q => in_dmd_type(0)
    );
  in_dmd_type_1 : FDC
    port map (
      C => clk_g,
      CLR => io_pll_reset,
      D => dmd_type_i_1_IBUF_19729,
      Q => in_dmd_type(1)
    );
  in_dmd_type_2 : FDC
    port map (
      C => clk_g,
      CLR => io_pll_reset,
      D => dmd_type_i_2_IBUF_19730,
      Q => in_dmd_type(2)
    );
  in_dmd_type_3 : FDC
    port map (
      C => clk_g,
      CLR => io_pll_reset,
      D => dmd_type_i_3_IBUF_19731,
      Q => in_dmd_type(3)
    );
  debounced_logic_rstz : FDP
    port map (
      C => clk_i_IBUFG_19533,
      D => debounced_logic_rstz_mux0000,
      PRE => apps_testpt_1_OBUF_19470,
      Q => debounced_logic_rstz_19717
    );
  onesixty_us_pulse : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => onesixty_us_pulse_mux0001,
      Q => onesixty_us_pulse_19913
    );
  twenty_us_pulse : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => debounce_delay_cnt_not0001_19713,
      Q => twenty_us_pulse_19988
    );
  debounced_pwr_float_iq : FDP
    port map (
      C => clk_i_IBUFG_19533,
      D => debounced_pwr_float_iq_mux0000,
      PRE => apps_testpt_1_OBUF_19470,
      Q => debounced_pwr_float_iq_19719
    );
  in_dmd_type_q_0 : FDC
    port map (
      C => clk_g,
      CLR => io_pll_reset,
      D => in_dmd_type(0),
      Q => in_dmd_type_q(0)
    );
  in_dmd_type_q_1 : FDC
    port map (
      C => clk_g,
      CLR => io_pll_reset,
      D => in_dmd_type(1),
      Q => in_dmd_type_q(1)
    );
  in_dmd_type_q_2 : FDC
    port map (
      C => clk_g,
      CLR => io_pll_reset,
      D => in_dmd_type(2),
      Q => in_dmd_type_q(2)
    );
  in_dmd_type_q_3 : FDC
    port map (
      C => clk_g,
      CLR => io_pll_reset,
      D => in_dmd_type(3),
      Q => in_dmd_type_q(3)
    );
  dip_sw_capture1q_7 : FDCE
    port map (
      C => clk_i_IBUFG_19533,
      CE => twenty_us_pulse_19988,
      CLR => apps_testpt_1_OBUF_19470,
      D => in_dip_sw_i_7_IBUF_19887,
      Q => dip_sw_capture1q(7)
    );
  reset_pb_capture1q : FDPE
    port map (
      C => clk_i_IBUFG_19533,
      CE => onesixty_us_pulse_19913,
      D => apps_logic_rstn_IBUF_19429,
      PRE => apps_testpt_1_OBUF_19470,
      Q => reset_pb_capture1q_19953
    );
  pwr_float_capture1q : FDPE
    port map (
      C => clk_i_IBUFG_19533,
      CE => twenty_us_pulse_19988,
      D => in_pb_sw_i_IBUF_19899,
      PRE => apps_testpt_1_OBUF_19470,
      Q => pwr_float_capture1q_19925
    );
  reset_pb_capture2q : FDPE
    port map (
      C => clk_i_IBUFG_19533,
      CE => onesixty_us_pulse_19913,
      D => reset_pb_capture1q_19953,
      PRE => apps_testpt_1_OBUF_19470,
      Q => reset_pb_capture2q_19954
    );
  dip_sw_capture2q_7 : FDCE
    port map (
      C => clk_i_IBUFG_19533,
      CE => twenty_us_pulse_19988,
      CLR => apps_testpt_1_OBUF_19470,
      D => dip_sw_capture1q(7),
      Q => dip_sw_capture2q(7)
    );
  pwr_float_capture2q : FDPE
    port map (
      C => clk_i_IBUFG_19533,
      CE => twenty_us_pulse_19988,
      D => pwr_float_capture1q_19925,
      PRE => apps_testpt_1_OBUF_19470,
      Q => pwr_float_capture2q_19926
    );
  reset_pb_capture3q : FDPE
    port map (
      C => clk_i_IBUFG_19533,
      CE => onesixty_us_pulse_19913,
      D => reset_pb_capture2q_19954,
      PRE => apps_testpt_1_OBUF_19470,
      Q => reset_pb_capture3q_19955
    );
  pwr_float_capture3q : FDPE
    port map (
      C => clk_i_IBUFG_19533,
      CE => twenty_us_pulse_19988,
      D => pwr_float_capture2q_19926,
      PRE => apps_testpt_1_OBUF_19470,
      Q => pwr_float_capture3q_19927
    );
  dip_sw_capture3q_7 : FDCE
    port map (
      C => clk_i_IBUFG_19533,
      CE => twenty_us_pulse_19988,
      CLR => apps_testpt_1_OBUF_19470,
      D => dip_sw_capture2q(7),
      Q => dip_sw_capture3q(7)
    );
  reset_pb_capture4q : FDPE
    port map (
      C => clk_i_IBUFG_19533,
      CE => onesixty_us_pulse_19913,
      D => reset_pb_capture3q_19955,
      PRE => apps_testpt_1_OBUF_19470,
      Q => reset_pb_capture4q_19956
    );
  Mcount_debounce_delay_cnt_cy_0_Q : MUXCY
    port map (
      CI => debounce_delay_cnt_not0001_inv,
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_debounce_delay_cnt_lut(0),
      O => Mcount_debounce_delay_cnt_cy(0)
    );
  Mcount_debounce_delay_cnt_xor_0_Q : XORCY
    port map (
      CI => debounce_delay_cnt_not0001_inv,
      LI => Mcount_debounce_delay_cnt_lut(0),
      O => Mcount_debounce_delay_cnt
    );
  Mcount_debounce_delay_cnt_cy_1_Q : MUXCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(0),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_debounce_delay_cnt_lut(1),
      O => Mcount_debounce_delay_cnt_cy(1)
    );
  Mcount_debounce_delay_cnt_xor_1_Q : XORCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(0),
      LI => Mcount_debounce_delay_cnt_lut(1),
      O => Mcount_debounce_delay_cnt1
    );
  Mcount_debounce_delay_cnt_lut_2_Q : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => debounce_delay_cnt_not0001_19713,
      I1 => debounce_delay_cnt(2),
      I2 => stepvcc_o_OBUF_19986,
      O => Mcount_debounce_delay_cnt_lut(2)
    );
  Mcount_debounce_delay_cnt_cy_2_Q : MUXCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(1),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_debounce_delay_cnt_lut(2),
      O => Mcount_debounce_delay_cnt_cy(2)
    );
  Mcount_debounce_delay_cnt_xor_2_Q : XORCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(1),
      LI => Mcount_debounce_delay_cnt_lut(2),
      O => Mcount_debounce_delay_cnt2
    );
  Mcount_debounce_delay_cnt_lut_3_Q : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => debounce_delay_cnt_not0001_19713,
      I1 => debounce_delay_cnt(3),
      I2 => stepvcc_o_OBUF_19986,
      O => Mcount_debounce_delay_cnt_lut(3)
    );
  Mcount_debounce_delay_cnt_cy_3_Q : MUXCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(2),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_debounce_delay_cnt_lut(3),
      O => Mcount_debounce_delay_cnt_cy(3)
    );
  Mcount_debounce_delay_cnt_xor_3_Q : XORCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(2),
      LI => Mcount_debounce_delay_cnt_lut(3),
      O => Mcount_debounce_delay_cnt3
    );
  Mcount_debounce_delay_cnt_lut_4_Q : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => debounce_delay_cnt_not0001_19713,
      I1 => debounce_delay_cnt(4),
      I2 => stepvcc_o_OBUF_19986,
      O => Mcount_debounce_delay_cnt_lut(4)
    );
  Mcount_debounce_delay_cnt_cy_4_Q : MUXCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(3),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_debounce_delay_cnt_lut(4),
      O => Mcount_debounce_delay_cnt_cy(4)
    );
  Mcount_debounce_delay_cnt_xor_4_Q : XORCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(3),
      LI => Mcount_debounce_delay_cnt_lut(4),
      O => Mcount_debounce_delay_cnt4
    );
  Mcount_debounce_delay_cnt_cy_5_Q : MUXCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(4),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_debounce_delay_cnt_lut(5),
      O => Mcount_debounce_delay_cnt_cy(5)
    );
  Mcount_debounce_delay_cnt_xor_5_Q : XORCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(4),
      LI => Mcount_debounce_delay_cnt_lut(5),
      O => Mcount_debounce_delay_cnt5
    );
  Mcount_debounce_delay_cnt_cy_6_Q : MUXCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(5),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_debounce_delay_cnt_lut(6),
      O => Mcount_debounce_delay_cnt_cy(6)
    );
  Mcount_debounce_delay_cnt_xor_6_Q : XORCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(5),
      LI => Mcount_debounce_delay_cnt_lut(6),
      O => Mcount_debounce_delay_cnt6
    );
  Mcount_debounce_delay_cnt_cy_7_Q : MUXCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(6),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_debounce_delay_cnt_lut(7),
      O => Mcount_debounce_delay_cnt_cy(7)
    );
  Mcount_debounce_delay_cnt_xor_7_Q : XORCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(6),
      LI => Mcount_debounce_delay_cnt_lut(7),
      O => Mcount_debounce_delay_cnt7
    );
  Mcount_debounce_delay_cnt_lut_8_Q : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => debounce_delay_cnt_not0001_19713,
      I1 => debounce_delay_cnt(8),
      I2 => stepvcc_o_OBUF_19986,
      O => Mcount_debounce_delay_cnt_lut(8)
    );
  Mcount_debounce_delay_cnt_cy_8_Q : MUXCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(7),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_debounce_delay_cnt_lut(8),
      O => Mcount_debounce_delay_cnt_cy(8)
    );
  Mcount_debounce_delay_cnt_xor_8_Q : XORCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(7),
      LI => Mcount_debounce_delay_cnt_lut(8),
      O => Mcount_debounce_delay_cnt8
    );
  Mcount_debounce_delay_cnt_lut_9_Q : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => debounce_delay_cnt_not0001_19713,
      I1 => debounce_delay_cnt(9),
      I2 => stepvcc_o_OBUF_19986,
      O => Mcount_debounce_delay_cnt_lut(9)
    );
  Mcount_debounce_delay_cnt_xor_9_Q : XORCY
    port map (
      CI => Mcount_debounce_delay_cnt_cy(8),
      LI => Mcount_debounce_delay_cnt_lut(9),
      O => Mcount_debounce_delay_cnt9
    );
  Mcount_reset_delay_cnt_cy_0_Q : MUXCY
    port map (
      CI => onesixty_us_pulse_mux0001_inv,
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(0),
      O => Mcount_reset_delay_cnt_cy(0)
    );
  Mcount_reset_delay_cnt_xor_0_Q : XORCY
    port map (
      CI => onesixty_us_pulse_mux0001_inv,
      LI => Mcount_reset_delay_cnt_lut(0),
      O => Mcount_reset_delay_cnt
    );
  Mcount_reset_delay_cnt_cy_1_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(0),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(1),
      O => Mcount_reset_delay_cnt_cy(1)
    );
  Mcount_reset_delay_cnt_xor_1_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(0),
      LI => Mcount_reset_delay_cnt_lut(1),
      O => Mcount_reset_delay_cnt1
    );
  Mcount_reset_delay_cnt_cy_2_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(1),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(2),
      O => Mcount_reset_delay_cnt_cy(2)
    );
  Mcount_reset_delay_cnt_xor_2_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(1),
      LI => Mcount_reset_delay_cnt_lut(2),
      O => Mcount_reset_delay_cnt2
    );
  Mcount_reset_delay_cnt_cy_3_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(2),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(3),
      O => Mcount_reset_delay_cnt_cy(3)
    );
  Mcount_reset_delay_cnt_xor_3_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(2),
      LI => Mcount_reset_delay_cnt_lut(3),
      O => Mcount_reset_delay_cnt3
    );
  Mcount_reset_delay_cnt_cy_4_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(3),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(4),
      O => Mcount_reset_delay_cnt_cy(4)
    );
  Mcount_reset_delay_cnt_xor_4_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(3),
      LI => Mcount_reset_delay_cnt_lut(4),
      O => Mcount_reset_delay_cnt4
    );
  Mcount_reset_delay_cnt_cy_5_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(4),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(5),
      O => Mcount_reset_delay_cnt_cy(5)
    );
  Mcount_reset_delay_cnt_xor_5_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(4),
      LI => Mcount_reset_delay_cnt_lut(5),
      O => Mcount_reset_delay_cnt5
    );
  Mcount_reset_delay_cnt_cy_6_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(5),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(6),
      O => Mcount_reset_delay_cnt_cy(6)
    );
  Mcount_reset_delay_cnt_xor_6_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(5),
      LI => Mcount_reset_delay_cnt_lut(6),
      O => Mcount_reset_delay_cnt6
    );
  Mcount_reset_delay_cnt_cy_7_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(6),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(7),
      O => Mcount_reset_delay_cnt_cy(7)
    );
  Mcount_reset_delay_cnt_xor_7_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(6),
      LI => Mcount_reset_delay_cnt_lut(7),
      O => Mcount_reset_delay_cnt7
    );
  Mcount_reset_delay_cnt_cy_8_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(7),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(8),
      O => Mcount_reset_delay_cnt_cy(8)
    );
  Mcount_reset_delay_cnt_xor_8_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(7),
      LI => Mcount_reset_delay_cnt_lut(8),
      O => Mcount_reset_delay_cnt8
    );
  Mcount_reset_delay_cnt_cy_9_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(8),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(9),
      O => Mcount_reset_delay_cnt_cy(9)
    );
  Mcount_reset_delay_cnt_xor_9_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(8),
      LI => Mcount_reset_delay_cnt_lut(9),
      O => Mcount_reset_delay_cnt9
    );
  Mcount_reset_delay_cnt_cy_10_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(9),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(10),
      O => Mcount_reset_delay_cnt_cy(10)
    );
  Mcount_reset_delay_cnt_xor_10_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(9),
      LI => Mcount_reset_delay_cnt_lut(10),
      O => Mcount_reset_delay_cnt10
    );
  Mcount_reset_delay_cnt_cy_11_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(10),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(11),
      O => Mcount_reset_delay_cnt_cy(11)
    );
  Mcount_reset_delay_cnt_xor_11_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(10),
      LI => Mcount_reset_delay_cnt_lut(11),
      O => Mcount_reset_delay_cnt11
    );
  Mcount_reset_delay_cnt_cy_12_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(11),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(12),
      O => Mcount_reset_delay_cnt_cy(12)
    );
  Mcount_reset_delay_cnt_xor_12_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(11),
      LI => Mcount_reset_delay_cnt_lut(12),
      O => Mcount_reset_delay_cnt12
    );
  Mcount_reset_delay_cnt_cy_13_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(12),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(13),
      O => Mcount_reset_delay_cnt_cy(13)
    );
  Mcount_reset_delay_cnt_xor_13_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(12),
      LI => Mcount_reset_delay_cnt_lut(13),
      O => Mcount_reset_delay_cnt13
    );
  Mcount_reset_delay_cnt_cy_14_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(13),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(14),
      O => Mcount_reset_delay_cnt_cy(14)
    );
  Mcount_reset_delay_cnt_xor_14_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(13),
      LI => Mcount_reset_delay_cnt_lut(14),
      O => Mcount_reset_delay_cnt14
    );
  Mcount_reset_delay_cnt_cy_15_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(14),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(15),
      O => Mcount_reset_delay_cnt_cy(15)
    );
  Mcount_reset_delay_cnt_xor_15_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(14),
      LI => Mcount_reset_delay_cnt_lut(15),
      O => Mcount_reset_delay_cnt15
    );
  Mcount_reset_delay_cnt_cy_16_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(15),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(16),
      O => Mcount_reset_delay_cnt_cy(16)
    );
  Mcount_reset_delay_cnt_xor_16_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(15),
      LI => Mcount_reset_delay_cnt_lut(16),
      O => Mcount_reset_delay_cnt16
    );
  Mcount_reset_delay_cnt_cy_17_Q : MUXCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(16),
      DI => stepvcc_o_OBUF_19986,
      S => Mcount_reset_delay_cnt_lut(17),
      O => Mcount_reset_delay_cnt_cy(17)
    );
  Mcount_reset_delay_cnt_xor_17_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(16),
      LI => Mcount_reset_delay_cnt_lut(17),
      O => Mcount_reset_delay_cnt17
    );
  Mcount_reset_delay_cnt_xor_18_Q : XORCY
    port map (
      CI => Mcount_reset_delay_cnt_cy(17),
      LI => Mcount_reset_delay_cnt_lut(18),
      O => Mcount_reset_delay_cnt18
    );
  reset_delay_cnt_0 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt,
      Q => reset_delay_cnt(0)
    );
  reset_delay_cnt_1 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt1,
      Q => reset_delay_cnt(1)
    );
  reset_delay_cnt_2 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt2,
      Q => reset_delay_cnt(2)
    );
  reset_delay_cnt_3 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt3,
      Q => reset_delay_cnt(3)
    );
  reset_delay_cnt_4 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt4,
      Q => reset_delay_cnt(4)
    );
  reset_delay_cnt_5 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt5,
      Q => reset_delay_cnt(5)
    );
  reset_delay_cnt_6 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt6,
      Q => reset_delay_cnt(6)
    );
  reset_delay_cnt_7 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt7,
      Q => reset_delay_cnt(7)
    );
  reset_delay_cnt_8 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt8,
      Q => reset_delay_cnt(8)
    );
  reset_delay_cnt_9 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt9,
      Q => reset_delay_cnt(9)
    );
  reset_delay_cnt_10 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt10,
      Q => reset_delay_cnt(10)
    );
  reset_delay_cnt_11 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt11,
      Q => reset_delay_cnt(11)
    );
  reset_delay_cnt_12 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt12,
      Q => reset_delay_cnt(12)
    );
  reset_delay_cnt_13 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt13,
      Q => reset_delay_cnt(13)
    );
  reset_delay_cnt_14 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt14,
      Q => reset_delay_cnt(14)
    );
  reset_delay_cnt_15 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt15,
      Q => reset_delay_cnt(15)
    );
  reset_delay_cnt_16 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt16,
      Q => reset_delay_cnt(16)
    );
  reset_delay_cnt_17 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt17,
      Q => reset_delay_cnt(17)
    );
  reset_delay_cnt_18 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_reset_delay_cnt18,
      Q => reset_delay_cnt(18)
    );
  debounce_delay_cnt_0 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_debounce_delay_cnt,
      Q => debounce_delay_cnt(0)
    );
  debounce_delay_cnt_1 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_debounce_delay_cnt1,
      Q => debounce_delay_cnt(1)
    );
  debounce_delay_cnt_2 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_debounce_delay_cnt2,
      Q => debounce_delay_cnt(2)
    );
  debounce_delay_cnt_3 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_debounce_delay_cnt3,
      Q => debounce_delay_cnt(3)
    );
  debounce_delay_cnt_4 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_debounce_delay_cnt4,
      Q => debounce_delay_cnt(4)
    );
  debounce_delay_cnt_5 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_debounce_delay_cnt5,
      Q => debounce_delay_cnt(5)
    );
  debounce_delay_cnt_6 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_debounce_delay_cnt6,
      Q => debounce_delay_cnt(6)
    );
  debounce_delay_cnt_7 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_debounce_delay_cnt7,
      Q => debounce_delay_cnt(7)
    );
  debounce_delay_cnt_8 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_debounce_delay_cnt8,
      Q => debounce_delay_cnt(8)
    );
  debounce_delay_cnt_9 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => Mcount_debounce_delay_cnt9,
      Q => debounce_delay_cnt(9)
    );
  i_appsfpga_io : appsfpga_io
    port map (
      mem_clk0 => mem_clk0,
      init_active_gq => init_active_gq,
      appsfpga_io_STEP_VCC_enbl_q => appsfpga_io_STEP_VCC_enbl_q,
      in_pb_sw_i => debounced_pwr_float_iq_19719,
      mem_clk200 => mem_clk200,
      appsfpga_io_ns_flip_en_q => appsfpga_io_ns_flip_en_q,
      appsfpga_io_cnthalt_q => appsfpga_io_cnthalt_q,
      appsfpga_io_comp_data_en_q => appsfpga_io_comp_data_en_q,
      appcore_data_valid_q => apps_testpt_8_OBUF_19488,
      mem_clk2x90 => mem_clk2x90,
      pll_locked_rstz_gq => arstz_o_OBUF_19502,
      appsfpga_io_dvalid_an => dvalid_an_o,
      appsfpga_io_dvalid_ap => dvalid_ap_o,
      appsfpga_io_dvalid_bn => dvalid_bn_o,
      appsfpga_io_dvalid_bp => dvalid_bp_o,
      appsfpga_io_dvalid_cn => dvalid_cn_o,
      appsfpga_io_dvalid_cp => dvalid_cp_o,
      appsfpga_io_dvalid_dn => dvalid_dn_o,
      appsfpga_io_dvalid_dp => dvalid_dp_o,
      appsfpga_io_dclk_an => dclk_an_o,
      appsfpga_io_dclk_ap => dclk_ap_o,
      mem_clk2x => mem_clk2x,
      appsfpga_io_dclk_bn => dclk_bn_o,
      appsfpga_io_dclk_bp => dclk_bp_o,
      pwrgdz => io_pll_reset,
      appsfpga_io_WDT_enbl_q => appsfpga_io_WDT_enbl_q,
      in_init_active_i => in_init_active_i_IBUF_19897,
      appsfpga_io_dclk_cn => dclk_cn_o,
      appsfpga_io_dclk_cp => dclk_cp_o,
      appsfpga_io_dclk_dn => dclk_dn_o,
      appsfpga_io_dclk_dp => dclk_dp_o,
      clk_r_o => clk_r_o_OBUF_19536,
      clk_g => clk_g,
      clk_i => clk_i_IBUFG_19533,
      pll_mem_locked => pll_mem_locked,
      arst_gq => NLW_i_appsfpga_io_arst_gq_UNCONNECTED,
      appsfpga_io_float_q => appsfpga_io_float_q,
      appsfpga_io_rowaddrmode_q => appsfpga_io_rowaddrmode_q,
      appsfpga_io_pwr_floatz_q => appsfpga_io_pwr_floatz_q,
      appsfpga_io_rowmd_q(1) => rowmd_o_1_OBUF_19982,
      appsfpga_io_rowmd_q(0) => rowmd_o_0_OBUF_19981,
      pll_speed_info(1) => pll_speed_info(1),
      pll_speed_info(0) => pll_speed_info(0),
      appsfpga_io_reset_type_q(1) => appsfpga_io_reset_type_q(1),
      appsfpga_io_reset_type_q(0) => appsfpga_io_reset_type_q(0),
      appsfpga_io_rowad_q(10) => rowad_o_10_OBUF_19969,
      appsfpga_io_rowad_q(9) => rowad_o_9_OBUF_19978,
      appsfpga_io_rowad_q(8) => rowad_o_8_OBUF_19977,
      appsfpga_io_rowad_q(7) => rowad_o_7_OBUF_19976,
      appsfpga_io_rowad_q(6) => rowad_o_6_OBUF_19975,
      appsfpga_io_rowad_q(5) => rowad_o_5_OBUF_19974,
      appsfpga_io_rowad_q(4) => rowad_o_4_OBUF_19973,
      appsfpga_io_rowad_q(3) => rowad_o_3_OBUF_19972,
      appsfpga_io_rowad_q(2) => rowad_o_2_OBUF_19971,
      appsfpga_io_rowad_q(1) => rowad_o_1_OBUF_19970,
      appsfpga_io_rowad_q(0) => rowad_o_0_OBUF_19968,
      appsfpga_io_blkmd_q(1) => blkmd_o_1_OBUF_19530,
      appsfpga_io_blkmd_q(0) => blkmd_o_0_OBUF_19529,
      appsfpga_io_dout_an(15) => dout_an_o(15),
      appsfpga_io_dout_an(14) => dout_an_o(14),
      appsfpga_io_dout_an(13) => dout_an_o(13),
      appsfpga_io_dout_an(12) => dout_an_o(12),
      appsfpga_io_dout_an(11) => dout_an_o(11),
      appsfpga_io_dout_an(10) => dout_an_o(10),
      appsfpga_io_dout_an(9) => dout_an_o(9),
      appsfpga_io_dout_an(8) => dout_an_o(8),
      appsfpga_io_dout_an(7) => dout_an_o(7),
      appsfpga_io_dout_an(6) => dout_an_o(6),
      appsfpga_io_dout_an(5) => dout_an_o(5),
      appsfpga_io_dout_an(4) => dout_an_o(4),
      appsfpga_io_dout_an(3) => dout_an_o(3),
      appsfpga_io_dout_an(2) => dout_an_o(2),
      appsfpga_io_dout_an(1) => dout_an_o(1),
      appsfpga_io_dout_an(0) => dout_an_o(0),
      appsfpga_io_dout_ap(15) => dout_ap_o(15),
      appsfpga_io_dout_ap(14) => dout_ap_o(14),
      appsfpga_io_dout_ap(13) => dout_ap_o(13),
      appsfpga_io_dout_ap(12) => dout_ap_o(12),
      appsfpga_io_dout_ap(11) => dout_ap_o(11),
      appsfpga_io_dout_ap(10) => dout_ap_o(10),
      appsfpga_io_dout_ap(9) => dout_ap_o(9),
      appsfpga_io_dout_ap(8) => dout_ap_o(8),
      appsfpga_io_dout_ap(7) => dout_ap_o(7),
      appsfpga_io_dout_ap(6) => dout_ap_o(6),
      appsfpga_io_dout_ap(5) => dout_ap_o(5),
      appsfpga_io_dout_ap(4) => dout_ap_o(4),
      appsfpga_io_dout_ap(3) => dout_ap_o(3),
      appsfpga_io_dout_ap(2) => dout_ap_o(2),
      appsfpga_io_dout_ap(1) => dout_ap_o(1),
      appsfpga_io_dout_ap(0) => dout_ap_o(0),
      appsfpga_io_dout_bn(15) => dout_bn_o(15),
      appsfpga_io_dout_bn(14) => dout_bn_o(14),
      appsfpga_io_dout_bn(13) => dout_bn_o(13),
      appsfpga_io_dout_bn(12) => dout_bn_o(12),
      appsfpga_io_dout_bn(11) => dout_bn_o(11),
      appsfpga_io_dout_bn(10) => dout_bn_o(10),
      appsfpga_io_dout_bn(9) => dout_bn_o(9),
      appsfpga_io_dout_bn(8) => dout_bn_o(8),
      appsfpga_io_dout_bn(7) => dout_bn_o(7),
      appsfpga_io_dout_bn(6) => dout_bn_o(6),
      appsfpga_io_dout_bn(5) => dout_bn_o(5),
      appsfpga_io_dout_bn(4) => dout_bn_o(4),
      appsfpga_io_dout_bn(3) => dout_bn_o(3),
      appsfpga_io_dout_bn(2) => dout_bn_o(2),
      appsfpga_io_dout_bn(1) => dout_bn_o(1),
      appsfpga_io_dout_bn(0) => dout_bn_o(0),
      appsfpga_io_dout_bp(15) => dout_bp_o(15),
      appsfpga_io_dout_bp(14) => dout_bp_o(14),
      appsfpga_io_dout_bp(13) => dout_bp_o(13),
      appsfpga_io_dout_bp(12) => dout_bp_o(12),
      appsfpga_io_dout_bp(11) => dout_bp_o(11),
      appsfpga_io_dout_bp(10) => dout_bp_o(10),
      appsfpga_io_dout_bp(9) => dout_bp_o(9),
      appsfpga_io_dout_bp(8) => dout_bp_o(8),
      appsfpga_io_dout_bp(7) => dout_bp_o(7),
      appsfpga_io_dout_bp(6) => dout_bp_o(6),
      appsfpga_io_dout_bp(5) => dout_bp_o(5),
      appsfpga_io_dout_bp(4) => dout_bp_o(4),
      appsfpga_io_dout_bp(3) => dout_bp_o(3),
      appsfpga_io_dout_bp(2) => dout_bp_o(2),
      appsfpga_io_dout_bp(1) => dout_bp_o(1),
      appsfpga_io_dout_bp(0) => dout_bp_o(0),
      appsfpga_io_dout_cn(15) => dout_cn_o(15),
      appsfpga_io_dout_cn(14) => dout_cn_o(14),
      appsfpga_io_dout_cn(13) => dout_cn_o(13),
      appsfpga_io_dout_cn(12) => dout_cn_o(12),
      appsfpga_io_dout_cn(11) => dout_cn_o(11),
      appsfpga_io_dout_cn(10) => dout_cn_o(10),
      appsfpga_io_dout_cn(9) => dout_cn_o(9),
      appsfpga_io_dout_cn(8) => dout_cn_o(8),
      appsfpga_io_dout_cn(7) => dout_cn_o(7),
      appsfpga_io_dout_cn(6) => dout_cn_o(6),
      appsfpga_io_dout_cn(5) => dout_cn_o(5),
      appsfpga_io_dout_cn(4) => dout_cn_o(4),
      appsfpga_io_dout_cn(3) => dout_cn_o(3),
      appsfpga_io_dout_cn(2) => dout_cn_o(2),
      appsfpga_io_dout_cn(1) => dout_cn_o(1),
      appsfpga_io_dout_cn(0) => dout_cn_o(0),
      appsfpga_io_dout_cp(15) => dout_cp_o(15),
      appsfpga_io_dout_cp(14) => dout_cp_o(14),
      appsfpga_io_dout_cp(13) => dout_cp_o(13),
      appsfpga_io_dout_cp(12) => dout_cp_o(12),
      appsfpga_io_dout_cp(11) => dout_cp_o(11),
      appsfpga_io_dout_cp(10) => dout_cp_o(10),
      appsfpga_io_dout_cp(9) => dout_cp_o(9),
      appsfpga_io_dout_cp(8) => dout_cp_o(8),
      appsfpga_io_dout_cp(7) => dout_cp_o(7),
      appsfpga_io_dout_cp(6) => dout_cp_o(6),
      appsfpga_io_dout_cp(5) => dout_cp_o(5),
      appsfpga_io_dout_cp(4) => dout_cp_o(4),
      appsfpga_io_dout_cp(3) => dout_cp_o(3),
      appsfpga_io_dout_cp(2) => dout_cp_o(2),
      appsfpga_io_dout_cp(1) => dout_cp_o(1),
      appsfpga_io_dout_cp(0) => dout_cp_o(0),
      appsfpga_io_dout_dn(15) => dout_dn_o(15),
      appsfpga_io_dout_dn(14) => dout_dn_o(14),
      appsfpga_io_dout_dn(13) => dout_dn_o(13),
      appsfpga_io_dout_dn(12) => dout_dn_o(12),
      appsfpga_io_dout_dn(11) => dout_dn_o(11),
      appsfpga_io_dout_dn(10) => dout_dn_o(10),
      appsfpga_io_dout_dn(9) => dout_dn_o(9),
      appsfpga_io_dout_dn(8) => dout_dn_o(8),
      appsfpga_io_dout_dn(7) => dout_dn_o(7),
      appsfpga_io_dout_dn(6) => dout_dn_o(6),
      appsfpga_io_dout_dn(5) => dout_dn_o(5),
      appsfpga_io_dout_dn(4) => dout_dn_o(4),
      appsfpga_io_dout_dn(3) => dout_dn_o(3),
      appsfpga_io_dout_dn(2) => dout_dn_o(2),
      appsfpga_io_dout_dn(1) => dout_dn_o(1),
      appsfpga_io_dout_dn(0) => dout_dn_o(0),
      appsfpga_io_dout_dp(15) => dout_dp_o(15),
      appsfpga_io_dout_dp(14) => dout_dp_o(14),
      appsfpga_io_dout_dp(13) => dout_dp_o(13),
      appsfpga_io_dout_dp(12) => dout_dp_o(12),
      appsfpga_io_dout_dp(11) => dout_dp_o(11),
      appsfpga_io_dout_dp(10) => dout_dp_o(10),
      appsfpga_io_dout_dp(9) => dout_dp_o(9),
      appsfpga_io_dout_dp(8) => dout_dp_o(8),
      appsfpga_io_dout_dp(7) => dout_dp_o(7),
      appsfpga_io_dout_dp(6) => dout_dp_o(6),
      appsfpga_io_dout_dp(5) => dout_dp_o(5),
      appsfpga_io_dout_dp(4) => dout_dp_o(4),
      appsfpga_io_dout_dp(3) => dout_dp_o(3),
      appsfpga_io_dout_dp(2) => dout_dp_o(2),
      appsfpga_io_dout_dp(1) => dout_dp_o(1),
      appsfpga_io_dout_dp(0) => dout_dp_o(0),
      appsfpga_io_blkad_q(3) => blkad_o_3_OBUF_19526,
      appsfpga_io_blkad_q(2) => blkad_o_2_OBUF_19525,
      appsfpga_io_blkad_q(1) => blkad_o_1_OBUF_19524,
      appsfpga_io_blkad_q(0) => blkad_o_0_OBUF_19523,
      appcore_dout_a_q(63) => appcore_dout_a_q(63),
      appcore_dout_a_q(62) => appcore_dout_a_q(62),
      appcore_dout_a_q(61) => appcore_dout_a_q(61),
      appcore_dout_a_q(60) => appcore_dout_a_q(60),
      appcore_dout_a_q(59) => appcore_dout_a_q(59),
      appcore_dout_a_q(58) => appcore_dout_a_q(58),
      appcore_dout_a_q(57) => appcore_dout_a_q(57),
      appcore_dout_a_q(56) => appcore_dout_a_q(56),
      appcore_dout_a_q(55) => appcore_dout_a_q(55),
      appcore_dout_a_q(54) => appcore_dout_a_q(54),
      appcore_dout_a_q(53) => appcore_dout_a_q(53),
      appcore_dout_a_q(52) => appcore_dout_a_q(52),
      appcore_dout_a_q(51) => appcore_dout_a_q(51),
      appcore_dout_a_q(50) => appcore_dout_a_q(50),
      appcore_dout_a_q(49) => appcore_dout_a_q(49),
      appcore_dout_a_q(48) => appcore_dout_a_q(48),
      appcore_dout_a_q(47) => appcore_dout_a_q(47),
      appcore_dout_a_q(46) => appcore_dout_a_q(46),
      appcore_dout_a_q(45) => appcore_dout_a_q(45),
      appcore_dout_a_q(44) => appcore_dout_a_q(44),
      appcore_dout_a_q(43) => appcore_dout_a_q(43),
      appcore_dout_a_q(42) => appcore_dout_a_q(42),
      appcore_dout_a_q(41) => appcore_dout_a_q(41),
      appcore_dout_a_q(40) => appcore_dout_a_q(40),
      appcore_dout_a_q(39) => appcore_dout_a_q(39),
      appcore_dout_a_q(38) => appcore_dout_a_q(38),
      appcore_dout_a_q(37) => appcore_dout_a_q(37),
      appcore_dout_a_q(36) => appcore_dout_a_q(36),
      appcore_dout_a_q(35) => appcore_dout_a_q(35),
      appcore_dout_a_q(34) => appcore_dout_a_q(34),
      appcore_dout_a_q(33) => appcore_dout_a_q(33),
      appcore_dout_a_q(32) => appcore_dout_a_q(32),
      appcore_dout_a_q(31) => appcore_dout_a_q(31),
      appcore_dout_a_q(30) => appcore_dout_a_q(30),
      appcore_dout_a_q(29) => appcore_dout_a_q(29),
      appcore_dout_a_q(28) => appcore_dout_a_q(28),
      appcore_dout_a_q(27) => appcore_dout_a_q(27),
      appcore_dout_a_q(26) => appcore_dout_a_q(26),
      appcore_dout_a_q(25) => appcore_dout_a_q(25),
      appcore_dout_a_q(24) => appcore_dout_a_q(24),
      appcore_dout_a_q(23) => appcore_dout_a_q(23),
      appcore_dout_a_q(22) => appcore_dout_a_q(22),
      appcore_dout_a_q(21) => appcore_dout_a_q(21),
      appcore_dout_a_q(20) => appcore_dout_a_q(20),
      appcore_dout_a_q(19) => appcore_dout_a_q(19),
      appcore_dout_a_q(18) => appcore_dout_a_q(18),
      appcore_dout_a_q(17) => appcore_dout_a_q(17),
      appcore_dout_a_q(16) => appcore_dout_a_q(16),
      appcore_dout_a_q(15) => appcore_dout_a_q(15),
      appcore_dout_a_q(14) => appcore_dout_a_q(14),
      appcore_dout_a_q(13) => appcore_dout_a_q(13),
      appcore_dout_a_q(12) => appcore_dout_a_q(12),
      appcore_dout_a_q(11) => appcore_dout_a_q(11),
      appcore_dout_a_q(10) => appcore_dout_a_q(10),
      appcore_dout_a_q(9) => appcore_dout_a_q(9),
      appcore_dout_a_q(8) => appcore_dout_a_q(8),
      appcore_dout_a_q(7) => appcore_dout_a_q(7),
      appcore_dout_a_q(6) => appcore_dout_a_q(6),
      appcore_dout_a_q(5) => appcore_dout_a_q(5),
      appcore_dout_a_q(4) => appcore_dout_a_q(4),
      appcore_dout_a_q(3) => appcore_dout_a_q(3),
      appcore_dout_a_q(2) => appcore_dout_a_q(2),
      appcore_dout_a_q(1) => appcore_dout_a_q(1),
      appcore_dout_a_q(0) => appcore_dout_a_q(0),
      appcore_dout_b_q(63) => apps_testpt_9_OBUF_19489,
      appcore_dout_b_q(62) => appcore_dout_b_q_62_Q,
      appcore_dout_b_q(61) => appcore_dout_b_q_61_Q,
      appcore_dout_b_q(60) => appcore_dout_b_q_60_Q,
      appcore_dout_b_q(59) => appcore_dout_b_q_59_Q,
      appcore_dout_b_q(58) => appcore_dout_b_q_58_Q,
      appcore_dout_b_q(57) => appcore_dout_b_q_57_Q,
      appcore_dout_b_q(56) => appcore_dout_b_q_56_Q,
      appcore_dout_b_q(55) => appcore_dout_b_q_55_Q,
      appcore_dout_b_q(54) => appcore_dout_b_q_54_Q,
      appcore_dout_b_q(53) => appcore_dout_b_q_53_Q,
      appcore_dout_b_q(52) => appcore_dout_b_q_52_Q,
      appcore_dout_b_q(51) => appcore_dout_b_q_51_Q,
      appcore_dout_b_q(50) => appcore_dout_b_q_50_Q,
      appcore_dout_b_q(49) => appcore_dout_b_q_49_Q,
      appcore_dout_b_q(48) => appcore_dout_b_q_48_Q,
      appcore_dout_b_q(47) => apps_testpt_10_OBUF_19462,
      appcore_dout_b_q(46) => appcore_dout_b_q_46_Q,
      appcore_dout_b_q(45) => appcore_dout_b_q_45_Q,
      appcore_dout_b_q(44) => appcore_dout_b_q_44_Q,
      appcore_dout_b_q(43) => appcore_dout_b_q_43_Q,
      appcore_dout_b_q(42) => appcore_dout_b_q_42_Q,
      appcore_dout_b_q(41) => appcore_dout_b_q_41_Q,
      appcore_dout_b_q(40) => appcore_dout_b_q_40_Q,
      appcore_dout_b_q(39) => appcore_dout_b_q_39_Q,
      appcore_dout_b_q(38) => appcore_dout_b_q_38_Q,
      appcore_dout_b_q(37) => appcore_dout_b_q_37_Q,
      appcore_dout_b_q(36) => appcore_dout_b_q_36_Q,
      appcore_dout_b_q(35) => appcore_dout_b_q_35_Q,
      appcore_dout_b_q(34) => appcore_dout_b_q_34_Q,
      appcore_dout_b_q(33) => appcore_dout_b_q_33_Q,
      appcore_dout_b_q(32) => appcore_dout_b_q_32_Q,
      appcore_dout_b_q(31) => apps_testpt_11_OBUF_19463,
      appcore_dout_b_q(30) => appcore_dout_b_q_30_Q,
      appcore_dout_b_q(29) => appcore_dout_b_q_29_Q,
      appcore_dout_b_q(28) => appcore_dout_b_q_28_Q,
      appcore_dout_b_q(27) => appcore_dout_b_q_27_Q,
      appcore_dout_b_q(26) => appcore_dout_b_q_26_Q,
      appcore_dout_b_q(25) => appcore_dout_b_q_25_Q,
      appcore_dout_b_q(24) => appcore_dout_b_q_24_Q,
      appcore_dout_b_q(23) => appcore_dout_b_q_23_Q,
      appcore_dout_b_q(22) => appcore_dout_b_q_22_Q,
      appcore_dout_b_q(21) => appcore_dout_b_q_21_Q,
      appcore_dout_b_q(20) => appcore_dout_b_q_20_Q,
      appcore_dout_b_q(19) => appcore_dout_b_q_19_Q,
      appcore_dout_b_q(18) => appcore_dout_b_q_18_Q,
      appcore_dout_b_q(17) => appcore_dout_b_q_17_Q,
      appcore_dout_b_q(16) => appcore_dout_b_q_16_Q,
      appcore_dout_b_q(15) => apps_testpt_12_OBUF_19464,
      appcore_dout_b_q(14) => appcore_dout_b_q_14_Q,
      appcore_dout_b_q(13) => appcore_dout_b_q_13_Q,
      appcore_dout_b_q(12) => appcore_dout_b_q_12_Q,
      appcore_dout_b_q(11) => appcore_dout_b_q_11_Q,
      appcore_dout_b_q(10) => appcore_dout_b_q_10_Q,
      appcore_dout_b_q(9) => appcore_dout_b_q_9_Q,
      appcore_dout_b_q(8) => appcore_dout_b_q_8_Q,
      appcore_dout_b_q(7) => appcore_dout_b_q_7_Q,
      appcore_dout_b_q(6) => appcore_dout_b_q_6_Q,
      appcore_dout_b_q(5) => appcore_dout_b_q_5_Q,
      appcore_dout_b_q(4) => appcore_dout_b_q_4_Q,
      appcore_dout_b_q(3) => appcore_dout_b_q_3_Q,
      appcore_dout_b_q(2) => appcore_dout_b_q_2_Q,
      appcore_dout_b_q(1) => appcore_dout_b_q_1_Q,
      appcore_dout_b_q(0) => appcore_dout_b_q_0_Q,
      appcore_rowmd_q(1) => apps_testpt_28_OBUF_19479,
      appcore_rowmd_q(0) => apps_testpt_27_OBUF_19478,
      appcore_dout_c_q(63) => appcore_dout_c_q_63_Q,
      appcore_dout_c_q(62) => appcore_dout_c_q_62_Q,
      appcore_dout_c_q(61) => appcore_dout_c_q_61_Q,
      appcore_dout_c_q(60) => appcore_dout_c_q_60_Q,
      appcore_dout_c_q(59) => appcore_dout_c_q_59_Q,
      appcore_dout_c_q(58) => appcore_dout_c_q_58_Q,
      appcore_dout_c_q(57) => appcore_dout_c_q_57_Q,
      appcore_dout_c_q(56) => appcore_dout_c_q_56_Q,
      appcore_dout_c_q(55) => appcore_dout_c_q_55_Q,
      appcore_dout_c_q(54) => appcore_dout_c_q_54_Q,
      appcore_dout_c_q(53) => appcore_dout_c_q_53_Q,
      appcore_dout_c_q(52) => appcore_dout_c_q_52_Q,
      appcore_dout_c_q(51) => appcore_dout_c_q_51_Q,
      appcore_dout_c_q(50) => appcore_dout_c_q_50_Q,
      appcore_dout_c_q(49) => appcore_dout_c_q_49_Q,
      appcore_dout_c_q(48) => apps_testpt_14_OBUF_19465,
      appcore_dout_c_q(47) => appcore_dout_c_q_47_Q,
      appcore_dout_c_q(46) => appcore_dout_c_q_46_Q,
      appcore_dout_c_q(45) => appcore_dout_c_q_45_Q,
      appcore_dout_c_q(44) => appcore_dout_c_q_44_Q,
      appcore_dout_c_q(43) => appcore_dout_c_q_43_Q,
      appcore_dout_c_q(42) => appcore_dout_c_q_42_Q,
      appcore_dout_c_q(41) => appcore_dout_c_q_41_Q,
      appcore_dout_c_q(40) => appcore_dout_c_q_40_Q,
      appcore_dout_c_q(39) => appcore_dout_c_q_39_Q,
      appcore_dout_c_q(38) => appcore_dout_c_q_38_Q,
      appcore_dout_c_q(37) => appcore_dout_c_q_37_Q,
      appcore_dout_c_q(36) => appcore_dout_c_q_36_Q,
      appcore_dout_c_q(35) => appcore_dout_c_q_35_Q,
      appcore_dout_c_q(34) => appcore_dout_c_q_34_Q,
      appcore_dout_c_q(33) => appcore_dout_c_q_33_Q,
      appcore_dout_c_q(32) => apps_testpt_15_OBUF_19466,
      appcore_dout_c_q(31) => appcore_dout_c_q_31_Q,
      appcore_dout_c_q(30) => appcore_dout_c_q_30_Q,
      appcore_dout_c_q(29) => appcore_dout_c_q_29_Q,
      appcore_dout_c_q(28) => appcore_dout_c_q_28_Q,
      appcore_dout_c_q(27) => appcore_dout_c_q_27_Q,
      appcore_dout_c_q(26) => appcore_dout_c_q_26_Q,
      appcore_dout_c_q(25) => appcore_dout_c_q_25_Q,
      appcore_dout_c_q(24) => appcore_dout_c_q_24_Q,
      appcore_dout_c_q(23) => appcore_dout_c_q_23_Q,
      appcore_dout_c_q(22) => appcore_dout_c_q_22_Q,
      appcore_dout_c_q(21) => appcore_dout_c_q_21_Q,
      appcore_dout_c_q(20) => appcore_dout_c_q_20_Q,
      appcore_dout_c_q(19) => appcore_dout_c_q_19_Q,
      appcore_dout_c_q(18) => appcore_dout_c_q_18_Q,
      appcore_dout_c_q(17) => appcore_dout_c_q_17_Q,
      appcore_dout_c_q(16) => apps_testpt_16_OBUF_19467,
      appcore_dout_c_q(15) => appcore_dout_c_q_15_Q,
      appcore_dout_c_q(14) => appcore_dout_c_q_14_Q,
      appcore_dout_c_q(13) => appcore_dout_c_q_13_Q,
      appcore_dout_c_q(12) => appcore_dout_c_q_12_Q,
      appcore_dout_c_q(11) => appcore_dout_c_q_11_Q,
      appcore_dout_c_q(10) => appcore_dout_c_q_10_Q,
      appcore_dout_c_q(9) => appcore_dout_c_q_9_Q,
      appcore_dout_c_q(8) => appcore_dout_c_q_8_Q,
      appcore_dout_c_q(7) => appcore_dout_c_q_7_Q,
      appcore_dout_c_q(6) => appcore_dout_c_q_6_Q,
      appcore_dout_c_q(5) => appcore_dout_c_q_5_Q,
      appcore_dout_c_q(4) => appcore_dout_c_q_4_Q,
      appcore_dout_c_q(3) => appcore_dout_c_q_3_Q,
      appcore_dout_c_q(2) => appcore_dout_c_q_2_Q,
      appcore_dout_c_q(1) => appcore_dout_c_q_1_Q,
      appcore_dout_c_q(0) => apps_testpt_17_OBUF_19468,
      appcore_dout_d_q(63) => apps_testpt_19_OBUF_19469,
      appcore_dout_d_q(62) => appcore_dout_d_q_62_Q,
      appcore_dout_d_q(61) => appcore_dout_d_q_61_Q,
      appcore_dout_d_q(60) => appcore_dout_d_q_60_Q,
      appcore_dout_d_q(59) => appcore_dout_d_q_59_Q,
      appcore_dout_d_q(58) => appcore_dout_d_q_58_Q,
      appcore_dout_d_q(57) => appcore_dout_d_q_57_Q,
      appcore_dout_d_q(56) => appcore_dout_d_q_56_Q,
      appcore_dout_d_q(55) => appcore_dout_d_q_55_Q,
      appcore_dout_d_q(54) => appcore_dout_d_q_54_Q,
      appcore_dout_d_q(53) => appcore_dout_d_q_53_Q,
      appcore_dout_d_q(52) => appcore_dout_d_q_52_Q,
      appcore_dout_d_q(51) => appcore_dout_d_q_51_Q,
      appcore_dout_d_q(50) => appcore_dout_d_q_50_Q,
      appcore_dout_d_q(49) => appcore_dout_d_q_49_Q,
      appcore_dout_d_q(48) => appcore_dout_d_q_48_Q,
      appcore_dout_d_q(47) => apps_testpt_20_OBUF_19471,
      appcore_dout_d_q(46) => appcore_dout_d_q_46_Q,
      appcore_dout_d_q(45) => appcore_dout_d_q_45_Q,
      appcore_dout_d_q(44) => appcore_dout_d_q_44_Q,
      appcore_dout_d_q(43) => appcore_dout_d_q_43_Q,
      appcore_dout_d_q(42) => appcore_dout_d_q_42_Q,
      appcore_dout_d_q(41) => appcore_dout_d_q_41_Q,
      appcore_dout_d_q(40) => appcore_dout_d_q_40_Q,
      appcore_dout_d_q(39) => appcore_dout_d_q_39_Q,
      appcore_dout_d_q(38) => appcore_dout_d_q_38_Q,
      appcore_dout_d_q(37) => appcore_dout_d_q_37_Q,
      appcore_dout_d_q(36) => appcore_dout_d_q_36_Q,
      appcore_dout_d_q(35) => appcore_dout_d_q_35_Q,
      appcore_dout_d_q(34) => appcore_dout_d_q_34_Q,
      appcore_dout_d_q(33) => appcore_dout_d_q_33_Q,
      appcore_dout_d_q(32) => appcore_dout_d_q_32_Q,
      appcore_dout_d_q(31) => apps_testpt_21_OBUF_19472,
      appcore_dout_d_q(30) => appcore_dout_d_q_30_Q,
      appcore_dout_d_q(29) => appcore_dout_d_q_29_Q,
      appcore_dout_d_q(28) => appcore_dout_d_q_28_Q,
      appcore_dout_d_q(27) => appcore_dout_d_q_27_Q,
      appcore_dout_d_q(26) => appcore_dout_d_q_26_Q,
      appcore_dout_d_q(25) => appcore_dout_d_q_25_Q,
      appcore_dout_d_q(24) => appcore_dout_d_q_24_Q,
      appcore_dout_d_q(23) => appcore_dout_d_q_23_Q,
      appcore_dout_d_q(22) => appcore_dout_d_q_22_Q,
      appcore_dout_d_q(21) => appcore_dout_d_q_21_Q,
      appcore_dout_d_q(20) => appcore_dout_d_q_20_Q,
      appcore_dout_d_q(19) => appcore_dout_d_q_19_Q,
      appcore_dout_d_q(18) => appcore_dout_d_q_18_Q,
      appcore_dout_d_q(17) => appcore_dout_d_q_17_Q,
      appcore_dout_d_q(16) => appcore_dout_d_q_16_Q,
      appcore_dout_d_q(15) => apps_testpt_22_OBUF_19473,
      appcore_dout_d_q(14) => appcore_dout_d_q_14_Q,
      appcore_dout_d_q(13) => appcore_dout_d_q_13_Q,
      appcore_dout_d_q(12) => appcore_dout_d_q_12_Q,
      appcore_dout_d_q(11) => appcore_dout_d_q_11_Q,
      appcore_dout_d_q(10) => appcore_dout_d_q_10_Q,
      appcore_dout_d_q(9) => appcore_dout_d_q_9_Q,
      appcore_dout_d_q(8) => appcore_dout_d_q_8_Q,
      appcore_dout_d_q(7) => appcore_dout_d_q_7_Q,
      appcore_dout_d_q(6) => appcore_dout_d_q_6_Q,
      appcore_dout_d_q(5) => appcore_dout_d_q_5_Q,
      appcore_dout_d_q(4) => appcore_dout_d_q_4_Q,
      appcore_dout_d_q(3) => appcore_dout_d_q_3_Q,
      appcore_dout_d_q(2) => appcore_dout_d_q_2_Q,
      appcore_dout_d_q(1) => appcore_dout_d_q_1_Q,
      appcore_dout_d_q(0) => appcore_dout_d_q_0_Q,
      appcore_rowad_q(10) => appcore_rowad_q(10),
      appcore_rowad_q(9) => appcore_rowad_q(9),
      appcore_rowad_q(8) => appcore_rowad_q(8),
      appcore_rowad_q(7) => appcore_rowad_q(7),
      appcore_rowad_q(6) => appcore_rowad_q(6),
      appcore_rowad_q(5) => appcore_rowad_q(5),
      appcore_rowad_q(4) => appcore_rowad_q(4),
      appcore_rowad_q(3) => appcore_rowad_q(3),
      appcore_rowad_q(2) => appcore_rowad_q(2),
      appcore_rowad_q(1) => apps_testpt_30_OBUF_19482,
      appcore_rowad_q(0) => apps_testpt_29_OBUF_19480,
      appcore_blkmd_q(1) => apps_testpt_24_OBUF_19475,
      appcore_blkmd_q(0) => apps_testpt_23_OBUF_19474,
      appcore_blkad_q(3) => appcore_blkad_q(3),
      appcore_blkad_q(2) => appcore_blkad_q(2),
      appcore_blkad_q(1) => apps_testpt_26_OBUF_19477,
      appcore_blkad_q(0) => apps_testpt_25_OBUF_19476,
      in_dip_sw_i(7) => debounced_dip_sw_iq(7),
      in_dip_sw_i(6) => NLW_i_appsfpga_io_in_dip_sw_i_6_UNCONNECTED,
      in_dip_sw_i(5) => NLW_i_appsfpga_io_in_dip_sw_i_5_UNCONNECTED,
      in_dip_sw_i(4) => NLW_i_appsfpga_io_in_dip_sw_i_4_UNCONNECTED,
      in_dip_sw_i(3) => NLW_i_appsfpga_io_in_dip_sw_i_3_UNCONNECTED,
      in_dip_sw_i(2) => NLW_i_appsfpga_io_in_dip_sw_i_2_UNCONNECTED,
      in_dip_sw_i(1) => NLW_i_appsfpga_io_in_dip_sw_i_1_UNCONNECTED,
      in_dip_sw_i(0) => NLW_i_appsfpga_io_in_dip_sw_i_0_UNCONNECTED,
      in_dmd_type(3) => in_dmd_type_q(3),
      in_dmd_type(2) => in_dmd_type_q(2),
      in_dmd_type(1) => in_dmd_type_q(1),
      in_dmd_type(0) => in_dmd_type_q(0)
    );
  i_appscore : appscore
    port map (
      mem_clk0 => mem_clk0,
      init_active_gq => init_active_gq,
      reset_i => apps_testpt_1_OBUF_19470,
      ddr2_cas_n => ddr2_cas_n_OBUF_19594,
      trigger => stepvcc_o_OBUF_19986,
      appsfpga_io_STEP_VCC_enbl_q => appsfpga_io_STEP_VCC_enbl_q,
      mem_wr_fifo_reset => apps_testpt_1_OBUF_19470,
      mem_clk200 => mem_clk200,
      trigger_miss => trigger_miss,
      appsfpga_io_ns_flip_en_q => appsfpga_io_ns_flip_en_q,
      mem_read_ready => mem_read_ready,
      appsfpga_io_cnthalt_q => appsfpga_io_cnthalt_q,
      appsfpga_io_comp_data_en_q => appsfpga_io_comp_data_en_q,
      appcore_comp_data_q => comp_data_o_OBUF_19539,
      appcore_data_valid_q => apps_testpt_8_OBUF_19488,
      appcore_load4z_q => ddcspare0_OBUF_19558,
      mem_clk2x90 => mem_clk2x90,
      pll_locked_rstz_gq => arstz_o_OBUF_19502,
      ddr2_we_n => ddr2_we_n_OBUF_19702,
      mem_init_done => NLW_i_appscore_mem_init_done_UNCONNECTED,
      mem_rd_fifo_reset => apps_testpt_1_OBUF_19470,
      rdy0 => apps_testpt_2_OBUF_19481,
      rdy1 => apps_testpt_3_OBUF_19483,
      rdy2 => apps_testpt_4_OBUF_19484,
      ctl0 => apps_testpt_5_OBUF_19485,
      ctl1 => apps_testpt_6_OBUF_19486,
      ctl2 => apps_testpt_7_OBUF_19487,
      appcore_rst2blkz_q => rst2blkz_o_OBUF_19984,
      mem_en => finished_iv_o_OBUF_19869,
      mem_clk2x => mem_clk2x,
      appsfpga_io_WDT_enbl_q => appsfpga_io_WDT_enbl_q,
      ddr2_ras_n => ddr2_ras_n_OBUF_19700,
      clk_usb => apps_testpt_0_OBUF_19461,
      clk_g => clk_g,
      gpio_ext_rest_in => gpio_ext_rest_in_IBUF_19871,
      appscore_pwr_floatz_q => appscore_pwr_floatz_q,
      pll_mem_locked => pll_mem_locked,
      appsfpga_io_float_q => appsfpga_io_float_q,
      gpio_reset_complete_o => gpio_reset_complete_o_OBUF_19873,
      appcore_ns_flip_q => ns_flip_o_OBUF_19912,
      appsfpga_io_rowaddrmode_q => appsfpga_io_rowaddrmode_q,
      appcore_STEP_VCC_q => NLW_i_appscore_appcore_STEP_VCC_q_UNCONNECTED,
      bidir(15) => bidir(15),
      bidir(14) => bidir(14),
      bidir(13) => bidir(13),
      bidir(12) => bidir(12),
      bidir(11) => bidir(11),
      bidir(10) => bidir(10),
      bidir(9) => bidir(9),
      bidir(8) => bidir(8),
      bidir(7) => bidir(7),
      bidir(6) => bidir(6),
      bidir(5) => bidir(5),
      bidir(4) => bidir(4),
      bidir(3) => bidir(3),
      bidir(2) => bidir(2),
      bidir(1) => bidir(1),
      bidir(0) => bidir(0),
      ddr2_dqs(7) => ddr2_dqs(7),
      ddr2_dqs(6) => ddr2_dqs(6),
      ddr2_dqs(5) => ddr2_dqs(5),
      ddr2_dqs(4) => ddr2_dqs(4),
      ddr2_dqs(3) => ddr2_dqs(3),
      ddr2_dqs(2) => ddr2_dqs(2),
      ddr2_dqs(1) => ddr2_dqs(1),
      ddr2_dqs(0) => ddr2_dqs(0),
      ddr2_dq(63) => ddr2_dq(63),
      ddr2_dq(62) => ddr2_dq(62),
      ddr2_dq(61) => ddr2_dq(61),
      ddr2_dq(60) => ddr2_dq(60),
      ddr2_dq(59) => ddr2_dq(59),
      ddr2_dq(58) => ddr2_dq(58),
      ddr2_dq(57) => ddr2_dq(57),
      ddr2_dq(56) => ddr2_dq(56),
      ddr2_dq(55) => ddr2_dq(55),
      ddr2_dq(54) => ddr2_dq(54),
      ddr2_dq(53) => ddr2_dq(53),
      ddr2_dq(52) => ddr2_dq(52),
      ddr2_dq(51) => ddr2_dq(51),
      ddr2_dq(50) => ddr2_dq(50),
      ddr2_dq(49) => ddr2_dq(49),
      ddr2_dq(48) => ddr2_dq(48),
      ddr2_dq(47) => ddr2_dq(47),
      ddr2_dq(46) => ddr2_dq(46),
      ddr2_dq(45) => ddr2_dq(45),
      ddr2_dq(44) => ddr2_dq(44),
      ddr2_dq(43) => ddr2_dq(43),
      ddr2_dq(42) => ddr2_dq(42),
      ddr2_dq(41) => ddr2_dq(41),
      ddr2_dq(40) => ddr2_dq(40),
      ddr2_dq(39) => ddr2_dq(39),
      ddr2_dq(38) => ddr2_dq(38),
      ddr2_dq(37) => ddr2_dq(37),
      ddr2_dq(36) => ddr2_dq(36),
      ddr2_dq(35) => ddr2_dq(35),
      ddr2_dq(34) => ddr2_dq(34),
      ddr2_dq(33) => ddr2_dq(33),
      ddr2_dq(32) => ddr2_dq(32),
      ddr2_dq(31) => ddr2_dq(31),
      ddr2_dq(30) => ddr2_dq(30),
      ddr2_dq(29) => ddr2_dq(29),
      ddr2_dq(28) => ddr2_dq(28),
      ddr2_dq(27) => ddr2_dq(27),
      ddr2_dq(26) => ddr2_dq(26),
      ddr2_dq(25) => ddr2_dq(25),
      ddr2_dq(24) => ddr2_dq(24),
      ddr2_dq(23) => ddr2_dq(23),
      ddr2_dq(22) => ddr2_dq(22),
      ddr2_dq(21) => ddr2_dq(21),
      ddr2_dq(20) => ddr2_dq(20),
      ddr2_dq(19) => ddr2_dq(19),
      ddr2_dq(18) => ddr2_dq(18),
      ddr2_dq(17) => ddr2_dq(17),
      ddr2_dq(16) => ddr2_dq(16),
      ddr2_dq(15) => ddr2_dq(15),
      ddr2_dq(14) => ddr2_dq(14),
      ddr2_dq(13) => ddr2_dq(13),
      ddr2_dq(12) => ddr2_dq(12),
      ddr2_dq(11) => ddr2_dq(11),
      ddr2_dq(10) => ddr2_dq(10),
      ddr2_dq(9) => ddr2_dq(9),
      ddr2_dq(8) => ddr2_dq(8),
      ddr2_dq(7) => ddr2_dq(7),
      ddr2_dq(6) => ddr2_dq(6),
      ddr2_dq(5) => ddr2_dq(5),
      ddr2_dq(4) => ddr2_dq(4),
      ddr2_dq(3) => ddr2_dq(3),
      ddr2_dq(2) => ddr2_dq(2),
      ddr2_dq(1) => ddr2_dq(1),
      ddr2_dq(0) => ddr2_dq(0),
      ddr2_dqs_n(7) => ddr2_dqs_n(7),
      ddr2_dqs_n(6) => ddr2_dqs_n(6),
      ddr2_dqs_n(5) => ddr2_dqs_n(5),
      ddr2_dqs_n(4) => ddr2_dqs_n(4),
      ddr2_dqs_n(3) => ddr2_dqs_n(3),
      ddr2_dqs_n(2) => ddr2_dqs_n(2),
      ddr2_dqs_n(1) => ddr2_dqs_n(1),
      ddr2_dqs_n(0) => ddr2_dqs_n(0),
      ddr2_cke(1) => ddr2_cke_1_OBUF_19602,
      ddr2_cke(0) => ddr2_cke_0_OBUF_19601,
      ddr2_ck_n(1) => ddr2_ck_n(1),
      ddr2_ck_n(0) => ddr2_ck_n(0),
      appcore_dout_a_q(63) => appcore_dout_a_q(63),
      appcore_dout_a_q(62) => appcore_dout_a_q(62),
      appcore_dout_a_q(61) => appcore_dout_a_q(61),
      appcore_dout_a_q(60) => appcore_dout_a_q(60),
      appcore_dout_a_q(59) => appcore_dout_a_q(59),
      appcore_dout_a_q(58) => appcore_dout_a_q(58),
      appcore_dout_a_q(57) => appcore_dout_a_q(57),
      appcore_dout_a_q(56) => appcore_dout_a_q(56),
      appcore_dout_a_q(55) => appcore_dout_a_q(55),
      appcore_dout_a_q(54) => appcore_dout_a_q(54),
      appcore_dout_a_q(53) => appcore_dout_a_q(53),
      appcore_dout_a_q(52) => appcore_dout_a_q(52),
      appcore_dout_a_q(51) => appcore_dout_a_q(51),
      appcore_dout_a_q(50) => appcore_dout_a_q(50),
      appcore_dout_a_q(49) => appcore_dout_a_q(49),
      appcore_dout_a_q(48) => appcore_dout_a_q(48),
      appcore_dout_a_q(47) => appcore_dout_a_q(47),
      appcore_dout_a_q(46) => appcore_dout_a_q(46),
      appcore_dout_a_q(45) => appcore_dout_a_q(45),
      appcore_dout_a_q(44) => appcore_dout_a_q(44),
      appcore_dout_a_q(43) => appcore_dout_a_q(43),
      appcore_dout_a_q(42) => appcore_dout_a_q(42),
      appcore_dout_a_q(41) => appcore_dout_a_q(41),
      appcore_dout_a_q(40) => appcore_dout_a_q(40),
      appcore_dout_a_q(39) => appcore_dout_a_q(39),
      appcore_dout_a_q(38) => appcore_dout_a_q(38),
      appcore_dout_a_q(37) => appcore_dout_a_q(37),
      appcore_dout_a_q(36) => appcore_dout_a_q(36),
      appcore_dout_a_q(35) => appcore_dout_a_q(35),
      appcore_dout_a_q(34) => appcore_dout_a_q(34),
      appcore_dout_a_q(33) => appcore_dout_a_q(33),
      appcore_dout_a_q(32) => appcore_dout_a_q(32),
      appcore_dout_a_q(31) => appcore_dout_a_q(31),
      appcore_dout_a_q(30) => appcore_dout_a_q(30),
      appcore_dout_a_q(29) => appcore_dout_a_q(29),
      appcore_dout_a_q(28) => appcore_dout_a_q(28),
      appcore_dout_a_q(27) => appcore_dout_a_q(27),
      appcore_dout_a_q(26) => appcore_dout_a_q(26),
      appcore_dout_a_q(25) => appcore_dout_a_q(25),
      appcore_dout_a_q(24) => appcore_dout_a_q(24),
      appcore_dout_a_q(23) => appcore_dout_a_q(23),
      appcore_dout_a_q(22) => appcore_dout_a_q(22),
      appcore_dout_a_q(21) => appcore_dout_a_q(21),
      appcore_dout_a_q(20) => appcore_dout_a_q(20),
      appcore_dout_a_q(19) => appcore_dout_a_q(19),
      appcore_dout_a_q(18) => appcore_dout_a_q(18),
      appcore_dout_a_q(17) => appcore_dout_a_q(17),
      appcore_dout_a_q(16) => appcore_dout_a_q(16),
      appcore_dout_a_q(15) => appcore_dout_a_q(15),
      appcore_dout_a_q(14) => appcore_dout_a_q(14),
      appcore_dout_a_q(13) => appcore_dout_a_q(13),
      appcore_dout_a_q(12) => appcore_dout_a_q(12),
      appcore_dout_a_q(11) => appcore_dout_a_q(11),
      appcore_dout_a_q(10) => appcore_dout_a_q(10),
      appcore_dout_a_q(9) => appcore_dout_a_q(9),
      appcore_dout_a_q(8) => appcore_dout_a_q(8),
      appcore_dout_a_q(7) => appcore_dout_a_q(7),
      appcore_dout_a_q(6) => appcore_dout_a_q(6),
      appcore_dout_a_q(5) => appcore_dout_a_q(5),
      appcore_dout_a_q(4) => appcore_dout_a_q(4),
      appcore_dout_a_q(3) => appcore_dout_a_q(3),
      appcore_dout_a_q(2) => appcore_dout_a_q(2),
      appcore_dout_a_q(1) => appcore_dout_a_q(1),
      appcore_dout_a_q(0) => appcore_dout_a_q(0),
      gpioa_o(2) => gpioa_o_2_OBUF_19885,
      gpioa_o(1) => gpioa_o_1_OBUF_19884,
      gpioa_o(0) => gpioa_o_0_OBUF_19883,
      ddr2_cs_n(1) => ddr2_cs_n_1_OBUF_19606,
      ddr2_cs_n(0) => ddr2_cs_n_0_OBUF_19605,
      appcore_dout_b_q(63) => apps_testpt_9_OBUF_19489,
      appcore_dout_b_q(62) => appcore_dout_b_q_62_Q,
      appcore_dout_b_q(61) => appcore_dout_b_q_61_Q,
      appcore_dout_b_q(60) => appcore_dout_b_q_60_Q,
      appcore_dout_b_q(59) => appcore_dout_b_q_59_Q,
      appcore_dout_b_q(58) => appcore_dout_b_q_58_Q,
      appcore_dout_b_q(57) => appcore_dout_b_q_57_Q,
      appcore_dout_b_q(56) => appcore_dout_b_q_56_Q,
      appcore_dout_b_q(55) => appcore_dout_b_q_55_Q,
      appcore_dout_b_q(54) => appcore_dout_b_q_54_Q,
      appcore_dout_b_q(53) => appcore_dout_b_q_53_Q,
      appcore_dout_b_q(52) => appcore_dout_b_q_52_Q,
      appcore_dout_b_q(51) => appcore_dout_b_q_51_Q,
      appcore_dout_b_q(50) => appcore_dout_b_q_50_Q,
      appcore_dout_b_q(49) => appcore_dout_b_q_49_Q,
      appcore_dout_b_q(48) => appcore_dout_b_q_48_Q,
      appcore_dout_b_q(47) => apps_testpt_10_OBUF_19462,
      appcore_dout_b_q(46) => appcore_dout_b_q_46_Q,
      appcore_dout_b_q(45) => appcore_dout_b_q_45_Q,
      appcore_dout_b_q(44) => appcore_dout_b_q_44_Q,
      appcore_dout_b_q(43) => appcore_dout_b_q_43_Q,
      appcore_dout_b_q(42) => appcore_dout_b_q_42_Q,
      appcore_dout_b_q(41) => appcore_dout_b_q_41_Q,
      appcore_dout_b_q(40) => appcore_dout_b_q_40_Q,
      appcore_dout_b_q(39) => appcore_dout_b_q_39_Q,
      appcore_dout_b_q(38) => appcore_dout_b_q_38_Q,
      appcore_dout_b_q(37) => appcore_dout_b_q_37_Q,
      appcore_dout_b_q(36) => appcore_dout_b_q_36_Q,
      appcore_dout_b_q(35) => appcore_dout_b_q_35_Q,
      appcore_dout_b_q(34) => appcore_dout_b_q_34_Q,
      appcore_dout_b_q(33) => appcore_dout_b_q_33_Q,
      appcore_dout_b_q(32) => appcore_dout_b_q_32_Q,
      appcore_dout_b_q(31) => apps_testpt_11_OBUF_19463,
      appcore_dout_b_q(30) => appcore_dout_b_q_30_Q,
      appcore_dout_b_q(29) => appcore_dout_b_q_29_Q,
      appcore_dout_b_q(28) => appcore_dout_b_q_28_Q,
      appcore_dout_b_q(27) => appcore_dout_b_q_27_Q,
      appcore_dout_b_q(26) => appcore_dout_b_q_26_Q,
      appcore_dout_b_q(25) => appcore_dout_b_q_25_Q,
      appcore_dout_b_q(24) => appcore_dout_b_q_24_Q,
      appcore_dout_b_q(23) => appcore_dout_b_q_23_Q,
      appcore_dout_b_q(22) => appcore_dout_b_q_22_Q,
      appcore_dout_b_q(21) => appcore_dout_b_q_21_Q,
      appcore_dout_b_q(20) => appcore_dout_b_q_20_Q,
      appcore_dout_b_q(19) => appcore_dout_b_q_19_Q,
      appcore_dout_b_q(18) => appcore_dout_b_q_18_Q,
      appcore_dout_b_q(17) => appcore_dout_b_q_17_Q,
      appcore_dout_b_q(16) => appcore_dout_b_q_16_Q,
      appcore_dout_b_q(15) => apps_testpt_12_OBUF_19464,
      appcore_dout_b_q(14) => appcore_dout_b_q_14_Q,
      appcore_dout_b_q(13) => appcore_dout_b_q_13_Q,
      appcore_dout_b_q(12) => appcore_dout_b_q_12_Q,
      appcore_dout_b_q(11) => appcore_dout_b_q_11_Q,
      appcore_dout_b_q(10) => appcore_dout_b_q_10_Q,
      appcore_dout_b_q(9) => appcore_dout_b_q_9_Q,
      appcore_dout_b_q(8) => appcore_dout_b_q_8_Q,
      appcore_dout_b_q(7) => appcore_dout_b_q_7_Q,
      appcore_dout_b_q(6) => appcore_dout_b_q_6_Q,
      appcore_dout_b_q(5) => appcore_dout_b_q_5_Q,
      appcore_dout_b_q(4) => appcore_dout_b_q_4_Q,
      appcore_dout_b_q(3) => appcore_dout_b_q_3_Q,
      appcore_dout_b_q(2) => appcore_dout_b_q_2_Q,
      appcore_dout_b_q(1) => appcore_dout_b_q_1_Q,
      appcore_dout_b_q(0) => appcore_dout_b_q_0_Q,
      appcore_rowmd_q(1) => apps_testpt_28_OBUF_19479,
      appcore_rowmd_q(0) => apps_testpt_27_OBUF_19478,
      ddr2_ba(2) => ddr2_ba_2_OBUF_19592,
      ddr2_ba(1) => ddr2_ba_1_OBUF_19591,
      ddr2_ba(0) => ddr2_ba_0_OBUF_19590,
      appcore_dout_c_q(63) => appcore_dout_c_q_63_Q,
      appcore_dout_c_q(62) => appcore_dout_c_q_62_Q,
      appcore_dout_c_q(61) => appcore_dout_c_q_61_Q,
      appcore_dout_c_q(60) => appcore_dout_c_q_60_Q,
      appcore_dout_c_q(59) => appcore_dout_c_q_59_Q,
      appcore_dout_c_q(58) => appcore_dout_c_q_58_Q,
      appcore_dout_c_q(57) => appcore_dout_c_q_57_Q,
      appcore_dout_c_q(56) => appcore_dout_c_q_56_Q,
      appcore_dout_c_q(55) => appcore_dout_c_q_55_Q,
      appcore_dout_c_q(54) => appcore_dout_c_q_54_Q,
      appcore_dout_c_q(53) => appcore_dout_c_q_53_Q,
      appcore_dout_c_q(52) => appcore_dout_c_q_52_Q,
      appcore_dout_c_q(51) => appcore_dout_c_q_51_Q,
      appcore_dout_c_q(50) => appcore_dout_c_q_50_Q,
      appcore_dout_c_q(49) => appcore_dout_c_q_49_Q,
      appcore_dout_c_q(48) => apps_testpt_14_OBUF_19465,
      appcore_dout_c_q(47) => appcore_dout_c_q_47_Q,
      appcore_dout_c_q(46) => appcore_dout_c_q_46_Q,
      appcore_dout_c_q(45) => appcore_dout_c_q_45_Q,
      appcore_dout_c_q(44) => appcore_dout_c_q_44_Q,
      appcore_dout_c_q(43) => appcore_dout_c_q_43_Q,
      appcore_dout_c_q(42) => appcore_dout_c_q_42_Q,
      appcore_dout_c_q(41) => appcore_dout_c_q_41_Q,
      appcore_dout_c_q(40) => appcore_dout_c_q_40_Q,
      appcore_dout_c_q(39) => appcore_dout_c_q_39_Q,
      appcore_dout_c_q(38) => appcore_dout_c_q_38_Q,
      appcore_dout_c_q(37) => appcore_dout_c_q_37_Q,
      appcore_dout_c_q(36) => appcore_dout_c_q_36_Q,
      appcore_dout_c_q(35) => appcore_dout_c_q_35_Q,
      appcore_dout_c_q(34) => appcore_dout_c_q_34_Q,
      appcore_dout_c_q(33) => appcore_dout_c_q_33_Q,
      appcore_dout_c_q(32) => apps_testpt_15_OBUF_19466,
      appcore_dout_c_q(31) => appcore_dout_c_q_31_Q,
      appcore_dout_c_q(30) => appcore_dout_c_q_30_Q,
      appcore_dout_c_q(29) => appcore_dout_c_q_29_Q,
      appcore_dout_c_q(28) => appcore_dout_c_q_28_Q,
      appcore_dout_c_q(27) => appcore_dout_c_q_27_Q,
      appcore_dout_c_q(26) => appcore_dout_c_q_26_Q,
      appcore_dout_c_q(25) => appcore_dout_c_q_25_Q,
      appcore_dout_c_q(24) => appcore_dout_c_q_24_Q,
      appcore_dout_c_q(23) => appcore_dout_c_q_23_Q,
      appcore_dout_c_q(22) => appcore_dout_c_q_22_Q,
      appcore_dout_c_q(21) => appcore_dout_c_q_21_Q,
      appcore_dout_c_q(20) => appcore_dout_c_q_20_Q,
      appcore_dout_c_q(19) => appcore_dout_c_q_19_Q,
      appcore_dout_c_q(18) => appcore_dout_c_q_18_Q,
      appcore_dout_c_q(17) => appcore_dout_c_q_17_Q,
      appcore_dout_c_q(16) => apps_testpt_16_OBUF_19467,
      appcore_dout_c_q(15) => appcore_dout_c_q_15_Q,
      appcore_dout_c_q(14) => appcore_dout_c_q_14_Q,
      appcore_dout_c_q(13) => appcore_dout_c_q_13_Q,
      appcore_dout_c_q(12) => appcore_dout_c_q_12_Q,
      appcore_dout_c_q(11) => appcore_dout_c_q_11_Q,
      appcore_dout_c_q(10) => appcore_dout_c_q_10_Q,
      appcore_dout_c_q(9) => appcore_dout_c_q_9_Q,
      appcore_dout_c_q(8) => appcore_dout_c_q_8_Q,
      appcore_dout_c_q(7) => appcore_dout_c_q_7_Q,
      appcore_dout_c_q(6) => appcore_dout_c_q_6_Q,
      appcore_dout_c_q(5) => appcore_dout_c_q_5_Q,
      appcore_dout_c_q(4) => appcore_dout_c_q_4_Q,
      appcore_dout_c_q(3) => appcore_dout_c_q_3_Q,
      appcore_dout_c_q(2) => appcore_dout_c_q_2_Q,
      appcore_dout_c_q(1) => appcore_dout_c_q_1_Q,
      appcore_dout_c_q(0) => apps_testpt_17_OBUF_19468,
      ddr2_ck(1) => ddr2_ck(1),
      ddr2_ck(0) => ddr2_ck(0),
      ddr2_dm(7) => ddr2_dm(7),
      ddr2_dm(6) => ddr2_dm(6),
      ddr2_dm(5) => ddr2_dm(5),
      ddr2_dm(4) => ddr2_dm(4),
      ddr2_dm(3) => ddr2_dm(3),
      ddr2_dm(2) => ddr2_dm(2),
      ddr2_dm(1) => ddr2_dm(1),
      ddr2_dm(0) => ddr2_dm(0),
      ddr2_a(13) => ddr2_a_13_OBUF_19577,
      ddr2_a(12) => ddr2_a_12_OBUF_19576,
      ddr2_a(11) => ddr2_a_11_OBUF_19575,
      ddr2_a(10) => ddr2_a_10_OBUF_19574,
      ddr2_a(9) => ddr2_a_9_OBUF_19586,
      ddr2_a(8) => ddr2_a_8_OBUF_19585,
      ddr2_a(7) => ddr2_a_7_OBUF_19584,
      ddr2_a(6) => ddr2_a_6_OBUF_19583,
      ddr2_a(5) => ddr2_a_5_OBUF_19582,
      ddr2_a(4) => ddr2_a_4_OBUF_19581,
      ddr2_a(3) => ddr2_a_3_OBUF_19580,
      ddr2_a(2) => ddr2_a_2_OBUF_19579,
      ddr2_a(1) => ddr2_a_1_OBUF_19578,
      ddr2_a(0) => ddr2_a_0_OBUF_19573,
      appcore_dout_d_q(63) => apps_testpt_19_OBUF_19469,
      appcore_dout_d_q(62) => appcore_dout_d_q_62_Q,
      appcore_dout_d_q(61) => appcore_dout_d_q_61_Q,
      appcore_dout_d_q(60) => appcore_dout_d_q_60_Q,
      appcore_dout_d_q(59) => appcore_dout_d_q_59_Q,
      appcore_dout_d_q(58) => appcore_dout_d_q_58_Q,
      appcore_dout_d_q(57) => appcore_dout_d_q_57_Q,
      appcore_dout_d_q(56) => appcore_dout_d_q_56_Q,
      appcore_dout_d_q(55) => appcore_dout_d_q_55_Q,
      appcore_dout_d_q(54) => appcore_dout_d_q_54_Q,
      appcore_dout_d_q(53) => appcore_dout_d_q_53_Q,
      appcore_dout_d_q(52) => appcore_dout_d_q_52_Q,
      appcore_dout_d_q(51) => appcore_dout_d_q_51_Q,
      appcore_dout_d_q(50) => appcore_dout_d_q_50_Q,
      appcore_dout_d_q(49) => appcore_dout_d_q_49_Q,
      appcore_dout_d_q(48) => appcore_dout_d_q_48_Q,
      appcore_dout_d_q(47) => apps_testpt_20_OBUF_19471,
      appcore_dout_d_q(46) => appcore_dout_d_q_46_Q,
      appcore_dout_d_q(45) => appcore_dout_d_q_45_Q,
      appcore_dout_d_q(44) => appcore_dout_d_q_44_Q,
      appcore_dout_d_q(43) => appcore_dout_d_q_43_Q,
      appcore_dout_d_q(42) => appcore_dout_d_q_42_Q,
      appcore_dout_d_q(41) => appcore_dout_d_q_41_Q,
      appcore_dout_d_q(40) => appcore_dout_d_q_40_Q,
      appcore_dout_d_q(39) => appcore_dout_d_q_39_Q,
      appcore_dout_d_q(38) => appcore_dout_d_q_38_Q,
      appcore_dout_d_q(37) => appcore_dout_d_q_37_Q,
      appcore_dout_d_q(36) => appcore_dout_d_q_36_Q,
      appcore_dout_d_q(35) => appcore_dout_d_q_35_Q,
      appcore_dout_d_q(34) => appcore_dout_d_q_34_Q,
      appcore_dout_d_q(33) => appcore_dout_d_q_33_Q,
      appcore_dout_d_q(32) => appcore_dout_d_q_32_Q,
      appcore_dout_d_q(31) => apps_testpt_21_OBUF_19472,
      appcore_dout_d_q(30) => appcore_dout_d_q_30_Q,
      appcore_dout_d_q(29) => appcore_dout_d_q_29_Q,
      appcore_dout_d_q(28) => appcore_dout_d_q_28_Q,
      appcore_dout_d_q(27) => appcore_dout_d_q_27_Q,
      appcore_dout_d_q(26) => appcore_dout_d_q_26_Q,
      appcore_dout_d_q(25) => appcore_dout_d_q_25_Q,
      appcore_dout_d_q(24) => appcore_dout_d_q_24_Q,
      appcore_dout_d_q(23) => appcore_dout_d_q_23_Q,
      appcore_dout_d_q(22) => appcore_dout_d_q_22_Q,
      appcore_dout_d_q(21) => appcore_dout_d_q_21_Q,
      appcore_dout_d_q(20) => appcore_dout_d_q_20_Q,
      appcore_dout_d_q(19) => appcore_dout_d_q_19_Q,
      appcore_dout_d_q(18) => appcore_dout_d_q_18_Q,
      appcore_dout_d_q(17) => appcore_dout_d_q_17_Q,
      appcore_dout_d_q(16) => appcore_dout_d_q_16_Q,
      appcore_dout_d_q(15) => apps_testpt_22_OBUF_19473,
      appcore_dout_d_q(14) => appcore_dout_d_q_14_Q,
      appcore_dout_d_q(13) => appcore_dout_d_q_13_Q,
      appcore_dout_d_q(12) => appcore_dout_d_q_12_Q,
      appcore_dout_d_q(11) => appcore_dout_d_q_11_Q,
      appcore_dout_d_q(10) => appcore_dout_d_q_10_Q,
      appcore_dout_d_q(9) => appcore_dout_d_q_9_Q,
      appcore_dout_d_q(8) => appcore_dout_d_q_8_Q,
      appcore_dout_d_q(7) => appcore_dout_d_q_7_Q,
      appcore_dout_d_q(6) => appcore_dout_d_q_6_Q,
      appcore_dout_d_q(5) => appcore_dout_d_q_5_Q,
      appcore_dout_d_q(4) => appcore_dout_d_q_4_Q,
      appcore_dout_d_q(3) => appcore_dout_d_q_3_Q,
      appcore_dout_d_q(2) => appcore_dout_d_q_2_Q,
      appcore_dout_d_q(1) => appcore_dout_d_q_1_Q,
      appcore_dout_d_q(0) => appcore_dout_d_q_0_Q,
      ddr2_odt(1) => ddr2_odt_1_OBUF_19698,
      ddr2_odt(0) => ddr2_odt_0_OBUF_19697,
      appcore_rowad_q(10) => appcore_rowad_q(10),
      appcore_rowad_q(9) => appcore_rowad_q(9),
      appcore_rowad_q(8) => appcore_rowad_q(8),
      appcore_rowad_q(7) => appcore_rowad_q(7),
      appcore_rowad_q(6) => appcore_rowad_q(6),
      appcore_rowad_q(5) => appcore_rowad_q(5),
      appcore_rowad_q(4) => appcore_rowad_q(4),
      appcore_rowad_q(3) => appcore_rowad_q(3),
      appcore_rowad_q(2) => appcore_rowad_q(2),
      appcore_rowad_q(1) => apps_testpt_30_OBUF_19482,
      appcore_rowad_q(0) => apps_testpt_29_OBUF_19480,
      appcore_blkmd_q(1) => apps_testpt_24_OBUF_19475,
      appcore_blkmd_q(0) => apps_testpt_23_OBUF_19474,
      appcore_blkad_q(3) => appcore_blkad_q(3),
      appcore_blkad_q(2) => appcore_blkad_q(2),
      appcore_blkad_q(1) => apps_testpt_26_OBUF_19477,
      appcore_blkad_q(0) => apps_testpt_25_OBUF_19476,
      num_patterns(14) => NLW_i_appscore_num_patterns_14_UNCONNECTED,
      num_patterns(13) => NLW_i_appscore_num_patterns_13_UNCONNECTED,
      num_patterns(12) => NLW_i_appscore_num_patterns_12_UNCONNECTED,
      num_patterns(11) => NLW_i_appscore_num_patterns_11_UNCONNECTED,
      num_patterns(10) => NLW_i_appscore_num_patterns_10_UNCONNECTED,
      num_patterns(9) => NLW_i_appscore_num_patterns_9_UNCONNECTED,
      num_patterns(8) => NLW_i_appscore_num_patterns_8_UNCONNECTED,
      num_patterns(7) => NLW_i_appscore_num_patterns_7_UNCONNECTED,
      num_patterns(6) => NLW_i_appscore_num_patterns_6_UNCONNECTED,
      num_patterns(5) => NLW_i_appscore_num_patterns_5_UNCONNECTED,
      num_patterns(4) => NLW_i_appscore_num_patterns_4_UNCONNECTED,
      num_patterns(3) => NLW_i_appscore_num_patterns_3_UNCONNECTED,
      num_patterns(2) => NLW_i_appscore_num_patterns_2_UNCONNECTED,
      num_patterns(1) => NLW_i_appscore_num_patterns_1_UNCONNECTED,
      num_patterns(0) => NLW_i_appscore_num_patterns_0_UNCONNECTED,
      gpioa_i(2) => gpioa_i_2_IBUF_19879,
      gpioa_i(1) => gpioa_i_1_IBUF_19878,
      gpioa_i(0) => gpioa_i_0_IBUF_19877,
      in_ddc_version(2) => ddc_version_i_2_IBUF_19556,
      in_ddc_version(1) => ddc_version_i_1_IBUF_19555,
      in_ddc_version(0) => ddc_version_i_0_IBUF_19554,
      pll_speed_info(1) => pll_speed_info(1),
      pll_speed_info(0) => pll_speed_info(0),
      appsfpga_io_reset_type_q(1) => appsfpga_io_reset_type_q(1),
      appsfpga_io_reset_type_q(0) => appsfpga_io_reset_type_q(0),
      in_dmd_type(3) => in_dmd_type_q(3),
      in_dmd_type(2) => in_dmd_type_q(2),
      in_dmd_type(1) => in_dmd_type_q(1),
      in_dmd_type(0) => in_dmd_type_q(0)
    );
  debounced_pwr_float_iq_mux00001 : LUT4
    generic map(
      INIT => X"ECC8"
    )
    port map (
      I0 => pwr_float_capture1q_19925,
      I1 => debounced_pwr_float_iq_19719,
      I2 => pwr_float_capture2q_19926,
      I3 => pwr_float_capture3q_19927,
      O => debounced_pwr_float_iq_mux0000
    );
  debounced_logic_rstz_mux00001 : LUT5
    generic map(
      INIT => X"ECCCCCC8"
    )
    port map (
      I0 => reset_pb_capture1q_19953,
      I1 => debounced_logic_rstz_19717,
      I2 => reset_pb_capture2q_19954,
      I3 => reset_pb_capture3q_19955,
      I4 => reset_pb_capture4q_19956,
      O => debounced_logic_rstz_mux0000
    );
  pwr_floatz_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => appsfpga_io_pwr_floatz_q,
      I1 => appscore_pwr_floatz_q,
      O => pwr_floatz_o_OBUF_19929
    );
  io_pll_reset1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => debounced_logic_rstz_19717,
      I1 => apps_testpt_1_OBUF_19470,
      O => io_pll_reset
    );
  debounce_delay_cnt_not0001_inv1_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => debounce_delay_cnt(2),
      I1 => debounce_delay_cnt(9),
      I2 => debounce_delay_cnt(8),
      I3 => debounce_delay_cnt(4),
      I4 => debounce_delay_cnt(3),
      O => N2
    );
  debounce_delay_cnt_not0001_inv1 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => debounce_delay_cnt(7),
      I1 => debounce_delay_cnt(5),
      I2 => debounce_delay_cnt(1),
      I3 => debounce_delay_cnt(0),
      I4 => debounce_delay_cnt(6),
      I5 => N2,
      O => debounce_delay_cnt_not0001_inv
    );
  debounce_delay_cnt_not0001 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => debounce_delay_cnt(7),
      I1 => debounce_delay_cnt(5),
      I2 => debounce_delay_cnt(1),
      I3 => debounce_delay_cnt(0),
      I4 => debounce_delay_cnt(6),
      I5 => N2,
      O => debounce_delay_cnt_not0001_19713
    );
  onesixty_us_pulse_mux0001_inv324 : LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => reset_delay_cnt(8),
      I1 => reset_delay_cnt(9),
      I2 => reset_delay_cnt(12),
      I3 => reset_delay_cnt(17),
      I4 => reset_delay_cnt(16),
      O => onesixty_us_pulse_mux0001_inv324_19920
    );
  onesixty_us_pulse_mux0001_inv360 : LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => reset_delay_cnt(4),
      I1 => reset_delay_cnt(14),
      I2 => reset_delay_cnt(3),
      I3 => reset_delay_cnt(2),
      I4 => reset_delay_cnt(6),
      O => onesixty_us_pulse_mux0001_inv360_19921
    );
  onesixty_us_pulse_mux0001_inv3128 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => reset_delay_cnt(18),
      I1 => reset_delay_cnt(10),
      I2 => reset_delay_cnt(13),
      I3 => reset_delay_cnt(7),
      I4 => reset_delay_cnt(1),
      I5 => reset_delay_cnt(0),
      O => onesixty_us_pulse_mux0001_inv3128_19919
    );
  onesixty_us_pulse_mux0001_inv3149 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
    port map (
      I0 => reset_delay_cnt(15),
      I1 => reset_delay_cnt(11),
      I2 => onesixty_us_pulse_mux0001_inv324_19920,
      I3 => reset_delay_cnt(5),
      I4 => onesixty_us_pulse_mux0001_inv3128_19919,
      I5 => onesixty_us_pulse_mux0001_inv360_19921,
      O => onesixty_us_pulse_mux0001_inv
    );
  onesixty_us_pulse_mux00018 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => reset_delay_cnt(12),
      I1 => reset_delay_cnt(14),
      I2 => reset_delay_cnt(8),
      I3 => reset_delay_cnt(9),
      I4 => reset_delay_cnt(17),
      O => onesixty_us_pulse_mux00018_19917
    );
  onesixty_us_pulse_mux000125 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => reset_delay_cnt(10),
      I1 => reset_delay_cnt(11),
      I2 => reset_delay_cnt(6),
      I3 => reset_delay_cnt(2),
      I4 => reset_delay_cnt(3),
      I5 => reset_delay_cnt(4),
      O => onesixty_us_pulse_mux000125_19915
    );
  onesixty_us_pulse_mux000136 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => reset_delay_cnt(5),
      I1 => reset_delay_cnt(0),
      I2 => reset_delay_cnt(1),
      I3 => reset_delay_cnt(7),
      I4 => reset_delay_cnt(13),
      I5 => reset_delay_cnt(18),
      O => onesixty_us_pulse_mux000136_19916
    );
  clk_i_IBUFG : IBUFG
    port map (
      I => clk_i,
      O => clk_i_IBUFG1
    );
  reset_i_IBUF : IBUF
    port map (
      I => reset_i,
      O => apps_testpt_1_OBUF_19470
    );
  in_pb_sw_i_IBUF : IBUF
    port map (
      I => in_pb_sw_i,
      O => in_pb_sw_i_IBUF_19899
    );
  ctl0_IBUF : IBUF
    port map (
      I => ctl0,
      O => apps_testpt_5_OBUF_19485
    );
  ctl1_IBUF : IBUF
    port map (
      I => ctl1,
      O => apps_testpt_6_OBUF_19486
    );
  ctl2_IBUF : IBUF
    port map (
      I => ctl2,
      O => apps_testpt_7_OBUF_19487
    );
  in_init_active_i_IBUF : IBUF
    port map (
      I => in_init_active_i,
      O => in_init_active_i_IBUF_19897
    );
  clk_usb_IBUFG : IBUFG
    port map (
      I => clk_usb,
      O => apps_testpt_0_OBUF_19461
    );
  gpio_ext_rest_in_IBUF : IBUF
    port map (
      I => gpio_ext_rest_in,
      O => gpio_ext_rest_in_IBUF_19871
    );
  apps_logic_rstn_IBUF : IBUF
    port map (
      I => apps_logic_rstn,
      O => apps_logic_rstn_IBUF_19429
    );
  gpioa_i_2_IBUF : IBUF
    port map (
      I => gpioa_i(2),
      O => gpioa_i_2_IBUF_19879
    );
  gpioa_i_1_IBUF : IBUF
    port map (
      I => gpioa_i(1),
      O => gpioa_i_1_IBUF_19878
    );
  gpioa_i_0_IBUF : IBUF
    port map (
      I => gpioa_i(0),
      O => gpioa_i_0_IBUF_19877
    );
  ddc_version_i_2_IBUF : IBUF
    port map (
      I => ddc_version_i(2),
      O => ddc_version_i_2_IBUF_19556
    );
  ddc_version_i_1_IBUF : IBUF
    port map (
      I => ddc_version_i(1),
      O => ddc_version_i_1_IBUF_19555
    );
  ddc_version_i_0_IBUF : IBUF
    port map (
      I => ddc_version_i(0),
      O => ddc_version_i_0_IBUF_19554
    );
  dmd_type_i_3_IBUF : IBUF
    port map (
      I => dmd_type_i(3),
      O => dmd_type_i_3_IBUF_19731
    );
  dmd_type_i_2_IBUF : IBUF
    port map (
      I => dmd_type_i(2),
      O => dmd_type_i_2_IBUF_19730
    );
  dmd_type_i_1_IBUF : IBUF
    port map (
      I => dmd_type_i(1),
      O => dmd_type_i_1_IBUF_19729
    );
  dmd_type_i_0_IBUF : IBUF
    port map (
      I => dmd_type_i(0),
      O => dmd_type_i_0_IBUF_19728
    );
  in_dip_sw_i_7_IBUF : IBUF
    port map (
      I => in_dip_sw_i(7),
      O => in_dip_sw_i_7_IBUF_19887
    );
  ddr2_cas_n_OBUF : OBUF
    port map (
      I => ddr2_cas_n_OBUF_19594,
      O => ddr2_cas_n
    );
  ns_flip_o_OBUF : OBUF
    port map (
      I => ns_flip_o_OBUF_19912,
      O => ns_flip_o
    );
  led0_OBUF : OBUF
    port map (
      I => led0_OBUF_19903,
      O => led0
    );
  led1_OBUF : OBUF
    port map (
      I => led1_OBUF_19905,
      O => led1
    );
  ddcspare0_OBUF : OBUF
    port map (
      I => ddcspare0_OBUF_19558,
      O => ddcspare0
    );
  ddr2_we_n_OBUF : OBUF
    port map (
      I => ddr2_we_n_OBUF_19702,
      O => ddr2_we_n
    );
  pwr_floatz_o_OBUF : OBUF
    port map (
      I => pwr_floatz_o_OBUF_19929,
      O => pwr_floatz_o
    );
  rdy0_OBUF : OBUF
    port map (
      I => apps_testpt_2_OBUF_19481,
      O => rdy0
    );
  rdy1_OBUF : OBUF
    port map (
      I => apps_testpt_3_OBUF_19483,
      O => rdy1
    );
  rdy2_OBUF : OBUF
    port map (
      I => apps_testpt_4_OBUF_19484,
      O => rdy2
    );
  stepvcc_o_OBUF : OBUF
    port map (
      I => stepvcc_o_OBUF_19986,
      O => stepvcc_o
    );
  rst2blkz_o_OBUF : OBUF
    port map (
      I => rst2blkz_o_OBUF_19984,
      O => rst2blkz_o
    );
  ddr2_ras_n_OBUF : OBUF
    port map (
      I => ddr2_ras_n_OBUF_19700,
      O => ddr2_ras_n
    );
  finished_iv_o_OBUF : OBUF
    port map (
      I => finished_iv_o_OBUF_19869,
      O => finished_iv_o
    );
  clk_r_o_OBUF : OBUF
    port map (
      I => clk_r_o_OBUF_19536,
      O => clk_r_o
    );
  arstz_o_OBUF : OBUF
    port map (
      I => arstz_o_OBUF_19502,
      O => arstz_o
    );
  comp_data_o_OBUF : OBUF
    port map (
      I => comp_data_o_OBUF_19539,
      O => comp_data_o
    );
  gpio_reset_complete_o_OBUF : OBUF
    port map (
      I => gpio_reset_complete_o_OBUF_19873,
      O => gpio_reset_complete_o
    );
  wdt_enablez_o_OBUF : OBUF
    port map (
      I => wdt_enablez_o_OBUF_19990,
      O => wdt_enablez_o
    );
  rowmd_o_1_OBUF : OBUF
    port map (
      I => rowmd_o_1_OBUF_19982,
      O => rowmd_o(1)
    );
  rowmd_o_0_OBUF : OBUF
    port map (
      I => rowmd_o_0_OBUF_19981,
      O => rowmd_o(0)
    );
  apps_testpt_30_OBUF : OBUF
    port map (
      I => apps_testpt_30_OBUF_19482,
      O => apps_testpt(30)
    );
  apps_testpt_29_OBUF : OBUF
    port map (
      I => apps_testpt_29_OBUF_19480,
      O => apps_testpt(29)
    );
  apps_testpt_28_OBUF : OBUF
    port map (
      I => apps_testpt_28_OBUF_19479,
      O => apps_testpt(28)
    );
  apps_testpt_27_OBUF : OBUF
    port map (
      I => apps_testpt_27_OBUF_19478,
      O => apps_testpt(27)
    );
  apps_testpt_26_OBUF : OBUF
    port map (
      I => apps_testpt_26_OBUF_19477,
      O => apps_testpt(26)
    );
  apps_testpt_25_OBUF : OBUF
    port map (
      I => apps_testpt_25_OBUF_19476,
      O => apps_testpt(25)
    );
  apps_testpt_24_OBUF : OBUF
    port map (
      I => apps_testpt_24_OBUF_19475,
      O => apps_testpt(24)
    );
  apps_testpt_23_OBUF : OBUF
    port map (
      I => apps_testpt_23_OBUF_19474,
      O => apps_testpt(23)
    );
  apps_testpt_22_OBUF : OBUF
    port map (
      I => apps_testpt_22_OBUF_19473,
      O => apps_testpt(22)
    );
  apps_testpt_21_OBUF : OBUF
    port map (
      I => apps_testpt_21_OBUF_19472,
      O => apps_testpt(21)
    );
  apps_testpt_20_OBUF : OBUF
    port map (
      I => apps_testpt_20_OBUF_19471,
      O => apps_testpt(20)
    );
  apps_testpt_19_OBUF : OBUF
    port map (
      I => apps_testpt_19_OBUF_19469,
      O => apps_testpt(19)
    );
  apps_testpt_18_OBUF : OBUF
    port map (
      I => apps_testpt_8_OBUF_19488,
      O => apps_testpt(18)
    );
  apps_testpt_17_OBUF : OBUF
    port map (
      I => apps_testpt_17_OBUF_19468,
      O => apps_testpt(17)
    );
  apps_testpt_16_OBUF : OBUF
    port map (
      I => apps_testpt_16_OBUF_19467,
      O => apps_testpt(16)
    );
  apps_testpt_15_OBUF : OBUF
    port map (
      I => apps_testpt_15_OBUF_19466,
      O => apps_testpt(15)
    );
  apps_testpt_14_OBUF : OBUF
    port map (
      I => apps_testpt_14_OBUF_19465,
      O => apps_testpt(14)
    );
  apps_testpt_13_OBUF : OBUF
    port map (
      I => apps_testpt_8_OBUF_19488,
      O => apps_testpt(13)
    );
  apps_testpt_12_OBUF : OBUF
    port map (
      I => apps_testpt_12_OBUF_19464,
      O => apps_testpt(12)
    );
  apps_testpt_11_OBUF : OBUF
    port map (
      I => apps_testpt_11_OBUF_19463,
      O => apps_testpt(11)
    );
  apps_testpt_10_OBUF : OBUF
    port map (
      I => apps_testpt_10_OBUF_19462,
      O => apps_testpt(10)
    );
  apps_testpt_9_OBUF : OBUF
    port map (
      I => apps_testpt_9_OBUF_19489,
      O => apps_testpt(9)
    );
  apps_testpt_8_OBUF : OBUF
    port map (
      I => apps_testpt_8_OBUF_19488,
      O => apps_testpt(8)
    );
  apps_testpt_7_OBUF : OBUF
    port map (
      I => apps_testpt_7_OBUF_19487,
      O => apps_testpt(7)
    );
  apps_testpt_6_OBUF : OBUF
    port map (
      I => apps_testpt_6_OBUF_19486,
      O => apps_testpt(6)
    );
  apps_testpt_5_OBUF : OBUF
    port map (
      I => apps_testpt_5_OBUF_19485,
      O => apps_testpt(5)
    );
  apps_testpt_4_OBUF : OBUF
    port map (
      I => apps_testpt_4_OBUF_19484,
      O => apps_testpt(4)
    );
  apps_testpt_3_OBUF : OBUF
    port map (
      I => apps_testpt_3_OBUF_19483,
      O => apps_testpt(3)
    );
  apps_testpt_2_OBUF : OBUF
    port map (
      I => apps_testpt_2_OBUF_19481,
      O => apps_testpt(2)
    );
  apps_testpt_1_OBUF : OBUF
    port map (
      I => apps_testpt_1_OBUF_19470,
      O => apps_testpt(1)
    );
  apps_testpt_0_OBUF : OBUF
    port map (
      I => apps_testpt_0_OBUF_19461,
      O => apps_testpt(0)
    );
  ddr2_cke_1_OBUF : OBUF
    port map (
      I => ddr2_cke_1_OBUF_19602,
      O => ddr2_cke(1)
    );
  ddr2_cke_0_OBUF : OBUF
    port map (
      I => ddr2_cke_0_OBUF_19601,
      O => ddr2_cke(0)
    );
  gpioa_o_2_OBUF : OBUF
    port map (
      I => gpioa_o_2_OBUF_19885,
      O => gpioa_o(2)
    );
  gpioa_o_1_OBUF : OBUF
    port map (
      I => gpioa_o_1_OBUF_19884,
      O => gpioa_o(1)
    );
  gpioa_o_0_OBUF : OBUF
    port map (
      I => gpioa_o_0_OBUF_19883,
      O => gpioa_o(0)
    );
  rowad_o_10_OBUF : OBUF
    port map (
      I => rowad_o_10_OBUF_19969,
      O => rowad_o(10)
    );
  rowad_o_9_OBUF : OBUF
    port map (
      I => rowad_o_9_OBUF_19978,
      O => rowad_o(9)
    );
  rowad_o_8_OBUF : OBUF
    port map (
      I => rowad_o_8_OBUF_19977,
      O => rowad_o(8)
    );
  rowad_o_7_OBUF : OBUF
    port map (
      I => rowad_o_7_OBUF_19976,
      O => rowad_o(7)
    );
  rowad_o_6_OBUF : OBUF
    port map (
      I => rowad_o_6_OBUF_19975,
      O => rowad_o(6)
    );
  rowad_o_5_OBUF : OBUF
    port map (
      I => rowad_o_5_OBUF_19974,
      O => rowad_o(5)
    );
  rowad_o_4_OBUF : OBUF
    port map (
      I => rowad_o_4_OBUF_19973,
      O => rowad_o(4)
    );
  rowad_o_3_OBUF : OBUF
    port map (
      I => rowad_o_3_OBUF_19972,
      O => rowad_o(3)
    );
  rowad_o_2_OBUF : OBUF
    port map (
      I => rowad_o_2_OBUF_19971,
      O => rowad_o(2)
    );
  rowad_o_1_OBUF : OBUF
    port map (
      I => rowad_o_1_OBUF_19970,
      O => rowad_o(1)
    );
  rowad_o_0_OBUF : OBUF
    port map (
      I => rowad_o_0_OBUF_19968,
      O => rowad_o(0)
    );
  blkmd_o_1_OBUF : OBUF
    port map (
      I => blkmd_o_1_OBUF_19530,
      O => blkmd_o(1)
    );
  blkmd_o_0_OBUF : OBUF
    port map (
      I => blkmd_o_0_OBUF_19529,
      O => blkmd_o(0)
    );
  ddr2_cs_n_1_OBUF : OBUF
    port map (
      I => ddr2_cs_n_1_OBUF_19606,
      O => ddr2_cs_n(1)
    );
  ddr2_cs_n_0_OBUF : OBUF
    port map (
      I => ddr2_cs_n_0_OBUF_19605,
      O => ddr2_cs_n(0)
    );
  blkad_o_3_OBUF : OBUF
    port map (
      I => blkad_o_3_OBUF_19526,
      O => blkad_o(3)
    );
  blkad_o_2_OBUF : OBUF
    port map (
      I => blkad_o_2_OBUF_19525,
      O => blkad_o(2)
    );
  blkad_o_1_OBUF : OBUF
    port map (
      I => blkad_o_1_OBUF_19524,
      O => blkad_o(1)
    );
  blkad_o_0_OBUF : OBUF
    port map (
      I => blkad_o_0_OBUF_19523,
      O => blkad_o(0)
    );
  ddr2_ba_2_OBUF : OBUF
    port map (
      I => ddr2_ba_2_OBUF_19592,
      O => ddr2_ba(2)
    );
  ddr2_ba_1_OBUF : OBUF
    port map (
      I => ddr2_ba_1_OBUF_19591,
      O => ddr2_ba(1)
    );
  ddr2_ba_0_OBUF : OBUF
    port map (
      I => ddr2_ba_0_OBUF_19590,
      O => ddr2_ba(0)
    );
  ddr2_a_13_OBUF : OBUF
    port map (
      I => ddr2_a_13_OBUF_19577,
      O => ddr2_a(13)
    );
  ddr2_a_12_OBUF : OBUF
    port map (
      I => ddr2_a_12_OBUF_19576,
      O => ddr2_a(12)
    );
  ddr2_a_11_OBUF : OBUF
    port map (
      I => ddr2_a_11_OBUF_19575,
      O => ddr2_a(11)
    );
  ddr2_a_10_OBUF : OBUF
    port map (
      I => ddr2_a_10_OBUF_19574,
      O => ddr2_a(10)
    );
  ddr2_a_9_OBUF : OBUF
    port map (
      I => ddr2_a_9_OBUF_19586,
      O => ddr2_a(9)
    );
  ddr2_a_8_OBUF : OBUF
    port map (
      I => ddr2_a_8_OBUF_19585,
      O => ddr2_a(8)
    );
  ddr2_a_7_OBUF : OBUF
    port map (
      I => ddr2_a_7_OBUF_19584,
      O => ddr2_a(7)
    );
  ddr2_a_6_OBUF : OBUF
    port map (
      I => ddr2_a_6_OBUF_19583,
      O => ddr2_a(6)
    );
  ddr2_a_5_OBUF : OBUF
    port map (
      I => ddr2_a_5_OBUF_19582,
      O => ddr2_a(5)
    );
  ddr2_a_4_OBUF : OBUF
    port map (
      I => ddr2_a_4_OBUF_19581,
      O => ddr2_a(4)
    );
  ddr2_a_3_OBUF : OBUF
    port map (
      I => ddr2_a_3_OBUF_19580,
      O => ddr2_a(3)
    );
  ddr2_a_2_OBUF : OBUF
    port map (
      I => ddr2_a_2_OBUF_19579,
      O => ddr2_a(2)
    );
  ddr2_a_1_OBUF : OBUF
    port map (
      I => ddr2_a_1_OBUF_19578,
      O => ddr2_a(1)
    );
  ddr2_a_0_OBUF : OBUF
    port map (
      I => ddr2_a_0_OBUF_19573,
      O => ddr2_a(0)
    );
  ddr2_odt_1_OBUF : OBUF
    port map (
      I => ddr2_odt_1_OBUF_19698,
      O => ddr2_odt(1)
    );
  ddr2_odt_0_OBUF : OBUF
    port map (
      I => ddr2_odt_0_OBUF_19697,
      O => ddr2_odt(0)
    );
  debounced_dip_sw_iq_7 : FDC
    port map (
      C => clk_i_IBUFG_19533,
      CLR => apps_testpt_1_OBUF_19470,
      D => debounced_dip_sw_iq_7_rstpot_19716,
      Q => debounced_dip_sw_iq(7)
    );
  onesixty_us_pulse_mux000150 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => reset_delay_cnt(15),
      I1 => reset_delay_cnt(16),
      I2 => onesixty_us_pulse_mux00018_19917,
      I3 => onesixty_us_pulse_mux000125_19915,
      I4 => onesixty_us_pulse_mux000136_19916,
      O => onesixty_us_pulse_mux0001
    );
  Mcount_reset_delay_cnt_lut_0_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(0),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(0)
    );
  Mcount_reset_delay_cnt_lut_1_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(1),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(1)
    );
  Mcount_reset_delay_cnt_lut_2_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(2),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(2)
    );
  Mcount_reset_delay_cnt_lut_3_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(3),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(3)
    );
  Mcount_reset_delay_cnt_lut_4_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(4),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(4)
    );
  Mcount_reset_delay_cnt_lut_5_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(5),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(5)
    );
  debounced_dip_sw_iq_7_rstpot : LUT4
    generic map(
      INIT => X"ECC8"
    )
    port map (
      I0 => dip_sw_capture1q(7),
      I1 => debounced_dip_sw_iq(7),
      I2 => dip_sw_capture2q(7),
      I3 => dip_sw_capture3q(7),
      O => debounced_dip_sw_iq_7_rstpot_19716
    );
  Mcount_debounce_delay_cnt_lut_0_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => debounce_delay_cnt(0),
      I1 => debounce_delay_cnt(7),
      I2 => debounce_delay_cnt(5),
      I3 => debounce_delay_cnt(1),
      I4 => debounce_delay_cnt(6),
      I5 => N2,
      O => Mcount_debounce_delay_cnt_lut(0)
    );
  Mcount_debounce_delay_cnt_lut_1_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => debounce_delay_cnt(1),
      I1 => debounce_delay_cnt(7),
      I2 => debounce_delay_cnt(5),
      I3 => debounce_delay_cnt(0),
      I4 => debounce_delay_cnt(6),
      I5 => N2,
      O => Mcount_debounce_delay_cnt_lut(1)
    );
  Mcount_debounce_delay_cnt_lut_5_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => debounce_delay_cnt(5),
      I1 => debounce_delay_cnt(7),
      I2 => debounce_delay_cnt(1),
      I3 => debounce_delay_cnt(0),
      I4 => debounce_delay_cnt(6),
      I5 => N2,
      O => Mcount_debounce_delay_cnt_lut(5)
    );
  Mcount_debounce_delay_cnt_lut_6_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => debounce_delay_cnt(6),
      I1 => debounce_delay_cnt(7),
      I2 => debounce_delay_cnt(5),
      I3 => debounce_delay_cnt(1),
      I4 => debounce_delay_cnt(0),
      I5 => N2,
      O => Mcount_debounce_delay_cnt_lut(6)
    );
  Mcount_debounce_delay_cnt_lut_7_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => debounce_delay_cnt(7),
      I1 => debounce_delay_cnt(5),
      I2 => debounce_delay_cnt(1),
      I3 => debounce_delay_cnt(0),
      I4 => debounce_delay_cnt(6),
      I5 => N2,
      O => Mcount_debounce_delay_cnt_lut(7)
    );
  Mcount_reset_delay_cnt_lut_6_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(6),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(6)
    );
  Mcount_reset_delay_cnt_lut_7_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(7),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(7)
    );
  Mcount_reset_delay_cnt_lut_8_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(8),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(8)
    );
  Mcount_reset_delay_cnt_lut_9_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(9),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(9)
    );
  Mcount_reset_delay_cnt_lut_10_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(10),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(10)
    );
  Mcount_reset_delay_cnt_lut_11_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(11),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(11)
    );
  Mcount_reset_delay_cnt_lut_12_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(12),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(12)
    );
  Mcount_reset_delay_cnt_lut_13_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(13),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(13)
    );
  Mcount_reset_delay_cnt_lut_14_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(14),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(14)
    );
  Mcount_reset_delay_cnt_lut_15_Q : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(15),
      I1 => reset_delay_cnt(16),
      I2 => onesixty_us_pulse_mux00018_19917,
      I3 => onesixty_us_pulse_mux000125_19915,
      I4 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(15)
    );
  Mcount_reset_delay_cnt_lut_16_Q : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(16),
      I1 => reset_delay_cnt(15),
      I2 => onesixty_us_pulse_mux00018_19917,
      I3 => onesixty_us_pulse_mux000125_19915,
      I4 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(16)
    );
  Mcount_reset_delay_cnt_lut_17_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(17),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(17)
    );
  Mcount_reset_delay_cnt_lut_18_Q : LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => reset_delay_cnt(18),
      I1 => reset_delay_cnt(15),
      I2 => reset_delay_cnt(16),
      I3 => onesixty_us_pulse_mux00018_19917,
      I4 => onesixty_us_pulse_mux000125_19915,
      I5 => onesixty_us_pulse_mux000136_19916,
      O => Mcount_reset_delay_cnt_lut(18)
    );
  clk_i_IBUFG_BUFG : BUFG
    port map (
      I => clk_i_IBUFG1,
      O => clk_i_IBUFG_19533
    );
  wdt_enablez_o1_INV_0 : INV
    port map (
      I => appsfpga_io_WDT_enbl_q,
      O => wdt_enablez_o_OBUF_19990
    );
  led01_INV_0 : INV
    port map (
      I => arstz_o_OBUF_19502,
      O => led0_OBUF_19903
    );
  led11_INV_0 : INV
    port map (
      I => mem_read_ready,
      O => led1_OBUF_19905
    );
  i_icon : ICON
    port map (
      CONTROL0(35) => CONTROL0(35),
      CONTROL0(34) => CONTROL0(34),
      CONTROL0(33) => CONTROL0(33),
      CONTROL0(32) => CONTROL0(32),
      CONTROL0(31) => CONTROL0(31),
      CONTROL0(30) => CONTROL0(30),
      CONTROL0(29) => CONTROL0(29),
      CONTROL0(28) => CONTROL0(28),
      CONTROL0(27) => CONTROL0(27),
      CONTROL0(26) => CONTROL0(26),
      CONTROL0(25) => CONTROL0(25),
      CONTROL0(24) => CONTROL0(24),
      CONTROL0(23) => CONTROL0(23),
      CONTROL0(22) => CONTROL0(22),
      CONTROL0(21) => CONTROL0(21),
      CONTROL0(20) => CONTROL0(20),
      CONTROL0(19) => CONTROL0(19),
      CONTROL0(18) => CONTROL0(18),
      CONTROL0(17) => CONTROL0(17),
      CONTROL0(16) => CONTROL0(16),
      CONTROL0(15) => CONTROL0(15),
      CONTROL0(14) => CONTROL0(14),
      CONTROL0(13) => CONTROL0(13),
      CONTROL0(12) => CONTROL0(12),
      CONTROL0(11) => CONTROL0(11),
      CONTROL0(10) => CONTROL0(10),
      CONTROL0(9) => CONTROL0(9),
      CONTROL0(8) => CONTROL0(8),
      CONTROL0(7) => CONTROL0(7),
      CONTROL0(6) => CONTROL0(6),
      CONTROL0(5) => CONTROL0(5),
      CONTROL0(4) => CONTROL0(4),
      CONTROL0(3) => CONTROL0(3),
      CONTROL0(2) => CONTROL0(2),
      CONTROL0(1) => CONTROL0(1),
      CONTROL0(0) => CONTROL0(0),
      CONTROL1(35) => CONTROL1(35),
      CONTROL1(34) => CONTROL1(34),
      CONTROL1(33) => CONTROL1(33),
      CONTROL1(32) => CONTROL1(32),
      CONTROL1(31) => CONTROL1(31),
      CONTROL1(30) => CONTROL1(30),
      CONTROL1(29) => CONTROL1(29),
      CONTROL1(28) => CONTROL1(28),
      CONTROL1(27) => CONTROL1(27),
      CONTROL1(26) => CONTROL1(26),
      CONTROL1(25) => CONTROL1(25),
      CONTROL1(24) => CONTROL1(24),
      CONTROL1(23) => CONTROL1(23),
      CONTROL1(22) => CONTROL1(22),
      CONTROL1(21) => CONTROL1(21),
      CONTROL1(20) => CONTROL1(20),
      CONTROL1(19) => CONTROL1(19),
      CONTROL1(18) => CONTROL1(18),
      CONTROL1(17) => CONTROL1(17),
      CONTROL1(16) => CONTROL1(16),
      CONTROL1(15) => CONTROL1(15),
      CONTROL1(14) => CONTROL1(14),
      CONTROL1(13) => CONTROL1(13),
      CONTROL1(12) => CONTROL1(12),
      CONTROL1(11) => CONTROL1(11),
      CONTROL1(10) => CONTROL1(10),
      CONTROL1(9) => CONTROL1(9),
      CONTROL1(8) => CONTROL1(8),
      CONTROL1(7) => CONTROL1(7),
      CONTROL1(6) => CONTROL1(6),
      CONTROL1(5) => CONTROL1(5),
      CONTROL1(4) => CONTROL1(4),
      CONTROL1(3) => CONTROL1(3),
      CONTROL1(2) => CONTROL1(2),
      CONTROL1(1) => CONTROL1(1),
      CONTROL1(0) => CONTROL1(0)
    );
  i_vio_sys : vio_sys
    port map (
      CLK => clk_g,
      CONTROL(35) => CONTROL0(35),
      CONTROL(34) => CONTROL0(34),
      CONTROL(33) => CONTROL0(33),
      CONTROL(32) => CONTROL0(32),
      CONTROL(31) => CONTROL0(31),
      CONTROL(30) => CONTROL0(30),
      CONTROL(29) => CONTROL0(29),
      CONTROL(28) => CONTROL0(28),
      CONTROL(27) => CONTROL0(27),
      CONTROL(26) => CONTROL0(26),
      CONTROL(25) => CONTROL0(25),
      CONTROL(24) => CONTROL0(24),
      CONTROL(23) => CONTROL0(23),
      CONTROL(22) => CONTROL0(22),
      CONTROL(21) => CONTROL0(21),
      CONTROL(20) => CONTROL0(20),
      CONTROL(19) => CONTROL0(19),
      CONTROL(18) => CONTROL0(18),
      CONTROL(17) => CONTROL0(17),
      CONTROL(16) => CONTROL0(16),
      CONTROL(15) => CONTROL0(15),
      CONTROL(14) => CONTROL0(14),
      CONTROL(13) => CONTROL0(13),
      CONTROL(12) => CONTROL0(12),
      CONTROL(11) => CONTROL0(11),
      CONTROL(10) => CONTROL0(10),
      CONTROL(9) => CONTROL0(9),
      CONTROL(8) => CONTROL0(8),
      CONTROL(7) => CONTROL0(7),
      CONTROL(6) => CONTROL0(6),
      CONTROL(5) => CONTROL0(5),
      CONTROL(4) => CONTROL0(4),
      CONTROL(3) => CONTROL0(3),
      CONTROL(2) => CONTROL0(2),
      CONTROL(1) => CONTROL0(1),
      CONTROL(0) => CONTROL0(0),
      SYNC_OUT(0) => NLW_i_vio_sys_SYNC_OUT_0_UNCONNECTED,
      SYNC_IN(0) => trigger_miss
    );
  i_vio_mem : vio_mem
    port map (
      CLK => mem_clk2x,
      CONTROL(35) => CONTROL1(35),
      CONTROL(34) => CONTROL1(34),
      CONTROL(33) => CONTROL1(33),
      CONTROL(32) => CONTROL1(32),
      CONTROL(31) => CONTROL1(31),
      CONTROL(30) => CONTROL1(30),
      CONTROL(29) => CONTROL1(29),
      CONTROL(28) => CONTROL1(28),
      CONTROL(27) => CONTROL1(27),
      CONTROL(26) => CONTROL1(26),
      CONTROL(25) => CONTROL1(25),
      CONTROL(24) => CONTROL1(24),
      CONTROL(23) => CONTROL1(23),
      CONTROL(22) => CONTROL1(22),
      CONTROL(21) => CONTROL1(21),
      CONTROL(20) => CONTROL1(20),
      CONTROL(19) => CONTROL1(19),
      CONTROL(18) => CONTROL1(18),
      CONTROL(17) => CONTROL1(17),
      CONTROL(16) => CONTROL1(16),
      CONTROL(15) => CONTROL1(15),
      CONTROL(14) => CONTROL1(14),
      CONTROL(13) => CONTROL1(13),
      CONTROL(12) => CONTROL1(12),
      CONTROL(11) => CONTROL1(11),
      CONTROL(10) => CONTROL1(10),
      CONTROL(9) => CONTROL1(9),
      CONTROL(8) => CONTROL1(8),
      CONTROL(7) => CONTROL1(7),
      CONTROL(6) => CONTROL1(6),
      CONTROL(5) => CONTROL1(5),
      CONTROL(4) => CONTROL1(4),
      CONTROL(3) => CONTROL1(3),
      CONTROL(2) => CONTROL1(2),
      CONTROL(1) => CONTROL1(1),
      CONTROL(0) => CONTROL1(0),
      SYNC_OUT(14) => NLW_i_vio_mem_SYNC_OUT_14_UNCONNECTED,
      SYNC_OUT(13) => NLW_i_vio_mem_SYNC_OUT_13_UNCONNECTED,
      SYNC_OUT(12) => NLW_i_vio_mem_SYNC_OUT_12_UNCONNECTED,
      SYNC_OUT(11) => NLW_i_vio_mem_SYNC_OUT_11_UNCONNECTED,
      SYNC_OUT(10) => NLW_i_vio_mem_SYNC_OUT_10_UNCONNECTED,
      SYNC_OUT(9) => NLW_i_vio_mem_SYNC_OUT_9_UNCONNECTED,
      SYNC_OUT(8) => NLW_i_vio_mem_SYNC_OUT_8_UNCONNECTED,
      SYNC_OUT(7) => NLW_i_vio_mem_SYNC_OUT_7_UNCONNECTED,
      SYNC_OUT(6) => NLW_i_vio_mem_SYNC_OUT_6_UNCONNECTED,
      SYNC_OUT(5) => NLW_i_vio_mem_SYNC_OUT_5_UNCONNECTED,
      SYNC_OUT(4) => NLW_i_vio_mem_SYNC_OUT_4_UNCONNECTED,
      SYNC_OUT(3) => NLW_i_vio_mem_SYNC_OUT_3_UNCONNECTED,
      SYNC_OUT(2) => NLW_i_vio_mem_SYNC_OUT_2_UNCONNECTED,
      SYNC_OUT(1) => NLW_i_vio_mem_SYNC_OUT_1_UNCONNECTED,
      SYNC_OUT(0) => NLW_i_vio_mem_SYNC_OUT_0_UNCONNECTED
    );

end Structure;

-- synthesis translate_on
