 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Sun May  1 18:13:53 2022
****************************************

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
Wire Load Model Mode: segmented

  Startpoint: node1/mul4_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node1_p4_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul4_reg[10]/CP (EDFQD1BWP)        0.00       0.00 r
  node1/mul4_reg[10]/Q (EDFQD1BWP)         0.06       0.06 f
  U10305/Z (CKAN2D0BWP)                    0.04       0.11 f
  U10304/Z (DEL075D1BWP)                   0.06       0.16 f
  y7_node1_p4_reg[10]/D (DFQD1BWP)         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node1_p4_reg[10]/CP (DFQD1BWP)        0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul3_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node1_p4_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul3_reg[10]/CP (EDFQD1BWP)        0.00       0.00 r
  node1/mul3_reg[10]/Q (EDFQD1BWP)         0.06       0.06 f
  U10307/Z (CKAN2D0BWP)                    0.04       0.11 f
  U10306/Z (DEL075D1BWP)                   0.06       0.16 f
  y6_node1_p4_reg[10]/D (DFQD1BWP)         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node1_p4_reg[10]/CP (DFQD1BWP)        0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[10]/CP (EDFQD1BWP)        0.00       0.00 r
  node1/mul1_reg[10]/Q (EDFQD1BWP)         0.06       0.06 f
  U10347/Z (CKAN2D0BWP)                    0.04       0.11 f
  U10346/Z (DEL075D1BWP)                   0.06       0.16 f
  y4_node1_p4_reg[10]/D (DFQD1BWP)         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[10]/CP (DFQD1BWP)        0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul2_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node1_p4_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul2_reg[9]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul2_reg[9]/Q (EDFQD1BWP)          0.06       0.06 f
  U10311/Z (CKAN2D0BWP)                    0.04       0.11 f
  U10310/Z (DEL075D1BWP)                   0.06       0.16 f
  y5_node1_p4_reg[9]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node1_p4_reg[9]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node1_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul4_reg[0]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul4_reg[0]/Q (EDFQD1BWP)          0.06       0.06 f
  U10457/ZN (ND2D0BWP)                     0.05       0.11 r
  U17718/ZN (INVD1BWP)                     0.03       0.14 f
  U10456/Z (CKBD1BWP)                      0.02       0.16 f
  y7_node1_p4_reg[0]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node1_p4_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul3_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node1_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul3_reg[0]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul3_reg[0]/Q (EDFQD1BWP)          0.06       0.06 f
  U10446/ZN (ND2D0BWP)                     0.05       0.11 r
  U17709/ZN (INVD1BWP)                     0.03       0.14 f
  U10445/Z (CKBD1BWP)                      0.02       0.16 f
  y6_node1_p4_reg[0]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node1_p4_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node1_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul2_reg[0]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul2_reg[0]/Q (EDFQD1BWP)          0.06       0.06 f
  U10448/ZN (ND2D0BWP)                     0.05       0.11 r
  U17686/ZN (INVD1BWP)                     0.03       0.14 f
  U10447/Z (CKBD1BWP)                      0.02       0.16 f
  y5_node1_p4_reg[0]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node1_p4_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[0]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[0]/Q (EDFQD1BWP)          0.06       0.06 f
  U10437/ZN (ND2D0BWP)                     0.05       0.11 r
  U17679/ZN (INVD1BWP)                     0.03       0.14 f
  U10436/Z (CKBD1BWP)                      0.02       0.16 f
  y4_node1_p4_reg[0]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: dnn_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/out_comp_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dnn_state_reg[1]/CP (DFCNQD1BWP)                        0.00       0.00 r
  dnn_state_reg[1]/Q (DFCNQD1BWP)                         0.07       0.07 r
  U9520/ZN (ND2D2BWP)                                     0.02       0.09 f
  U17939/Z (CKBD1BWP)                                     0.02       0.11 f
  U15572/Z (CKBD1BWP)                                     0.02       0.13 f
  U13832/Z (CKBD1BWP)                                     0.03       0.16 f
  node0/out_comp_ready_reg/D (DFCNQD1BWP)                 0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node1/mul1_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[11]/CP (EDFQD1BWP)        0.00       0.00 r
  node1/mul1_reg[11]/Q (EDFQD1BWP)         0.07       0.07 f
  U19110/Z (AN2XD1BWP)                     0.03       0.09 f
  U10559/Z (DEL100D1BWP)                   0.07       0.16 f
  y4_node1_p4_reg[11]/D (DFQD1BWP)         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[11]/CP (DFQD1BWP)        0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[9]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[9]/Q (EDFQD1BWP)          0.07       0.07 f
  U10361/Z (AN2XD1BWP)                     0.03       0.09 f
  U10360/Z (DEL100D1BWP)                   0.07       0.16 f
  y4_node1_p4_reg[9]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[9]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[8]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[8]/Q (EDFQD1BWP)          0.07       0.07 f
  U10367/Z (AN2XD1BWP)                     0.03       0.09 f
  U10366/Z (DEL100D1BWP)                   0.07       0.16 f
  y4_node1_p4_reg[8]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[8]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[7]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[7]/Q (EDFQD1BWP)          0.07       0.07 f
  U10375/Z (AN2XD1BWP)                     0.03       0.09 f
  U10374/Z (DEL100D1BWP)                   0.07       0.16 f
  y4_node1_p4_reg[7]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[7]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[6]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[6]/Q (EDFQD1BWP)          0.07       0.07 f
  U10385/Z (AN2XD1BWP)                     0.03       0.09 f
  U10384/Z (DEL100D1BWP)                   0.07       0.16 f
  y4_node1_p4_reg[6]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[6]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[5]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[5]/Q (EDFQD1BWP)          0.07       0.07 f
  U10395/Z (AN2XD1BWP)                     0.03       0.09 f
  U10394/Z (DEL100D1BWP)                   0.07       0.16 f
  y4_node1_p4_reg[5]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[5]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[4]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[4]/Q (EDFQD1BWP)          0.07       0.07 f
  U10405/Z (AN2XD1BWP)                     0.03       0.09 f
  U10404/Z (DEL100D1BWP)                   0.07       0.16 f
  y4_node1_p4_reg[4]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[4]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[3]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[3]/Q (EDFQD1BWP)          0.07       0.07 f
  U10415/Z (AN2XD1BWP)                     0.03       0.09 f
  U10414/Z (DEL100D1BWP)                   0.07       0.16 f
  y4_node1_p4_reg[3]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[3]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[2]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[2]/Q (EDFQD1BWP)          0.07       0.07 f
  U10425/Z (AN2XD1BWP)                     0.03       0.09 f
  U10424/Z (DEL100D1BWP)                   0.07       0.16 f
  y4_node1_p4_reg[2]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[2]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul2_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node1_p4_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul2_reg[1]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul2_reg[1]/Q (EDFQD1BWP)          0.07       0.07 f
  U18195/Z (AN2XD1BWP)                     0.03       0.09 f
  U10449/Z (DEL100D1BWP)                   0.07       0.16 f
  y5_node1_p4_reg[1]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node1_p4_reg[1]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[1]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[1]/Q (EDFQD1BWP)          0.07       0.07 f
  U18171/Z (AN2XD1BWP)                     0.03       0.09 f
  U10438/Z (DEL100D1BWP)                   0.07       0.16 f
  y4_node1_p4_reg[1]/D (DFQD1BWP)          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[1]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
