{
    "pips": {
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_LOW0->>PHY2IOB_ODT_OUT_BYTE0": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_LOW0"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_LOW1->>PHY2IOB_ODT_OUT_BYTE1": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_LOW1"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_LOW2->>PHY2IOB_ODT_OUT_BYTE2": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_LOW2"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_LOW3->>PHY2IOB_ODT_OUT_BYTE3": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_LOW3"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_LOW4->>PHY2IOB_ODT_OUT_BYTE4": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_LOW4"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_LOW5->>PHY2IOB_ODT_OUT_BYTE5": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_LOW5"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_UPP0->>PHY2IOB_ODT_OUT_BYTE6": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_UPP0"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_UPP1->>PHY2IOB_ODT_OUT_BYTE7": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_UPP1"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_UPP2->>PHY2IOB_ODT_OUT_BYTE8": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE8",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_UPP2"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_UPP3->>PHY2IOB_ODT_OUT_BYTE9": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE9",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_UPP3"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_UPP4->>PHY2IOB_ODT_OUT_BYTE10": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE10",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_UPP4"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_UPP5->>PHY2IOB_ODT_OUT_BYTE11": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE11",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_UPP5"
        },
        "XIPHY_BYTE_RIGHT.CLB2PHY_ODT_UPP6->>PHY2IOB_ODT_OUT_BYTE12": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE12",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "CLB2PHY_ODT_UPP6"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICEWRITE_SITE_14_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICEWRITE_SITE_15_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_22_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_22_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_22_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_22_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_27_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_27_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_27_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_27_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_32_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_32_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_32_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_32_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_37_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_37_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_37_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_37_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_42_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_42_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_42_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_42_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_47_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_47_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_47_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_47_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_52_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_52_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_52_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_52_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_57_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_57_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_57_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_57_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_62_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_62_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_62_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_62_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_67_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_67_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_67_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_67_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_72_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_72_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_72_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_72_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_77_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_77_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_77_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_77_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_82_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_82_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_82_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_0->>XIPHY_BITSLICE_TILE_82_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_0"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICEWRITE_SITE_14_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICEWRITE_SITE_15_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_22_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_22_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_22_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_22_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_27_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_27_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_27_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_27_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_32_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_32_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_32_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_32_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_37_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_37_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_37_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_37_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_42_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_42_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_42_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_42_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_47_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_47_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_47_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_47_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_52_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_52_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_52_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_52_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_57_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_57_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_57_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_57_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_62_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_62_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_62_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_62_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_67_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_67_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_67_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_67_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_72_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_72_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_72_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_72_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_77_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_77_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_77_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_77_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_82_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_82_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_82_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_1->>XIPHY_BITSLICE_TILE_82_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_1"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICEWRITE_SITE_14_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICEWRITE_SITE_15_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_22_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_22_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_22_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_22_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_27_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_27_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_27_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_27_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_32_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_32_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_32_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_32_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_37_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_37_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_37_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_37_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_42_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_42_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_42_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_42_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_47_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_47_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_47_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_47_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_52_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_52_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_52_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_52_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_57_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_57_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_57_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_57_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_62_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_62_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_62_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_62_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_67_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_67_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_67_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_67_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_72_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_72_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_72_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_72_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_77_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_77_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_77_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_77_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_82_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_82_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_82_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_2->>XIPHY_BITSLICE_TILE_82_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_2"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICEWRITE_SITE_14_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICEWRITE_SITE_15_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_22_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_22_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_22_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_22_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_27_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_27_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_27_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_27_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_32_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_32_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_32_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_32_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_37_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_37_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_37_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_37_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_42_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_42_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_42_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_42_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_47_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_47_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_47_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_47_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_52_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_52_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_52_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_52_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_57_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_57_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_57_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_57_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_62_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_62_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_62_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_62_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_67_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_67_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_67_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_67_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_72_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_72_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_72_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_72_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_77_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_77_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_77_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_77_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_82_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_82_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_82_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_3->>XIPHY_BITSLICE_TILE_82_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_3"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICEWRITE_SITE_14_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICEWRITE_SITE_15_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_22_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_22_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_22_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_22_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_27_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_27_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_27_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_27_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_32_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_32_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_32_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_32_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_37_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_37_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_37_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_37_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_42_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_42_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_42_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_42_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_47_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_47_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_47_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_47_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_52_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_52_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_52_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_52_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_57_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_57_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_57_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_57_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_62_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_62_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_62_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_62_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_67_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_67_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_67_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_67_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_72_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_72_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_72_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_72_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_77_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_77_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_77_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_77_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_82_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_82_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_82_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_4->>XIPHY_BITSLICE_TILE_82_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_4"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICEWRITE_SITE_14_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICEWRITE_SITE_15_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_22_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_22_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_22_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_22_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_27_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_27_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_27_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_27_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_32_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_32_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_32_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_32_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_37_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_37_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_37_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_37_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_42_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_42_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_42_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_42_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_47_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_47_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_47_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_47_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_52_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_52_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_52_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_52_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_57_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_57_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_57_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_57_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_62_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_62_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_62_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_62_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_67_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_67_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_67_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_67_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_72_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_72_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_72_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_72_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_77_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_77_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_77_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_77_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_82_RX_CLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_82_RX_CLK_C": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_82_RX_CLK_C_B": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C_B",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.GCLK_FT0_5->>XIPHY_BITSLICE_TILE_82_TX_OCLK": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "GCLK_FT0_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT0->XIPHY_CONTROL_19_TRISTATE_ODELAY_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT1->XIPHY_CONTROL_19_TRISTATE_ODELAY_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT2->XIPHY_CONTROL_19_TRISTATE_ODELAY_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT3->XIPHY_CONTROL_19_TRISTATE_ODELAY_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT4->XIPHY_CONTROL_19_TRISTATE_ODELAY_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT5->XIPHY_CONTROL_19_TRISTATE_ODELAY_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT6->XIPHY_CONTROL_19_TRISTATE_ODELAY_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT7->XIPHY_CONTROL_19_TRISTATE_ODELAY_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT8->XIPHY_CONTROL_19_TRISTATE_ODELAY_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_Q->XIPHY_BITSLICE_TILE_57_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_Q->XIPHY_BITSLICE_TILE_62_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_Q->XIPHY_BITSLICE_TILE_67_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_Q->XIPHY_BITSLICE_TILE_72_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_Q->XIPHY_BITSLICE_TILE_77_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_Q->XIPHY_BITSLICE_TILE_82_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_14_VTC_READY->XIPHY_CONTROL_19_TRISTATE_VTC_READY_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_TRISTATE_VTC_READY_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_14_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT0->XIPHY_CONTROL_18_TRISTATE_ODELAY_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT1->XIPHY_CONTROL_18_TRISTATE_ODELAY_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT2->XIPHY_CONTROL_18_TRISTATE_ODELAY_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT3->XIPHY_CONTROL_18_TRISTATE_ODELAY_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT4->XIPHY_CONTROL_18_TRISTATE_ODELAY_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT5->XIPHY_CONTROL_18_TRISTATE_ODELAY_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT6->XIPHY_CONTROL_18_TRISTATE_ODELAY_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT7->XIPHY_CONTROL_18_TRISTATE_ODELAY_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT8->XIPHY_CONTROL_18_TRISTATE_ODELAY_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_Q->XIPHY_BITSLICE_TILE_22_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_Q->XIPHY_BITSLICE_TILE_27_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_Q->XIPHY_BITSLICE_TILE_32_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_Q->XIPHY_BITSLICE_TILE_37_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_Q->XIPHY_BITSLICE_TILE_42_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_Q->XIPHY_BITSLICE_TILE_47_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_Q->XIPHY_BITSLICE_TILE_52_TX_TBYTE_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_TBYTE_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_Q"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICEWRITE_SITE_15_VTC_READY->XIPHY_CONTROL_18_TRISTATE_VTC_READY_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_TRISTATE_VTC_READY_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICEWRITE_SITE_15_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_IDELAY00_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_IDELAY00_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_ODELAY00_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_ODELAY00_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_18_IDELAY00_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY00_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_18_IDELAY00_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY00_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_18_IDELAY00_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY00_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_18_IDELAY00_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY00_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_18_IDELAY00_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY00_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_18_IDELAY00_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY00_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_18_IDELAY00_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY00_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_18_IDELAY00_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY00_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_18_IDELAY00_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY00_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_18_RX_NDQ0_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_NDQ0_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_18_RX_PDQ0_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_PDQ0_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_18_ODELAY00_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY00_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_18_ODELAY00_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY00_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_18_ODELAY00_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY00_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_18_ODELAY00_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY00_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_18_ODELAY00_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY00_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_18_ODELAY00_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY00_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_18_ODELAY00_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY00_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_18_ODELAY00_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY00_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_18_ODELAY00_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY00_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_RX_CLK->XIPHY_BITSLICE_TILE_22_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_RX_CLK->XIPHY_BITSLICE_TILE_22_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_RX_CLK->XIPHY_BITSLICE_TILE_22_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_RX_CLK->XIPHY_BITSLICE_TILE_22_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_RX_D->XIPHY_BITSLICE_TILE_22_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_RX_DQS_OUT->XIPHY_CONTROL_18_DQS_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_DQS_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_RX_D_PIN->>XIPHY_BITSLICE_TILE_22_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_22_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_RX_Q5->XIPHY_BITSLICE_TILE_27_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_RX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_IDELAY00_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY00_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_82_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_TX_D0->>XIPHY_BITSLICE_TILE_22_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_22_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_TX_D1->>XIPHY_BITSLICE_TILE_22_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_22_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_22_TX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_ODELAY00_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY00_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_22_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_IDELAY01_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_IDELAY01_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_ODELAY01_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_ODELAY01_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_18_IDELAY01_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY01_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_18_IDELAY01_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY01_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_18_IDELAY01_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY01_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_18_IDELAY01_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY01_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_18_IDELAY01_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY01_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_18_IDELAY01_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY01_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_18_IDELAY01_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY01_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_18_IDELAY01_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY01_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_18_IDELAY01_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY01_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_18_RX_NDQ1_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_NDQ1_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_18_RX_PDQ1_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_PDQ1_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_18_ODELAY01_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY01_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_18_ODELAY01_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY01_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_18_ODELAY01_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY01_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_18_ODELAY01_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY01_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_18_ODELAY01_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY01_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_18_ODELAY01_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY01_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_18_ODELAY01_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY01_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_18_ODELAY01_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY01_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_18_ODELAY01_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY01_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_RX_CLK->XIPHY_BITSLICE_TILE_27_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_RX_CLK->XIPHY_BITSLICE_TILE_27_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_RX_CLK->XIPHY_BITSLICE_TILE_27_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_RX_CLK->XIPHY_BITSLICE_TILE_27_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_RX_D->XIPHY_BITSLICE_TILE_27_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_RX_DQS_OUT->XIPHY_CONTROL_18_DQS_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_DQS_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_RX_D_PIN->>XIPHY_BITSLICE_TILE_27_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_27_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_RX_Q5->XIPHY_BITSLICE_TILE_32_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_RX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_IDELAY01_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY01_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_22_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_TX_D0->>XIPHY_BITSLICE_TILE_27_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_27_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_TX_D1->>XIPHY_BITSLICE_TILE_27_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_27_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_27_TX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_ODELAY01_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY01_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_27_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_IDELAY02_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_IDELAY02_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_ODELAY02_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_ODELAY02_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_18_IDELAY02_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY02_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_18_IDELAY02_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY02_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_18_IDELAY02_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY02_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_18_IDELAY02_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY02_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_18_IDELAY02_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY02_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_18_IDELAY02_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY02_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_18_IDELAY02_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY02_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_18_IDELAY02_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY02_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_18_IDELAY02_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY02_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_18_RX_NDQ2_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_NDQ2_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_18_RX_PDQ2_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_PDQ2_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_18_ODELAY02_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY02_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_18_ODELAY02_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY02_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_18_ODELAY02_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY02_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_18_ODELAY02_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY02_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_18_ODELAY02_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY02_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_18_ODELAY02_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY02_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_18_ODELAY02_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY02_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_18_ODELAY02_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY02_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_18_ODELAY02_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY02_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_RX_CLK->XIPHY_BITSLICE_TILE_32_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_RX_CLK->XIPHY_BITSLICE_TILE_32_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_RX_CLK->XIPHY_BITSLICE_TILE_32_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_RX_CLK->XIPHY_BITSLICE_TILE_32_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_RX_D->XIPHY_BITSLICE_TILE_32_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_RX_DQS_OUT->XIPHY_CONTROL_18_DQS_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_DQS_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_RX_D_PIN->>XIPHY_BITSLICE_TILE_32_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_32_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_RX_Q5->XIPHY_BITSLICE_TILE_37_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_RX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_IDELAY02_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY02_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_27_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_TX_D0->>XIPHY_BITSLICE_TILE_32_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_32_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_TX_D1->>XIPHY_BITSLICE_TILE_32_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_32_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_32_TX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_ODELAY02_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY02_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_32_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_IDELAY03_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_IDELAY03_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_ODELAY03_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_ODELAY03_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_18_IDELAY03_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY03_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_18_IDELAY03_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY03_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_18_IDELAY03_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY03_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_18_IDELAY03_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY03_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_18_IDELAY03_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY03_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_18_IDELAY03_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY03_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_18_IDELAY03_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY03_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_18_IDELAY03_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY03_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_18_IDELAY03_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY03_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_18_RX_NDQ3_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_NDQ3_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_18_RX_PDQ3_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_PDQ3_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_18_ODELAY03_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY03_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_18_ODELAY03_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY03_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_18_ODELAY03_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY03_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_18_ODELAY03_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY03_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_18_ODELAY03_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY03_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_18_ODELAY03_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY03_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_18_ODELAY03_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY03_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_18_ODELAY03_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY03_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_18_ODELAY03_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY03_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_RX_CLK->XIPHY_BITSLICE_TILE_37_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_RX_CLK->XIPHY_BITSLICE_TILE_37_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_RX_CLK->XIPHY_BITSLICE_TILE_37_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_RX_CLK->XIPHY_BITSLICE_TILE_37_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_RX_D->XIPHY_BITSLICE_TILE_37_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_RX_DQS_OUT->XIPHY_CONTROL_18_DQS_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_DQS_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_RX_D_PIN->>XIPHY_BITSLICE_TILE_37_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_37_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_RX_Q5->XIPHY_BITSLICE_TILE_42_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_RX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_IDELAY03_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY03_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_32_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_TX_D0->>XIPHY_BITSLICE_TILE_37_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_37_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_TX_D1->>XIPHY_BITSLICE_TILE_37_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_37_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_37_TX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_ODELAY03_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY03_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_37_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_IDELAY04_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_IDELAY04_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_ODELAY04_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_ODELAY04_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_18_IDELAY04_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY04_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_18_IDELAY04_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY04_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_18_IDELAY04_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY04_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_18_IDELAY04_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY04_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_18_IDELAY04_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY04_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_18_IDELAY04_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY04_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_18_IDELAY04_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY04_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_18_IDELAY04_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY04_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_18_IDELAY04_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY04_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_18_RX_NDQ4_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_NDQ4_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_18_RX_PDQ4_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_PDQ4_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_18_ODELAY04_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY04_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_18_ODELAY04_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY04_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_18_ODELAY04_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY04_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_18_ODELAY04_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY04_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_18_ODELAY04_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY04_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_18_ODELAY04_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY04_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_18_ODELAY04_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY04_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_18_ODELAY04_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY04_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_18_ODELAY04_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY04_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_RX_CLK->XIPHY_BITSLICE_TILE_42_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_RX_CLK->XIPHY_BITSLICE_TILE_42_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_RX_CLK->XIPHY_BITSLICE_TILE_42_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_RX_CLK->XIPHY_BITSLICE_TILE_42_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_RX_D->XIPHY_BITSLICE_TILE_42_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_RX_DQS_OUT->XIPHY_CONTROL_18_DQS_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_DQS_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_RX_D_PIN->>XIPHY_BITSLICE_TILE_42_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_42_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_RX_Q5->XIPHY_BITSLICE_TILE_47_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_RX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_IDELAY04_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY04_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_37_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_TX_D0->>XIPHY_BITSLICE_TILE_42_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_42_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_TX_D1->>XIPHY_BITSLICE_TILE_42_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_42_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_42_TX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_ODELAY04_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY04_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_42_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_IDELAY05_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_IDELAY05_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_ODELAY05_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_ODELAY05_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_18_IDELAY05_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY05_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_18_IDELAY05_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY05_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_18_IDELAY05_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY05_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_18_IDELAY05_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY05_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_18_IDELAY05_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY05_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_18_IDELAY05_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY05_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_18_IDELAY05_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY05_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_18_IDELAY05_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY05_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_18_IDELAY05_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY05_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_18_RX_NDQ5_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_NDQ5_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_18_RX_PDQ5_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_PDQ5_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_18_ODELAY05_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY05_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_18_ODELAY05_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY05_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_18_ODELAY05_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY05_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_18_ODELAY05_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY05_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_18_ODELAY05_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY05_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_18_ODELAY05_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY05_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_18_ODELAY05_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY05_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_18_ODELAY05_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY05_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_18_ODELAY05_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY05_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_RX_CLK->XIPHY_BITSLICE_TILE_47_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_RX_CLK->XIPHY_BITSLICE_TILE_47_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_RX_CLK->XIPHY_BITSLICE_TILE_47_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_RX_CLK->XIPHY_BITSLICE_TILE_47_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_RX_D->XIPHY_BITSLICE_TILE_47_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_RX_DQS_OUT->XIPHY_CONTROL_18_DQS_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_DQS_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_RX_D_PIN->>XIPHY_BITSLICE_TILE_47_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_47_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_RX_Q5->XIPHY_BITSLICE_TILE_52_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_RX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_IDELAY05_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY05_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_42_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_TX_D0->>XIPHY_BITSLICE_TILE_47_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_47_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_TX_D1->>XIPHY_BITSLICE_TILE_47_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_47_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_47_TX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_ODELAY05_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY05_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_47_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_IDELAY06_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_IDELAY06_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_18_FIXED_ODELAY06_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXED_ODELAY06_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_18_IDELAY06_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY06_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_18_IDELAY06_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY06_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_18_IDELAY06_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY06_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_18_IDELAY06_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY06_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_18_IDELAY06_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY06_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_18_IDELAY06_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY06_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_18_IDELAY06_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY06_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_18_IDELAY06_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY06_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_18_IDELAY06_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_IDELAY06_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_18_RX_NDQ6_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_NDQ6_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_18_RX_PDQ6_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RX_PDQ6_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_18_ODELAY06_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY06_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_18_ODELAY06_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY06_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_18_ODELAY06_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY06_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_18_ODELAY06_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY06_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_18_ODELAY06_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY06_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_18_ODELAY06_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY06_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_18_ODELAY06_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY06_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_18_ODELAY06_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY06_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_18_ODELAY06_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_ODELAY06_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_RX_CLK->XIPHY_BITSLICE_TILE_52_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_RX_CLK->XIPHY_BITSLICE_TILE_52_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_RX_CLK->XIPHY_BITSLICE_TILE_52_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_RX_CLK->XIPHY_BITSLICE_TILE_52_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_RX_D->XIPHY_BITSLICE_TILE_52_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_RX_DQS_OUT->XIPHY_CONTROL_18_DQS_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_DQS_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_RX_D_PIN->>XIPHY_BITSLICE_TILE_52_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_52_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_RX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_IDELAY06_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY06_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_47_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_TX_D0->>XIPHY_BITSLICE_TILE_52_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_52_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_TX_D1->>XIPHY_BITSLICE_TILE_52_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_52_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_52_TX_VTC_READY->XIPHY_CONTROL_18_VTC_READY_ODELAY06_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY06_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_52_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_IDELAY00_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_IDELAY00_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_ODELAY00_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_ODELAY00_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_19_IDELAY00_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY00_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_19_IDELAY00_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY00_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_19_IDELAY00_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY00_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_19_IDELAY00_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY00_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_19_IDELAY00_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY00_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_19_IDELAY00_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY00_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_19_IDELAY00_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY00_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_19_IDELAY00_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY00_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_19_IDELAY00_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY00_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_19_RX_NDQ0_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_NDQ0_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_19_RX_PDQ0_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_PDQ0_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_19_ODELAY00_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY00_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_19_ODELAY00_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY00_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_19_ODELAY00_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY00_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_19_ODELAY00_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY00_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_19_ODELAY00_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY00_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_19_ODELAY00_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY00_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_19_ODELAY00_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY00_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_19_ODELAY00_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY00_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_19_ODELAY00_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY00_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_RX_CLK->XIPHY_BITSLICE_TILE_57_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_RX_CLK->XIPHY_BITSLICE_TILE_57_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_RX_CLK->XIPHY_BITSLICE_TILE_57_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_RX_CLK->XIPHY_BITSLICE_TILE_57_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_RX_D->XIPHY_BITSLICE_TILE_57_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_RX_DQS_OUT->XIPHY_CONTROL_19_DQS_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_DQS_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_RX_D_PIN->>XIPHY_BITSLICE_TILE_57_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_57_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_RX_Q5->XIPHY_BITSLICE_TILE_62_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_RX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_IDELAY00_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY00_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_TX_D0->>XIPHY_BITSLICE_TILE_57_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_57_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_TX_D1->>XIPHY_BITSLICE_TILE_57_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_57_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_57_TX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_ODELAY00_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY00_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_57_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_IDELAY01_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_IDELAY01_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_ODELAY01_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_ODELAY01_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_19_IDELAY01_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY01_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_19_IDELAY01_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY01_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_19_IDELAY01_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY01_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_19_IDELAY01_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY01_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_19_IDELAY01_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY01_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_19_IDELAY01_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY01_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_19_IDELAY01_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY01_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_19_IDELAY01_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY01_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_19_IDELAY01_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY01_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_19_RX_NDQ1_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_NDQ1_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_19_RX_PDQ1_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_PDQ1_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_19_ODELAY01_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY01_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_19_ODELAY01_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY01_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_19_ODELAY01_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY01_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_19_ODELAY01_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY01_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_19_ODELAY01_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY01_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_19_ODELAY01_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY01_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_19_ODELAY01_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY01_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_19_ODELAY01_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY01_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_19_ODELAY01_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY01_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_RX_CLK->XIPHY_BITSLICE_TILE_62_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_RX_CLK->XIPHY_BITSLICE_TILE_62_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_RX_CLK->XIPHY_BITSLICE_TILE_62_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_RX_CLK->XIPHY_BITSLICE_TILE_62_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_RX_D->XIPHY_BITSLICE_TILE_62_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_RX_DQS_OUT->XIPHY_CONTROL_19_DQS_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_DQS_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_RX_D_PIN->>XIPHY_BITSLICE_TILE_62_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_62_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_RX_Q5->XIPHY_BITSLICE_TILE_67_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_RX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_IDELAY01_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY01_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_57_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_TX_D0->>XIPHY_BITSLICE_TILE_62_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_62_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_TX_D1->>XIPHY_BITSLICE_TILE_62_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_62_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_62_TX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_ODELAY01_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY01_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_62_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_IDELAY02_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_IDELAY02_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_ODELAY02_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_ODELAY02_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_19_IDELAY02_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY02_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_19_IDELAY02_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY02_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_19_IDELAY02_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY02_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_19_IDELAY02_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY02_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_19_IDELAY02_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY02_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_19_IDELAY02_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY02_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_19_IDELAY02_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY02_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_19_IDELAY02_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY02_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_19_IDELAY02_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY02_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_19_RX_NDQ2_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_NDQ2_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_19_RX_PDQ2_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_PDQ2_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_19_ODELAY02_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY02_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_19_ODELAY02_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY02_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_19_ODELAY02_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY02_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_19_ODELAY02_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY02_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_19_ODELAY02_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY02_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_19_ODELAY02_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY02_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_19_ODELAY02_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY02_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_19_ODELAY02_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY02_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_19_ODELAY02_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY02_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_RX_CLK->XIPHY_BITSLICE_TILE_67_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_RX_CLK->XIPHY_BITSLICE_TILE_67_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_RX_CLK->XIPHY_BITSLICE_TILE_67_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_RX_CLK->XIPHY_BITSLICE_TILE_67_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_RX_D->XIPHY_BITSLICE_TILE_67_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_RX_DQS_OUT->XIPHY_CONTROL_19_DQS_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_DQS_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_RX_D_PIN->>XIPHY_BITSLICE_TILE_67_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_67_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_RX_Q5->XIPHY_BITSLICE_TILE_72_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_RX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_IDELAY02_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY02_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_62_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_TX_D0->>XIPHY_BITSLICE_TILE_67_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_67_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_TX_D1->>XIPHY_BITSLICE_TILE_67_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_67_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_67_TX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_ODELAY02_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY02_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_67_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_IDELAY03_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_IDELAY03_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_ODELAY03_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_ODELAY03_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_19_IDELAY03_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY03_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_19_IDELAY03_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY03_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_19_IDELAY03_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY03_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_19_IDELAY03_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY03_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_19_IDELAY03_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY03_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_19_IDELAY03_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY03_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_19_IDELAY03_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY03_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_19_IDELAY03_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY03_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_19_IDELAY03_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY03_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_19_RX_NDQ3_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_NDQ3_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_19_RX_PDQ3_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_PDQ3_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_19_ODELAY03_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY03_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_19_ODELAY03_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY03_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_19_ODELAY03_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY03_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_19_ODELAY03_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY03_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_19_ODELAY03_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY03_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_19_ODELAY03_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY03_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_19_ODELAY03_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY03_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_19_ODELAY03_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY03_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_19_ODELAY03_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY03_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_RX_CLK->XIPHY_BITSLICE_TILE_72_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_RX_CLK->XIPHY_BITSLICE_TILE_72_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_RX_CLK->XIPHY_BITSLICE_TILE_72_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_RX_CLK->XIPHY_BITSLICE_TILE_72_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_RX_D->XIPHY_BITSLICE_TILE_72_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_RX_DQS_OUT->XIPHY_CONTROL_19_DQS_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_DQS_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_RX_D_PIN->>XIPHY_BITSLICE_TILE_72_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_72_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_RX_Q5->XIPHY_BITSLICE_TILE_77_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_RX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_IDELAY03_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY03_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_67_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_TX_D0->>XIPHY_BITSLICE_TILE_72_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_72_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_TX_D1->>XIPHY_BITSLICE_TILE_72_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_72_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_72_TX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_ODELAY03_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY03_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_72_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_IDELAY04_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_IDELAY04_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_ODELAY04_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_ODELAY04_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_19_IDELAY04_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY04_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_19_IDELAY04_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY04_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_19_IDELAY04_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY04_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_19_IDELAY04_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY04_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_19_IDELAY04_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY04_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_19_IDELAY04_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY04_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_19_IDELAY04_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY04_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_19_IDELAY04_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY04_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_19_IDELAY04_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY04_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_19_RX_NDQ4_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_NDQ4_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_19_RX_PDQ4_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_PDQ4_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_19_ODELAY04_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY04_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_19_ODELAY04_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY04_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_19_ODELAY04_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY04_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_19_ODELAY04_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY04_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_19_ODELAY04_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY04_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_19_ODELAY04_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY04_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_19_ODELAY04_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY04_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_19_ODELAY04_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY04_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_19_ODELAY04_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY04_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_RX_CLK->XIPHY_BITSLICE_TILE_77_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_RX_CLK->XIPHY_BITSLICE_TILE_77_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_RX_CLK->XIPHY_BITSLICE_TILE_77_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_RX_CLK->XIPHY_BITSLICE_TILE_77_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_RX_D->XIPHY_BITSLICE_TILE_77_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_RX_DQS_OUT->XIPHY_CONTROL_19_DQS_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_DQS_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_RX_D_PIN->>XIPHY_BITSLICE_TILE_77_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_77_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_RX_Q5->XIPHY_BITSLICE_TILE_82_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_RX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_IDELAY04_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY04_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_72_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_TX_D0->>XIPHY_BITSLICE_TILE_77_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_77_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_TX_D1->>XIPHY_BITSLICE_TILE_77_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_77_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_77_TX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_ODELAY04_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY04_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_77_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_IDELAY05_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_IDELAY05_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_DELAY_FORMAT->XIPHY_CONTROL_19_FIXED_ODELAY05_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXED_ODELAY05_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_DELAY_FORMAT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO0->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO1->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO2->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO3->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO4->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO5->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO6->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO7->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO8->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO9->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO10->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO11->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO12->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO13->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO14->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO15->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO16->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_16_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_16_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO17->XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_17_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_17_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT0->XIPHY_CONTROL_19_IDELAY05_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY05_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT1->XIPHY_CONTROL_19_IDELAY05_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY05_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT2->XIPHY_CONTROL_19_IDELAY05_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY05_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT3->XIPHY_CONTROL_19_IDELAY05_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY05_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT4->XIPHY_CONTROL_19_IDELAY05_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY05_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT5->XIPHY_CONTROL_19_IDELAY05_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY05_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT6->XIPHY_CONTROL_19_IDELAY05_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY05_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT7->XIPHY_CONTROL_19_IDELAY05_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY05_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT8->XIPHY_CONTROL_19_IDELAY05_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_IDELAY05_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_DDR_EN_DQS->XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_DDR_EN_DQS"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_N0_DQ_OUT->XIPHY_CONTROL_19_RX_NDQ5_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_NDQ5_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_N0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_RX_P0_DQ_OUT->XIPHY_CONTROL_19_RX_PDQ5_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RX_PDQ5_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_P0_DQ_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT0->XIPHY_CONTROL_19_ODELAY05_IN0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY05_IN0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT1->XIPHY_CONTROL_19_ODELAY05_IN1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY05_IN1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT2->XIPHY_CONTROL_19_ODELAY05_IN2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY05_IN2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT3->XIPHY_CONTROL_19_ODELAY05_IN3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY05_IN3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT4->XIPHY_CONTROL_19_ODELAY05_IN4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY05_IN4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT5->XIPHY_CONTROL_19_ODELAY05_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY05_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT6->XIPHY_CONTROL_19_ODELAY05_IN6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY05_IN6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT7->XIPHY_CONTROL_19_ODELAY05_IN7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY05_IN7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT8->XIPHY_CONTROL_19_ODELAY05_IN8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_ODELAY05_IN8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_BS2CTL_TX_DDR_PHASE_SEL->XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_DDR_PHASE_SEL"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_RX_CLK->XIPHY_BITSLICE_TILE_82_RX_CLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_RX_CLK->XIPHY_BITSLICE_TILE_82_RX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_RX_CLK->XIPHY_BITSLICE_TILE_82_TX_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_RX_CLK->XIPHY_BITSLICE_TILE_82_TX_OCLKDIV_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_OCLKDIV_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_RX_D->XIPHY_BITSLICE_TILE_82_RX_D_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_D_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_RX_D"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_RX_DQS_OUT->XIPHY_CONTROL_19_DQS_IN5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_DQS_IN5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_RX_DQS_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_RX_D_PIN->>XIPHY_BITSLICE_TILE_82_RX_Q5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_Q5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_82_RX_D_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_RX_Q5->XIPHY_BITSLICE_TILE_22_RX2TX_CASC_RETURN_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX2TX_CASC_RETURN_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_RX_Q5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_RX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_IDELAY05_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY05_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_RX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_TX2RX_CASC_OUT->XIPHY_BITSLICE_TILE_77_TX2RX_CASC_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX2RX_CASC_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_TX2RX_CASC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_TX_D0->>XIPHY_BITSLICE_TILE_82_TX_Q": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_Q",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_82_TX_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_TX_D1->>XIPHY_BITSLICE_TILE_82_TX_T_OUT": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_T_OUT",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BITSLICE_TILE_82_TX_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BITSLICE_TILE_82_TX_VTC_READY->XIPHY_CONTROL_19_VTC_READY_ODELAY05_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY05_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BITSLICE_TILE_82_TX_VTC_READY"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_LOW->XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_LOW_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_LOW_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_LOW"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_LOW->XIPHY_CONTROL_19_RIU_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_RIU_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_LOW"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_UPP->XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_UPP_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_UPP_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_UPP"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_UPP->XIPHY_CONTROL_18_RIU_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_RIU_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_UPP"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_LOW_SMX->XIPHY_CONTROL_19_CLB2PHY_CTRL_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2PHY_CTRL_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_LOW_SMX"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_UPP_SMX->XIPHY_CONTROL_18_CLB2PHY_CTRL_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2PHY_CTRL_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_UPP_SMX"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK0->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX0": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX0",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK1->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX1": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX1",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK2->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX2": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX2",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK3->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX3": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX3",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK4->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX4": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX4",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK5->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK6->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX6": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX6",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK7->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX7": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX7",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK8->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX8": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX8",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK9->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX9": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX9",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK10->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX10": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX10",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK11->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX11": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX11",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK12->>XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX12": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX12",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX0->XIPHY_BITSLICE_TILE_57_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX1->XIPHY_BITSLICE_TILE_62_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX2->XIPHY_BITSLICE_TILE_67_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX3->XIPHY_BITSLICE_TILE_72_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX4->XIPHY_BITSLICE_TILE_77_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX5->XIPHY_BITSLICE_TILE_82_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX6->XIPHY_BITSLICE_TILE_22_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX7->XIPHY_BITSLICE_TILE_27_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX8->XIPHY_BITSLICE_TILE_32_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX9->XIPHY_BITSLICE_TILE_37_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX10->XIPHY_BITSLICE_TILE_42_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX11->XIPHY_BITSLICE_TILE_47_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX12->XIPHY_BITSLICE_TILE_52_CLB2PHY_FIFO_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_CLB2PHY_FIFO_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX0->XIPHY_BITSLICE_TILE_57_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX1->XIPHY_BITSLICE_TILE_62_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX2->XIPHY_BITSLICE_TILE_67_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX3->XIPHY_BITSLICE_TILE_72_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX4->XIPHY_BITSLICE_TILE_77_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX5->XIPHY_BITSLICE_TILE_82_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX6->XIPHY_BITSLICE_TILE_22_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX7->XIPHY_BITSLICE_TILE_27_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX8->XIPHY_BITSLICE_TILE_32_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX9->XIPHY_BITSLICE_TILE_37_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX10->XIPHY_BITSLICE_TILE_42_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX11->XIPHY_BITSLICE_TILE_47_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX12->XIPHY_BITSLICE_TILE_52_RX_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX0->XIPHY_BITSLICE_TILE_57_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX1->XIPHY_BITSLICE_TILE_62_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX2->XIPHY_BITSLICE_TILE_67_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX3->XIPHY_BITSLICE_TILE_72_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX4->XIPHY_BITSLICE_TILE_77_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX5->XIPHY_BITSLICE_TILE_82_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX6->XIPHY_BITSLICE_TILE_22_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX7->XIPHY_BITSLICE_TILE_27_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX8->XIPHY_BITSLICE_TILE_32_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX9->XIPHY_BITSLICE_TILE_37_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX10->XIPHY_BITSLICE_TILE_42_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX11->XIPHY_BITSLICE_TILE_47_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX12->XIPHY_BITSLICE_TILE_52_TX_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX0->XIPHY_BITSLICE_TILE_57_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX1->XIPHY_BITSLICE_TILE_62_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX2->XIPHY_BITSLICE_TILE_67_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX3->XIPHY_BITSLICE_TILE_72_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX4->XIPHY_BITSLICE_TILE_77_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX5->XIPHY_BITSLICE_TILE_82_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX6->XIPHY_BITSLICE_TILE_22_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX7->XIPHY_BITSLICE_TILE_27_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX8->XIPHY_BITSLICE_TILE_32_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX9->XIPHY_BITSLICE_TILE_37_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX10->XIPHY_BITSLICE_TILE_42_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX11->XIPHY_BITSLICE_TILE_47_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX12->XIPHY_BITSLICE_TILE_52_RX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX0->XIPHY_BITSLICEWRITE_SITE_14_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX1->XIPHY_BITSLICEWRITE_SITE_15_REGRST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_REGRST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX0->XIPHY_BITSLICE_TILE_57_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX1->XIPHY_BITSLICE_TILE_62_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX2->XIPHY_BITSLICE_TILE_67_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX3->XIPHY_BITSLICE_TILE_72_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX4->XIPHY_BITSLICE_TILE_77_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX5->XIPHY_BITSLICE_TILE_82_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX6->XIPHY_BITSLICE_TILE_22_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX7->XIPHY_BITSLICE_TILE_27_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX8->XIPHY_BITSLICE_TILE_32_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX9->XIPHY_BITSLICE_TILE_37_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX10->XIPHY_BITSLICE_TILE_42_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX11->XIPHY_BITSLICE_TILE_47_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX12->XIPHY_BITSLICE_TILE_52_TX_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX0->XIPHY_BITSLICEWRITE_SITE_14_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX1->XIPHY_BITSLICEWRITE_SITE_15_RST_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_RST_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW0_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX0": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX0",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW0_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW1_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX1": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX1",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW1_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW2_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX2": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX2",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW2_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW3_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX3": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX3",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW3_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW4_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX4": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX4",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW4_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW5_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW5_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX0->XIPHY_BITSLICE_TILE_57_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX1->XIPHY_BITSLICE_TILE_62_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX2->XIPHY_BITSLICE_TILE_67_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX3->XIPHY_BITSLICE_TILE_72_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX4->XIPHY_BITSLICE_TILE_77_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX5->XIPHY_BITSLICE_TILE_82_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP0_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX0": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX0",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP0_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP1_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX1": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX1",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP1_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP2_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX2": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX2",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP2_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP3_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX3": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX3",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP3_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP4_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX4": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX4",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP4_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP5_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP5_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP6_PIN->>XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX6": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX6",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP6_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX0->XIPHY_BITSLICE_TILE_22_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX1->XIPHY_BITSLICE_TILE_27_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX2->XIPHY_BITSLICE_TILE_32_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX3->XIPHY_BITSLICE_TILE_37_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX4->XIPHY_BITSLICE_TILE_42_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX5->XIPHY_BITSLICE_TILE_47_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX6->XIPHY_BITSLICE_TILE_52_CTL2BS_RX_RECALIBRATE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_CTL2BS_RX_RECALIBRATE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTRL_RST_LOW->>XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_LOW_SMX": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_LOW_SMX",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTRL_RST_LOW"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_CTRL_RST_UPP->>XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_UPP_SMX": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_UPP_SMX",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_CTRL_RST_UPP"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST0->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX0": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX0",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST1->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX1": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX1",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST2->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX2": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX2",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST3->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX3": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX3",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST4->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX4": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX4",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST5->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST6->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX6": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX6",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST7->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX7": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX7",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST8->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX8": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX8",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST9->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX9": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX9",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST10->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX10": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX10",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST11->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX11": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX11",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_IDELAY_RST12->>XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX12": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX12",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_IDELAY_RST12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST0->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX0": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX0",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST1->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX1": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX1",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST2->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX2": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX2",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST3->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX3": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX3",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST4->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX4": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX4",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST5->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST6->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX6": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX6",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST7->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX7": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX7",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST8->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX8": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX8",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST9->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX9": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX9",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST10->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX10": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX10",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST11->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX11": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX11",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_ODELAY_RST12->>XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX12": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX12",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_ODELAY_RST12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RCLK2PHY_CLKDR->XIPHY_BYTE_TEST_20_RCLK2PHY_CLKDR_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_RCLK2PHY_CLKDR_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_RCLK2PHY_CLKDR"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RCLK2PHY_SHIFTDR->XIPHY_BYTE_TEST_20_RCLK2PHY_SHIFTDR_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_RCLK2PHY_SHIFTDR_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_RCLK2PHY_SHIFTDR"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST0->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX0": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX0",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST1->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX1": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX1",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST2->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX2": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX2",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST3->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX3": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX3",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST4->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX4": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX4",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST5->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST6->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX6": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX6",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST7->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX7": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX7",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST8->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX8": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX8",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST9->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX9": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX9",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST10->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX10": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX10",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST11->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX11": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX11",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_RXBIT_RST12->>XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX12": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX12",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_RXBIT_RST12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_SCAN_INT_LOWER->XIPHY_CONTROL_19_SCAN_INT_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_SCAN_INT_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_SCAN_INT_LOWER"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_SCAN_INT_UPPER->XIPHY_CONTROL_18_SCAN_INT_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_SCAN_INT_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_SCAN_INT_UPPER"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TRISTATE_ODELAY_RST0->>XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX0": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX0",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TRISTATE_ODELAY_RST0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TRISTATE_ODELAY_RST1->>XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX1": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX1",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TRISTATE_ODELAY_RST1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST0->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX0": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX0",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST1->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX1": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX1",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST2->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX2": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX2",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST3->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX3": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX3",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST4->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX4": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX4",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST5->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST6->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX6": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX6",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST7->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX7": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX7",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST8->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX8": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX8",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST9->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX9": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX9",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST10->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX10": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX10",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST11->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX11": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX11",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_RST12->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX12": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX12",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_RST12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_TRI_RST0->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX0": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX0",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_TRI_RST0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_TXBIT_TRI_RST1->>XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX1": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX1",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_BYTE_TEST_20_TXBIT_TRI_RST1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_XIPHY_CLK_STOP_CTRL_LOW->XIPHY_CONTROL_19_CLK_STOP_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLK_STOP_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_XIPHY_CLK_STOP_CTRL_LOW"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_BYTE_TEST_20_XIPHY_CLK_STOP_CTRL_UPP->XIPHY_CONTROL_18_CLK_STOP_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLK_STOP_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_BYTE_TEST_20_XIPHY_CLK_STOP_CTRL_UPP"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_BS_RESET_TRI->XIPHY_BITSLICEWRITE_SITE_15_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_BS_RESET_TRI"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR0->XIPHY_CONTROL_18_CLB2RIU_ADDR0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR0->XIPHY_CONTROL_19_CLB2RIU_ADDR0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR1->XIPHY_CONTROL_18_CLB2RIU_ADDR1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR1->XIPHY_CONTROL_19_CLB2RIU_ADDR1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR2->XIPHY_CONTROL_18_CLB2RIU_ADDR2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR2->XIPHY_CONTROL_19_CLB2RIU_ADDR2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR3->XIPHY_CONTROL_18_CLB2RIU_ADDR3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR3->XIPHY_CONTROL_19_CLB2RIU_ADDR3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR4->XIPHY_CONTROL_18_CLB2RIU_ADDR4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR4->XIPHY_CONTROL_19_CLB2RIU_ADDR4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR5->XIPHY_CONTROL_18_CLB2RIU_ADDR5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_ADDR5->XIPHY_CONTROL_19_CLB2RIU_ADDR5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA0->XIPHY_CONTROL_18_CLB2RIU_WR_DATA0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA0->XIPHY_CONTROL_19_CLB2RIU_WR_DATA0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA1->XIPHY_CONTROL_18_CLB2RIU_WR_DATA1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA1->XIPHY_CONTROL_19_CLB2RIU_WR_DATA1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA2->XIPHY_CONTROL_18_CLB2RIU_WR_DATA2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA2->XIPHY_CONTROL_19_CLB2RIU_WR_DATA2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA3->XIPHY_CONTROL_18_CLB2RIU_WR_DATA3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA3->XIPHY_CONTROL_19_CLB2RIU_WR_DATA3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA4->XIPHY_CONTROL_18_CLB2RIU_WR_DATA4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA4->XIPHY_CONTROL_19_CLB2RIU_WR_DATA4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA5->XIPHY_CONTROL_18_CLB2RIU_WR_DATA5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA5->XIPHY_CONTROL_19_CLB2RIU_WR_DATA5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA6->XIPHY_CONTROL_18_CLB2RIU_WR_DATA6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA6->XIPHY_CONTROL_19_CLB2RIU_WR_DATA6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA7->XIPHY_CONTROL_18_CLB2RIU_WR_DATA7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA7->XIPHY_CONTROL_19_CLB2RIU_WR_DATA7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA8->XIPHY_CONTROL_18_CLB2RIU_WR_DATA8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA8->XIPHY_CONTROL_19_CLB2RIU_WR_DATA8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA9->XIPHY_CONTROL_18_CLB2RIU_WR_DATA9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA9->XIPHY_CONTROL_19_CLB2RIU_WR_DATA9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA10->XIPHY_CONTROL_18_CLB2RIU_WR_DATA10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA10->XIPHY_CONTROL_19_CLB2RIU_WR_DATA10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA11->XIPHY_CONTROL_18_CLB2RIU_WR_DATA11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA11->XIPHY_CONTROL_19_CLB2RIU_WR_DATA11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA12->XIPHY_CONTROL_18_CLB2RIU_WR_DATA12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA12->XIPHY_CONTROL_19_CLB2RIU_WR_DATA12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA13->XIPHY_CONTROL_18_CLB2RIU_WR_DATA13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA13->XIPHY_CONTROL_19_CLB2RIU_WR_DATA13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA14->XIPHY_CONTROL_18_CLB2RIU_WR_DATA14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA14->XIPHY_CONTROL_19_CLB2RIU_WR_DATA14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA15->XIPHY_CONTROL_18_CLB2RIU_WR_DATA15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_DATA15->XIPHY_CONTROL_19_CLB2RIU_WR_DATA15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_EN->XIPHY_CONTROL_18_CLB2RIU_WR_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_EN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLB2RIU_WR_EN->XIPHY_CONTROL_19_CLB2RIU_WR_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLB2RIU_WR_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLB2RIU_WR_EN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_CLK_FROM_EXT->XIPHY_CONTROL_18_CLK_FROM_EXT_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_CLK_FROM_EXT_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_CLK_FROM_EXT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DDR_CLK_OUT0->XIPHY_BITSLICE_TILE_22_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DDR_CLK_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DDR_CLK_OUT1->XIPHY_BITSLICE_TILE_27_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DDR_CLK_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DDR_CLK_OUT2->XIPHY_BITSLICE_TILE_32_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DDR_CLK_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DDR_CLK_OUT3->XIPHY_BITSLICE_TILE_37_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DDR_CLK_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DDR_CLK_OUT4->XIPHY_BITSLICE_TILE_42_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DDR_CLK_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DDR_CLK_OUT5->XIPHY_BITSLICE_TILE_47_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DDR_CLK_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DDR_CLK_OUT6->XIPHY_BITSLICE_TILE_52_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DDR_CLK_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DDR_CLK_OUT7->XIPHY_BITSLICEWRITE_SITE_15_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DDR_CLK_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV2_CLK_OUT0->XIPHY_BITSLICE_TILE_22_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV2_CLK_OUT1->XIPHY_BITSLICE_TILE_27_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV2_CLK_OUT2->XIPHY_BITSLICE_TILE_32_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV2_CLK_OUT3->XIPHY_BITSLICE_TILE_37_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV2_CLK_OUT4->XIPHY_BITSLICE_TILE_42_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV2_CLK_OUT5->XIPHY_BITSLICE_TILE_47_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV2_CLK_OUT6->XIPHY_BITSLICE_TILE_52_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV2_CLK_OUT7->XIPHY_BITSLICEWRITE_SITE_15_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV_CLK_OUT0->XIPHY_BITSLICE_TILE_22_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV_CLK_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV_CLK_OUT1->XIPHY_BITSLICE_TILE_27_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV_CLK_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV_CLK_OUT2->XIPHY_BITSLICE_TILE_32_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV_CLK_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV_CLK_OUT3->XIPHY_BITSLICE_TILE_37_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV_CLK_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV_CLK_OUT4->XIPHY_BITSLICE_TILE_42_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV_CLK_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV_CLK_OUT5->XIPHY_BITSLICE_TILE_47_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV_CLK_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV_CLK_OUT6->XIPHY_BITSLICE_TILE_52_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV_CLK_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DIV_CLK_OUT7->XIPHY_BITSLICEWRITE_SITE_15_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DIV_CLK_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYNAMIC_MODE_EN0->XIPHY_BITSLICE_TILE_22_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYNAMIC_MODE_EN1->XIPHY_BITSLICE_TILE_27_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYNAMIC_MODE_EN2->XIPHY_BITSLICE_TILE_32_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYNAMIC_MODE_EN3->XIPHY_BITSLICE_TILE_37_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYNAMIC_MODE_EN4->XIPHY_BITSLICE_TILE_42_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYNAMIC_MODE_EN5->XIPHY_BITSLICE_TILE_47_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYNAMIC_MODE_EN6->XIPHY_BITSLICE_TILE_52_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYNAMIC_MODE_EN7->XIPHY_BITSLICEWRITE_SITE_15_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYN_DCI_OUT0->>PHY2IOB_ODT_OUT_BYTE6": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYN_DCI_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYN_DCI_OUT1->>PHY2IOB_ODT_OUT_BYTE7": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYN_DCI_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYN_DCI_OUT2->>PHY2IOB_ODT_OUT_BYTE8": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE8",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYN_DCI_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYN_DCI_OUT3->>PHY2IOB_ODT_OUT_BYTE9": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE9",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYN_DCI_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYN_DCI_OUT4->>PHY2IOB_ODT_OUT_BYTE10": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE10",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYN_DCI_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYN_DCI_OUT5->>PHY2IOB_ODT_OUT_BYTE11": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE11",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYN_DCI_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_DYN_DCI_OUT6->>PHY2IOB_ODT_OUT_BYTE12": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE12",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_DYN_DCI_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_EN_DIV_DLY_OE0->XIPHY_BITSLICEWRITE_SITE_15_D0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_D0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_EN_DIV_DLY_OE1->XIPHY_BITSLICEWRITE_SITE_15_D1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_D1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_EN_DIV_DLY_OE2->XIPHY_BITSLICEWRITE_SITE_15_D2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_D2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_EN_DIV_DLY_OE3->XIPHY_BITSLICEWRITE_SITE_15_D3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_D3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_EN_DIV_DLY_OE4->XIPHY_BITSLICEWRITE_SITE_15_D4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_D4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_EN_DIV_DLY_OE5->XIPHY_BITSLICEWRITE_SITE_15_D5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_D5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_EN_DIV_DLY_OE6->XIPHY_BITSLICEWRITE_SITE_15_D6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_D6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_EN_DIV_DLY_OE7->XIPHY_BITSLICEWRITE_SITE_15_D7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_D7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_FORCE_OE_B->XIPHY_BITSLICEWRITE_SITE_15_FORCE_OE_B_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_FORCE_OE_B_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_FORCE_OE_B"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY00_OUT0->XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY00_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY00_OUT1->XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY00_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY00_OUT2->XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY00_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY00_OUT3->XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY00_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY00_OUT4->XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY00_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY00_OUT5->XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY00_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY00_OUT6->XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY00_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY00_OUT7->XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY00_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY00_OUT8->XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY00_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY01_OUT0->XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY01_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY01_OUT1->XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY01_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY01_OUT2->XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY01_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY01_OUT3->XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY01_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY01_OUT4->XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY01_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY01_OUT5->XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY01_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY01_OUT6->XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY01_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY01_OUT7->XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY01_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY01_OUT8->XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY01_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY02_OUT0->XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY02_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY02_OUT1->XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY02_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY02_OUT2->XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY02_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY02_OUT3->XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY02_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY02_OUT4->XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY02_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY02_OUT5->XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY02_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY02_OUT6->XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY02_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY02_OUT7->XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY02_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY02_OUT8->XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY02_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY03_OUT0->XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY03_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY03_OUT1->XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY03_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY03_OUT2->XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY03_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY03_OUT3->XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY03_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY03_OUT4->XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY03_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY03_OUT5->XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY03_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY03_OUT6->XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY03_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY03_OUT7->XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY03_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY03_OUT8->XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY03_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY04_OUT0->XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY04_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY04_OUT1->XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY04_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY04_OUT2->XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY04_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY04_OUT3->XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY04_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY04_OUT4->XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY04_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY04_OUT5->XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY04_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY04_OUT6->XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY04_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY04_OUT7->XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY04_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY04_OUT8->XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY04_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY05_OUT0->XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY05_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY05_OUT1->XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY05_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY05_OUT2->XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY05_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY05_OUT3->XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY05_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY05_OUT4->XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY05_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY05_OUT5->XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY05_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY05_OUT6->XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY05_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY05_OUT7->XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY05_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY05_OUT8->XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY05_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY06_OUT0->XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY06_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY06_OUT1->XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY06_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY06_OUT2->XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY06_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY06_OUT3->XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY06_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY06_OUT4->XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY06_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY06_OUT5->XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY06_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY06_OUT6->XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY06_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY06_OUT7->XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY06_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY06_OUT8->XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY06_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CE_OUT0->XIPHY_BITSLICE_TILE_22_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CE_OUT1->XIPHY_BITSLICE_TILE_27_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CE_OUT2->XIPHY_BITSLICE_TILE_32_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CE_OUT3->XIPHY_BITSLICE_TILE_37_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CE_OUT4->XIPHY_BITSLICE_TILE_42_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CE_OUT5->XIPHY_BITSLICE_TILE_47_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CE_OUT6->XIPHY_BITSLICE_TILE_52_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CTRL_CLK0->XIPHY_BITSLICE_TILE_22_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CTRL_CLK1->XIPHY_BITSLICE_TILE_27_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CTRL_CLK2->XIPHY_BITSLICE_TILE_32_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CTRL_CLK3->XIPHY_BITSLICE_TILE_37_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CTRL_CLK4->XIPHY_BITSLICE_TILE_42_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CTRL_CLK5->XIPHY_BITSLICE_TILE_47_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_CTRL_CLK6->XIPHY_BITSLICE_TILE_52_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_INC_OUT0->XIPHY_BITSLICE_TILE_22_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_INC_OUT1->XIPHY_BITSLICE_TILE_27_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_INC_OUT2->XIPHY_BITSLICE_TILE_32_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_INC_OUT3->XIPHY_BITSLICE_TILE_37_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_INC_OUT4->XIPHY_BITSLICE_TILE_42_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_INC_OUT5->XIPHY_BITSLICE_TILE_47_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_INC_OUT6->XIPHY_BITSLICE_TILE_52_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_LD_OUT0->XIPHY_BITSLICE_TILE_22_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_LD_OUT1->XIPHY_BITSLICE_TILE_27_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_LD_OUT2->XIPHY_BITSLICE_TILE_32_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_LD_OUT3->XIPHY_BITSLICE_TILE_37_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_LD_OUT4->XIPHY_BITSLICE_TILE_42_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_LD_OUT5->XIPHY_BITSLICE_TILE_47_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IDELAY_LD_OUT6->XIPHY_BITSLICE_TILE_52_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IFIFO_BYPASS0->XIPHY_BITSLICE_TILE_22_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IFIFO_BYPASS0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IFIFO_BYPASS1->XIPHY_BITSLICE_TILE_27_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IFIFO_BYPASS1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IFIFO_BYPASS2->XIPHY_BITSLICE_TILE_32_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IFIFO_BYPASS2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IFIFO_BYPASS3->XIPHY_BITSLICE_TILE_37_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IFIFO_BYPASS3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IFIFO_BYPASS4->XIPHY_BITSLICE_TILE_42_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IFIFO_BYPASS4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IFIFO_BYPASS5->XIPHY_BITSLICE_TILE_47_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IFIFO_BYPASS5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_IFIFO_BYPASS6->XIPHY_BITSLICE_TILE_52_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_IFIFO_BYPASS6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_LOCAL_DIV_CLK->XIPHY_BYTE_TEST_20_DIV_CLK_OUT_UPP_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_DIV_CLK_OUT_UPP_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_LOCAL_DIV_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_NDQS_GT_OUT->XIPHY_CONTROL_19_NDQS_GT_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_NDQS_GT_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_NDQS_GT_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_NDQS_OUT0->XIPHY_BITSLICE_TILE_22_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_NDQS_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_NDQS_OUT1->XIPHY_BITSLICE_TILE_27_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_NDQS_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_NDQS_OUT2->XIPHY_BITSLICE_TILE_32_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_NDQS_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_NDQS_OUT3->XIPHY_BITSLICE_TILE_37_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_NDQS_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_NDQS_OUT4->XIPHY_BITSLICE_TILE_42_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_NDQS_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_NDQS_OUT5->XIPHY_BITSLICE_TILE_47_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_NDQS_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_NDQS_OUT6->XIPHY_BITSLICE_TILE_52_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_NDQS_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY00_OUT0->XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY00_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY00_OUT1->XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY00_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY00_OUT2->XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY00_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY00_OUT3->XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY00_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY00_OUT4->XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY00_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY00_OUT5->XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY00_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY00_OUT6->XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY00_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY00_OUT7->XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY00_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY00_OUT8->XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY00_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY01_OUT0->XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY01_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY01_OUT1->XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY01_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY01_OUT2->XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY01_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY01_OUT3->XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY01_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY01_OUT4->XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY01_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY01_OUT5->XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY01_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY01_OUT6->XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY01_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY01_OUT7->XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY01_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY01_OUT8->XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY01_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY02_OUT0->XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY02_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY02_OUT1->XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY02_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY02_OUT2->XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY02_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY02_OUT3->XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY02_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY02_OUT4->XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY02_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY02_OUT5->XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY02_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY02_OUT6->XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY02_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY02_OUT7->XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY02_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY02_OUT8->XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY02_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY03_OUT0->XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY03_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY03_OUT1->XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY03_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY03_OUT2->XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY03_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY03_OUT3->XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY03_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY03_OUT4->XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY03_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY03_OUT5->XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY03_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY03_OUT6->XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY03_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY03_OUT7->XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY03_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY03_OUT8->XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY03_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY04_OUT0->XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY04_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY04_OUT1->XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY04_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY04_OUT2->XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY04_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY04_OUT3->XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY04_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY04_OUT4->XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY04_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY04_OUT5->XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY04_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY04_OUT6->XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY04_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY04_OUT7->XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY04_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY04_OUT8->XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY04_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY05_OUT0->XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY05_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY05_OUT1->XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY05_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY05_OUT2->XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY05_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY05_OUT3->XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY05_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY05_OUT4->XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY05_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY05_OUT5->XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY05_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY05_OUT6->XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY05_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY05_OUT7->XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY05_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY05_OUT8->XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY05_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY06_OUT0->XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY06_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY06_OUT1->XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY06_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY06_OUT2->XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY06_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY06_OUT3->XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY06_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY06_OUT4->XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY06_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY06_OUT5->XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY06_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY06_OUT6->XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY06_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY06_OUT7->XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY06_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY06_OUT8->XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY06_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CE_OUT0->XIPHY_BITSLICE_TILE_22_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CE_OUT1->XIPHY_BITSLICE_TILE_27_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CE_OUT2->XIPHY_BITSLICE_TILE_32_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CE_OUT3->XIPHY_BITSLICE_TILE_37_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CE_OUT4->XIPHY_BITSLICE_TILE_42_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CE_OUT5->XIPHY_BITSLICE_TILE_47_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CE_OUT6->XIPHY_BITSLICE_TILE_52_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CTRL_CLK0->XIPHY_BITSLICE_TILE_22_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CTRL_CLK1->XIPHY_BITSLICE_TILE_27_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CTRL_CLK2->XIPHY_BITSLICE_TILE_32_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CTRL_CLK3->XIPHY_BITSLICE_TILE_37_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CTRL_CLK4->XIPHY_BITSLICE_TILE_42_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CTRL_CLK5->XIPHY_BITSLICE_TILE_47_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CTRL_CLK6->XIPHY_BITSLICE_TILE_52_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_CTRL_CLK7->XIPHY_BITSLICEWRITE_SITE_15_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_INC_OUT0->XIPHY_BITSLICE_TILE_22_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_INC_OUT1->XIPHY_BITSLICE_TILE_27_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_INC_OUT2->XIPHY_BITSLICE_TILE_32_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_INC_OUT3->XIPHY_BITSLICE_TILE_37_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_INC_OUT4->XIPHY_BITSLICE_TILE_42_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_INC_OUT5->XIPHY_BITSLICE_TILE_47_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_INC_OUT6->XIPHY_BITSLICE_TILE_52_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_LD_OUT0->XIPHY_BITSLICE_TILE_22_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_LD_OUT1->XIPHY_BITSLICE_TILE_27_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_LD_OUT2->XIPHY_BITSLICE_TILE_32_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_LD_OUT3->XIPHY_BITSLICE_TILE_37_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_LD_OUT4->XIPHY_BITSLICE_TILE_42_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_LD_OUT5->XIPHY_BITSLICE_TILE_47_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_ODELAY_LD_OUT6->XIPHY_BITSLICE_TILE_52_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PDQS_GT_OUT->XIPHY_CONTROL_19_PDQS_GT_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_PDQS_GT_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PDQS_GT_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PDQS_OUT0->XIPHY_BITSLICE_TILE_22_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PDQS_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PDQS_OUT1->XIPHY_BITSLICE_TILE_27_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PDQS_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PDQS_OUT2->XIPHY_BITSLICE_TILE_32_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PDQS_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PDQS_OUT3->XIPHY_BITSLICE_TILE_37_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PDQS_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PDQS_OUT4->XIPHY_BITSLICE_TILE_42_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PDQS_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PDQS_OUT5->XIPHY_BITSLICE_TILE_47_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PDQS_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PDQS_OUT6->XIPHY_BITSLICE_TILE_52_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PDQS_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH0_DIV_720_0->XIPHY_BITSLICE_TILE_22_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH0_DIV_720_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH0_DIV_720_1->XIPHY_BITSLICE_TILE_27_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH0_DIV_720_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH0_DIV_720_2->XIPHY_BITSLICE_TILE_32_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH0_DIV_720_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH0_DIV_720_3->XIPHY_BITSLICE_TILE_37_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH0_DIV_720_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH0_DIV_720_4->XIPHY_BITSLICE_TILE_42_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH0_DIV_720_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH0_DIV_720_5->XIPHY_BITSLICE_TILE_47_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH0_DIV_720_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH0_DIV_720_6->XIPHY_BITSLICE_TILE_52_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH0_DIV_720_6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH0_DIV_720_7->XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH0_DIV_720_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH1_DIV_720_0->XIPHY_BITSLICE_TILE_22_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH1_DIV_720_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH1_DIV_720_1->XIPHY_BITSLICE_TILE_27_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH1_DIV_720_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH1_DIV_720_2->XIPHY_BITSLICE_TILE_32_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH1_DIV_720_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH1_DIV_720_3->XIPHY_BITSLICE_TILE_37_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH1_DIV_720_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH1_DIV_720_4->XIPHY_BITSLICE_TILE_42_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH1_DIV_720_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH1_DIV_720_5->XIPHY_BITSLICE_TILE_47_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH1_DIV_720_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH1_DIV_720_6->XIPHY_BITSLICE_TILE_52_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH1_DIV_720_6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH1_DIV_720_7->XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH1_DIV_720_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH02_DIV2_360_0->XIPHY_BITSLICE_TILE_22_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH02_DIV2_360_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH02_DIV2_360_1->XIPHY_BITSLICE_TILE_27_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH02_DIV2_360_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH02_DIV2_360_2->XIPHY_BITSLICE_TILE_32_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH02_DIV2_360_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH02_DIV2_360_3->XIPHY_BITSLICE_TILE_37_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH02_DIV2_360_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH02_DIV2_360_4->XIPHY_BITSLICE_TILE_42_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH02_DIV2_360_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH02_DIV2_360_5->XIPHY_BITSLICE_TILE_47_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH02_DIV2_360_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH02_DIV2_360_6->XIPHY_BITSLICE_TILE_52_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH02_DIV2_360_6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH02_DIV2_360_7->XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH02_DIV2_360_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH2_DIV_720_0->XIPHY_BITSLICE_TILE_22_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH2_DIV_720_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH2_DIV_720_1->XIPHY_BITSLICE_TILE_27_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH2_DIV_720_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH2_DIV_720_2->XIPHY_BITSLICE_TILE_32_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH2_DIV_720_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH2_DIV_720_3->XIPHY_BITSLICE_TILE_37_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH2_DIV_720_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH2_DIV_720_4->XIPHY_BITSLICE_TILE_42_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH2_DIV_720_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH2_DIV_720_5->XIPHY_BITSLICE_TILE_47_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH2_DIV_720_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH2_DIV_720_6->XIPHY_BITSLICE_TILE_52_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH2_DIV_720_6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH2_DIV_720_7->XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH2_DIV_720_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH3_DIV_720_0->XIPHY_BITSLICE_TILE_22_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH3_DIV_720_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH3_DIV_720_1->XIPHY_BITSLICE_TILE_27_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH3_DIV_720_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH3_DIV_720_2->XIPHY_BITSLICE_TILE_32_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH3_DIV_720_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH3_DIV_720_3->XIPHY_BITSLICE_TILE_37_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH3_DIV_720_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH3_DIV_720_4->XIPHY_BITSLICE_TILE_42_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH3_DIV_720_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH3_DIV_720_5->XIPHY_BITSLICE_TILE_47_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH3_DIV_720_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH3_DIV_720_6->XIPHY_BITSLICE_TILE_52_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH3_DIV_720_6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH3_DIV_720_7->XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH3_DIV_720_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH13_DIV2_360_0->XIPHY_BITSLICE_TILE_22_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH13_DIV2_360_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH13_DIV2_360_1->XIPHY_BITSLICE_TILE_27_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH13_DIV2_360_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH13_DIV2_360_2->XIPHY_BITSLICE_TILE_32_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH13_DIV2_360_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH13_DIV2_360_3->XIPHY_BITSLICE_TILE_37_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH13_DIV2_360_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH13_DIV2_360_4->XIPHY_BITSLICE_TILE_42_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH13_DIV2_360_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH13_DIV2_360_5->XIPHY_BITSLICE_TILE_47_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH13_DIV2_360_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH13_DIV2_360_6->XIPHY_BITSLICE_TILE_52_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH13_DIV2_360_6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PH13_DIV2_360_7->XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PH13_DIV2_360_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_PLL_CLK_EN->XIPHY_PLL_SELECT_16_PLL_CLK_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_16_PLL_CLK_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_PLL_CLK_EN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_REFCLK_DFD->XIPHY_PLL_SELECT_16_REFCLK_DFD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_16_REFCLK_DFD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_REFCLK_DFD"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_REFCLK_EN0->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_REFCLK_EN0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_REFCLK_EN1->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_REFCLK_EN1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_REFCLK_EN2->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_REFCLK_EN2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_REFCLK_EN3->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_REFCLK_EN3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_REFCLK_EN4->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_REFCLK_EN4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_REFCLK_EN5->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_REFCLK_EN5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_REFCLK_EN6->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_REFCLK_EN6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA0->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA1->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA2->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA3->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA4->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA5->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA6->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA7->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA8->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA9->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA10->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA11->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA12->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA13->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA14->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_RD_DATA15->XIPHY_RIU_OR_0_RIU_RD_DATA_UPP15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RIU2CLB_VALID->XIPHY_RIU_OR_0_RIU_RD_VALID_UPP_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_VALID_UPP_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RIU2CLB_VALID"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_BS_RESET0->XIPHY_BITSLICE_TILE_22_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_BS_RESET0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_BS_RESET1->XIPHY_BITSLICE_TILE_27_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_BS_RESET1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_BS_RESET2->XIPHY_BITSLICE_TILE_32_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_BS_RESET2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_BS_RESET3->XIPHY_BITSLICE_TILE_37_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_BS_RESET3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_BS_RESET4->XIPHY_BITSLICE_TILE_42_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_BS_RESET4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_BS_RESET5->XIPHY_BITSLICE_TILE_47_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_BS_RESET5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_BS_RESET6->XIPHY_BITSLICE_TILE_52_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_BS_RESET6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC00_0->XIPHY_BITSLICE_TILE_22_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC00_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC00_1->XIPHY_BITSLICE_TILE_22_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC00_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC00_2->XIPHY_BITSLICE_TILE_22_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC00_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC00_3->XIPHY_BITSLICE_TILE_22_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC00_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC01_0->XIPHY_BITSLICE_TILE_27_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC01_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC01_1->XIPHY_BITSLICE_TILE_27_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC01_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC01_2->XIPHY_BITSLICE_TILE_27_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC01_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC01_3->XIPHY_BITSLICE_TILE_27_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC01_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC02_0->XIPHY_BITSLICE_TILE_32_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC02_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC02_1->XIPHY_BITSLICE_TILE_32_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC02_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC02_2->XIPHY_BITSLICE_TILE_32_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC02_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC02_3->XIPHY_BITSLICE_TILE_32_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC02_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC03_0->XIPHY_BITSLICE_TILE_37_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC03_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC03_1->XIPHY_BITSLICE_TILE_37_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC03_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC03_2->XIPHY_BITSLICE_TILE_37_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC03_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC03_3->XIPHY_BITSLICE_TILE_37_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC03_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC04_0->XIPHY_BITSLICE_TILE_42_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC04_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC04_1->XIPHY_BITSLICE_TILE_42_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC04_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC04_2->XIPHY_BITSLICE_TILE_42_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC04_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC04_3->XIPHY_BITSLICE_TILE_42_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC04_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC05_0->XIPHY_BITSLICE_TILE_47_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC05_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC05_1->XIPHY_BITSLICE_TILE_47_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC05_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC05_2->XIPHY_BITSLICE_TILE_47_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC05_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC05_3->XIPHY_BITSLICE_TILE_47_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC05_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC06_0->XIPHY_BITSLICE_TILE_52_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC06_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC06_1->XIPHY_BITSLICE_TILE_52_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC06_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC06_2->XIPHY_BITSLICE_TILE_52_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC06_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_RX_DCC06_3->XIPHY_BITSLICE_TILE_52_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_RX_DCC06_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TOGGLE_DIV2_SEL0->XIPHY_BITSLICE_TILE_22_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TOGGLE_DIV2_SEL1->XIPHY_BITSLICE_TILE_27_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TOGGLE_DIV2_SEL2->XIPHY_BITSLICE_TILE_32_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TOGGLE_DIV2_SEL3->XIPHY_BITSLICE_TILE_37_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TOGGLE_DIV2_SEL4->XIPHY_BITSLICE_TILE_42_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TOGGLE_DIV2_SEL5->XIPHY_BITSLICE_TILE_47_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TOGGLE_DIV2_SEL6->XIPHY_BITSLICE_TILE_52_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TOGGLE_DIV2_SEL7->XIPHY_BITSLICEWRITE_SITE_15_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_CE_OUT->XIPHY_BITSLICEWRITE_SITE_15_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_CE_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_INC_OUT->XIPHY_BITSLICEWRITE_SITE_15_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_INC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_LD_OUT->XIPHY_BITSLICEWRITE_SITE_15_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_LD_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT0->XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT1->XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT2->XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT3->XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT4->XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT5->XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT6->XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT7->XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT8->XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_BS_RESET0->XIPHY_BITSLICE_TILE_22_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_BS_RESET0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_BS_RESET1->XIPHY_BITSLICE_TILE_27_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_BS_RESET1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_BS_RESET2->XIPHY_BITSLICE_TILE_32_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_BS_RESET2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_BS_RESET3->XIPHY_BITSLICE_TILE_37_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_BS_RESET3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_BS_RESET4->XIPHY_BITSLICE_TILE_42_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_BS_RESET4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_BS_RESET5->XIPHY_BITSLICE_TILE_47_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_BS_RESET5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_BS_RESET6->XIPHY_BITSLICE_TILE_52_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_BS_RESET6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_DATA_PHASE0->XIPHY_BITSLICE_TILE_22_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_DATA_PHASE0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_DATA_PHASE1->XIPHY_BITSLICE_TILE_27_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_DATA_PHASE1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_DATA_PHASE2->XIPHY_BITSLICE_TILE_32_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_DATA_PHASE2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_DATA_PHASE3->XIPHY_BITSLICE_TILE_37_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_DATA_PHASE3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_DATA_PHASE4->XIPHY_BITSLICE_TILE_42_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_DATA_PHASE4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_DATA_PHASE5->XIPHY_BITSLICE_TILE_47_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_DATA_PHASE5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_DATA_PHASE6->XIPHY_BITSLICE_TILE_52_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_DATA_PHASE6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_TX_DATA_PHASE7->XIPHY_BITSLICEWRITE_SITE_15_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_15_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_TX_DATA_PHASE7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_WL_TRAIN0->XIPHY_BITSLICE_TILE_22_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_22_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_WL_TRAIN0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_WL_TRAIN1->XIPHY_BITSLICE_TILE_27_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_27_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_WL_TRAIN1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_WL_TRAIN2->XIPHY_BITSLICE_TILE_32_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_32_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_WL_TRAIN2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_WL_TRAIN3->XIPHY_BITSLICE_TILE_37_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_37_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_WL_TRAIN3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_WL_TRAIN4->XIPHY_BITSLICE_TILE_42_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_42_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_WL_TRAIN4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_WL_TRAIN5->XIPHY_BITSLICE_TILE_47_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_47_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_WL_TRAIN5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_18_WL_TRAIN6->XIPHY_BITSLICE_TILE_52_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_52_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_18_WL_TRAIN6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_BS_RESET_TRI->XIPHY_BITSLICEWRITE_SITE_14_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_BS_RESET_TRI"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_CLK_FROM_EXT->XIPHY_CONTROL_19_CLK_FROM_EXT_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_CLK_FROM_EXT_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_CLK_FROM_EXT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DDR_CLK_OUT0->XIPHY_BITSLICE_TILE_57_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DDR_CLK_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DDR_CLK_OUT1->XIPHY_BITSLICE_TILE_62_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DDR_CLK_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DDR_CLK_OUT2->XIPHY_BITSLICE_TILE_67_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DDR_CLK_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DDR_CLK_OUT3->XIPHY_BITSLICE_TILE_72_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DDR_CLK_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DDR_CLK_OUT4->XIPHY_BITSLICE_TILE_77_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DDR_CLK_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DDR_CLK_OUT5->XIPHY_BITSLICE_TILE_82_TX_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DDR_CLK_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DDR_CLK_OUT7->XIPHY_BITSLICEWRITE_SITE_14_DDR_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_DDR_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DDR_CLK_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV2_CLK_OUT0->XIPHY_BITSLICE_TILE_57_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV2_CLK_OUT1->XIPHY_BITSLICE_TILE_62_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV2_CLK_OUT2->XIPHY_BITSLICE_TILE_67_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV2_CLK_OUT3->XIPHY_BITSLICE_TILE_72_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV2_CLK_OUT4->XIPHY_BITSLICE_TILE_77_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV2_CLK_OUT5->XIPHY_BITSLICE_TILE_82_TX_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV2_CLK_OUT7->XIPHY_BITSLICEWRITE_SITE_14_DIV2_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_DIV2_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV_CLK_OUT0->XIPHY_BITSLICE_TILE_57_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV_CLK_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV_CLK_OUT1->XIPHY_BITSLICE_TILE_62_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV_CLK_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV_CLK_OUT2->XIPHY_BITSLICE_TILE_67_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV_CLK_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV_CLK_OUT3->XIPHY_BITSLICE_TILE_72_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV_CLK_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV_CLK_OUT4->XIPHY_BITSLICE_TILE_77_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV_CLK_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV_CLK_OUT5->XIPHY_BITSLICE_TILE_82_TX_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV_CLK_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DIV_CLK_OUT7->XIPHY_BITSLICEWRITE_SITE_14_DIV4_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_DIV4_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DIV_CLK_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYNAMIC_MODE_EN0->XIPHY_BITSLICE_TILE_57_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYNAMIC_MODE_EN1->XIPHY_BITSLICE_TILE_62_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYNAMIC_MODE_EN2->XIPHY_BITSLICE_TILE_67_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYNAMIC_MODE_EN3->XIPHY_BITSLICE_TILE_72_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYNAMIC_MODE_EN4->XIPHY_BITSLICE_TILE_77_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYNAMIC_MODE_EN5->XIPHY_BITSLICE_TILE_82_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYNAMIC_MODE_EN7->XIPHY_BITSLICEWRITE_SITE_14_CTL2BS_DYNAMIC_MODE_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTL2BS_DYNAMIC_MODE_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYN_DCI_OUT0->>PHY2IOB_ODT_OUT_BYTE0": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYN_DCI_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYN_DCI_OUT1->>PHY2IOB_ODT_OUT_BYTE1": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYN_DCI_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYN_DCI_OUT2->>PHY2IOB_ODT_OUT_BYTE2": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYN_DCI_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYN_DCI_OUT3->>PHY2IOB_ODT_OUT_BYTE3": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYN_DCI_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYN_DCI_OUT4->>PHY2IOB_ODT_OUT_BYTE4": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYN_DCI_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_DYN_DCI_OUT5->>PHY2IOB_ODT_OUT_BYTE5": {
            "can_invert": "0",
            "dst_wire": "PHY2IOB_ODT_OUT_BYTE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_DYN_DCI_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_EN_DIV_DLY_OE0->XIPHY_BITSLICEWRITE_SITE_14_D0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_D0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_EN_DIV_DLY_OE1->XIPHY_BITSLICEWRITE_SITE_14_D1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_D1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_EN_DIV_DLY_OE2->XIPHY_BITSLICEWRITE_SITE_14_D2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_D2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_EN_DIV_DLY_OE3->XIPHY_BITSLICEWRITE_SITE_14_D3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_D3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_EN_DIV_DLY_OE4->XIPHY_BITSLICEWRITE_SITE_14_D4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_D4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_EN_DIV_DLY_OE5->XIPHY_BITSLICEWRITE_SITE_14_D5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_D5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_EN_DIV_DLY_OE6->XIPHY_BITSLICEWRITE_SITE_14_D6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_D6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_EN_DIV_DLY_OE7->XIPHY_BITSLICEWRITE_SITE_14_D7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_D7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_FORCE_OE_B->XIPHY_BITSLICEWRITE_SITE_14_FORCE_OE_B_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_FORCE_OE_B_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_FORCE_OE_B"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY00_OUT0->XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY00_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY00_OUT1->XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY00_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY00_OUT2->XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY00_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY00_OUT3->XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY00_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY00_OUT4->XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY00_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY00_OUT5->XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY00_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY00_OUT6->XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY00_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY00_OUT7->XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY00_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY00_OUT8->XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY00_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY01_OUT0->XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY01_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY01_OUT1->XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY01_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY01_OUT2->XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY01_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY01_OUT3->XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY01_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY01_OUT4->XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY01_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY01_OUT5->XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY01_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY01_OUT6->XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY01_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY01_OUT7->XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY01_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY01_OUT8->XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY01_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY02_OUT0->XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY02_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY02_OUT1->XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY02_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY02_OUT2->XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY02_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY02_OUT3->XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY02_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY02_OUT4->XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY02_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY02_OUT5->XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY02_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY02_OUT6->XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY02_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY02_OUT7->XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY02_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY02_OUT8->XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY02_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY03_OUT0->XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY03_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY03_OUT1->XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY03_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY03_OUT2->XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY03_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY03_OUT3->XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY03_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY03_OUT4->XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY03_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY03_OUT5->XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY03_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY03_OUT6->XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY03_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY03_OUT7->XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY03_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY03_OUT8->XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY03_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY04_OUT0->XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY04_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY04_OUT1->XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY04_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY04_OUT2->XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY04_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY04_OUT3->XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY04_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY04_OUT4->XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY04_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY04_OUT5->XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY04_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY04_OUT6->XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY04_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY04_OUT7->XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY04_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY04_OUT8->XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY04_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY05_OUT0->XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY05_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY05_OUT1->XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY05_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY05_OUT2->XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY05_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY05_OUT3->XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY05_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY05_OUT4->XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY05_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY05_OUT5->XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY05_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY05_OUT6->XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY05_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY05_OUT7->XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY05_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY05_OUT8->XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY05_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CE_OUT0->XIPHY_BITSLICE_TILE_57_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CE_OUT1->XIPHY_BITSLICE_TILE_62_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CE_OUT2->XIPHY_BITSLICE_TILE_67_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CE_OUT3->XIPHY_BITSLICE_TILE_72_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CE_OUT4->XIPHY_BITSLICE_TILE_77_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CE_OUT5->XIPHY_BITSLICE_TILE_82_RX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CTRL_CLK0->XIPHY_BITSLICE_TILE_57_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CTRL_CLK1->XIPHY_BITSLICE_TILE_62_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CTRL_CLK2->XIPHY_BITSLICE_TILE_67_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CTRL_CLK3->XIPHY_BITSLICE_TILE_72_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CTRL_CLK4->XIPHY_BITSLICE_TILE_77_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_CTRL_CLK5->XIPHY_BITSLICE_TILE_82_RX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_INC_OUT0->XIPHY_BITSLICE_TILE_57_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_INC_OUT1->XIPHY_BITSLICE_TILE_62_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_INC_OUT2->XIPHY_BITSLICE_TILE_67_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_INC_OUT3->XIPHY_BITSLICE_TILE_72_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_INC_OUT4->XIPHY_BITSLICE_TILE_77_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_INC_OUT5->XIPHY_BITSLICE_TILE_82_RX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_LD_OUT0->XIPHY_BITSLICE_TILE_57_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_LD_OUT1->XIPHY_BITSLICE_TILE_62_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_LD_OUT2->XIPHY_BITSLICE_TILE_67_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_LD_OUT3->XIPHY_BITSLICE_TILE_72_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_LD_OUT4->XIPHY_BITSLICE_TILE_77_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IDELAY_LD_OUT5->XIPHY_BITSLICE_TILE_82_RX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IFIFO_BYPASS0->XIPHY_BITSLICE_TILE_57_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IFIFO_BYPASS0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IFIFO_BYPASS1->XIPHY_BITSLICE_TILE_62_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IFIFO_BYPASS1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IFIFO_BYPASS2->XIPHY_BITSLICE_TILE_67_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IFIFO_BYPASS2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IFIFO_BYPASS3->XIPHY_BITSLICE_TILE_72_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IFIFO_BYPASS3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IFIFO_BYPASS4->XIPHY_BITSLICE_TILE_77_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IFIFO_BYPASS4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_IFIFO_BYPASS5->XIPHY_BITSLICE_TILE_82_CTL2BS_FIFO_BYPASS_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_CTL2BS_FIFO_BYPASS_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_IFIFO_BYPASS5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_LOCAL_DIV_CLK->XIPHY_BYTE_TEST_20_DIV_CLK_OUT_LOW_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_DIV_CLK_OUT_LOW_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_LOCAL_DIV_CLK"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_NDQS_GT_OUT->XIPHY_CONTROL_18_NDQS_GT_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_NDQS_GT_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_NDQS_GT_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_NDQS_OUT0->XIPHY_BITSLICE_TILE_57_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_NDQS_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_NDQS_OUT1->XIPHY_BITSLICE_TILE_62_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_NDQS_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_NDQS_OUT2->XIPHY_BITSLICE_TILE_67_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_NDQS_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_NDQS_OUT3->XIPHY_BITSLICE_TILE_72_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_NDQS_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_NDQS_OUT4->XIPHY_BITSLICE_TILE_77_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_NDQS_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_NDQS_OUT5->XIPHY_BITSLICE_TILE_82_RX_CLK_N_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_N_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_NDQS_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY00_OUT0->XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY00_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY00_OUT1->XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY00_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY00_OUT2->XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY00_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY00_OUT3->XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY00_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY00_OUT4->XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY00_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY00_OUT5->XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY00_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY00_OUT6->XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY00_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY00_OUT7->XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY00_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY00_OUT8->XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY00_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY01_OUT0->XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY01_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY01_OUT1->XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY01_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY01_OUT2->XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY01_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY01_OUT3->XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY01_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY01_OUT4->XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY01_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY01_OUT5->XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY01_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY01_OUT6->XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY01_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY01_OUT7->XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY01_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY01_OUT8->XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY01_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY02_OUT0->XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY02_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY02_OUT1->XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY02_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY02_OUT2->XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY02_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY02_OUT3->XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY02_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY02_OUT4->XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY02_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY02_OUT5->XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY02_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY02_OUT6->XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY02_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY02_OUT7->XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY02_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY02_OUT8->XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY02_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY03_OUT0->XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY03_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY03_OUT1->XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY03_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY03_OUT2->XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY03_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY03_OUT3->XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY03_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY03_OUT4->XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY03_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY03_OUT5->XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY03_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY03_OUT6->XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY03_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY03_OUT7->XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY03_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY03_OUT8->XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY03_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY04_OUT0->XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY04_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY04_OUT1->XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY04_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY04_OUT2->XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY04_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY04_OUT3->XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY04_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY04_OUT4->XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY04_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY04_OUT5->XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY04_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY04_OUT6->XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY04_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY04_OUT7->XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY04_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY04_OUT8->XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY04_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY05_OUT0->XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY05_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY05_OUT1->XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY05_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY05_OUT2->XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY05_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY05_OUT3->XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY05_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY05_OUT4->XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY05_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY05_OUT5->XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY05_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY05_OUT6->XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY05_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY05_OUT7->XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY05_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY05_OUT8->XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY05_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CE_OUT0->XIPHY_BITSLICE_TILE_57_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CE_OUT1->XIPHY_BITSLICE_TILE_62_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CE_OUT2->XIPHY_BITSLICE_TILE_67_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CE_OUT3->XIPHY_BITSLICE_TILE_72_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CE_OUT4->XIPHY_BITSLICE_TILE_77_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CE_OUT5->XIPHY_BITSLICE_TILE_82_TX_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CTRL_CLK0->XIPHY_BITSLICE_TILE_57_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CTRL_CLK1->XIPHY_BITSLICE_TILE_62_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CTRL_CLK2->XIPHY_BITSLICE_TILE_67_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CTRL_CLK3->XIPHY_BITSLICE_TILE_72_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CTRL_CLK4->XIPHY_BITSLICE_TILE_77_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CTRL_CLK5->XIPHY_BITSLICE_TILE_82_TX_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_CTRL_CLK7->XIPHY_BITSLICEWRITE_SITE_14_CTRL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_INC_OUT0->XIPHY_BITSLICE_TILE_57_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_INC_OUT1->XIPHY_BITSLICE_TILE_62_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_INC_OUT2->XIPHY_BITSLICE_TILE_67_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_INC_OUT3->XIPHY_BITSLICE_TILE_72_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_INC_OUT4->XIPHY_BITSLICE_TILE_77_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_INC_OUT5->XIPHY_BITSLICE_TILE_82_TX_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_LD_OUT0->XIPHY_BITSLICE_TILE_57_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_LD_OUT1->XIPHY_BITSLICE_TILE_62_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_LD_OUT2->XIPHY_BITSLICE_TILE_67_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_LD_OUT3->XIPHY_BITSLICE_TILE_72_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_LD_OUT4->XIPHY_BITSLICE_TILE_77_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_ODELAY_LD_OUT5->XIPHY_BITSLICE_TILE_82_TX_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PDQS_GT_OUT->XIPHY_CONTROL_18_PDQS_GT_IN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_PDQS_GT_IN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PDQS_GT_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PDQS_OUT0->XIPHY_BITSLICE_TILE_57_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PDQS_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PDQS_OUT1->XIPHY_BITSLICE_TILE_62_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PDQS_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PDQS_OUT2->XIPHY_BITSLICE_TILE_67_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PDQS_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PDQS_OUT3->XIPHY_BITSLICE_TILE_72_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PDQS_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PDQS_OUT4->XIPHY_BITSLICE_TILE_77_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PDQS_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PDQS_OUT5->XIPHY_BITSLICE_TILE_82_RX_CLK_P_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_P_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PDQS_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH0_DIV_720_0->XIPHY_BITSLICE_TILE_57_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH0_DIV_720_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH0_DIV_720_1->XIPHY_BITSLICE_TILE_62_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH0_DIV_720_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH0_DIV_720_2->XIPHY_BITSLICE_TILE_67_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH0_DIV_720_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH0_DIV_720_3->XIPHY_BITSLICE_TILE_72_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH0_DIV_720_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH0_DIV_720_4->XIPHY_BITSLICE_TILE_77_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH0_DIV_720_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH0_DIV_720_5->XIPHY_BITSLICE_TILE_82_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH0_DIV_720_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH0_DIV_720_7->XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P0_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P0_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH0_DIV_720_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH1_DIV_720_0->XIPHY_BITSLICE_TILE_57_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH1_DIV_720_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH1_DIV_720_1->XIPHY_BITSLICE_TILE_62_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH1_DIV_720_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH1_DIV_720_2->XIPHY_BITSLICE_TILE_67_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH1_DIV_720_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH1_DIV_720_3->XIPHY_BITSLICE_TILE_72_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH1_DIV_720_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH1_DIV_720_4->XIPHY_BITSLICE_TILE_77_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH1_DIV_720_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH1_DIV_720_5->XIPHY_BITSLICE_TILE_82_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH1_DIV_720_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH1_DIV_720_7->XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P1_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P1_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH1_DIV_720_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH02_DIV2_360_0->XIPHY_BITSLICE_TILE_57_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH02_DIV2_360_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH02_DIV2_360_1->XIPHY_BITSLICE_TILE_62_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH02_DIV2_360_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH02_DIV2_360_2->XIPHY_BITSLICE_TILE_67_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH02_DIV2_360_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH02_DIV2_360_3->XIPHY_BITSLICE_TILE_72_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH02_DIV2_360_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH02_DIV2_360_4->XIPHY_BITSLICE_TILE_77_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH02_DIV2_360_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH02_DIV2_360_5->XIPHY_BITSLICE_TILE_82_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH02_DIV2_360_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH02_DIV2_360_7->XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_360_P_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_360_P_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH02_DIV2_360_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH2_DIV_720_0->XIPHY_BITSLICE_TILE_57_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH2_DIV_720_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH2_DIV_720_1->XIPHY_BITSLICE_TILE_62_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH2_DIV_720_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH2_DIV_720_2->XIPHY_BITSLICE_TILE_67_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH2_DIV_720_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH2_DIV_720_3->XIPHY_BITSLICE_TILE_72_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH2_DIV_720_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH2_DIV_720_4->XIPHY_BITSLICE_TILE_77_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH2_DIV_720_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH2_DIV_720_5->XIPHY_BITSLICE_TILE_82_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH2_DIV_720_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH2_DIV_720_7->XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH2_DIV_720_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH3_DIV_720_0->XIPHY_BITSLICE_TILE_57_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH3_DIV_720_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH3_DIV_720_1->XIPHY_BITSLICE_TILE_62_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH3_DIV_720_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH3_DIV_720_2->XIPHY_BITSLICE_TILE_67_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH3_DIV_720_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH3_DIV_720_3->XIPHY_BITSLICE_TILE_72_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH3_DIV_720_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH3_DIV_720_4->XIPHY_BITSLICE_TILE_77_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH3_DIV_720_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH3_DIV_720_5->XIPHY_BITSLICE_TILE_82_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH3_DIV_720_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH3_DIV_720_7->XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P3_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P3_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH3_DIV_720_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH13_DIV2_360_0->XIPHY_BITSLICE_TILE_57_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH13_DIV2_360_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH13_DIV2_360_1->XIPHY_BITSLICE_TILE_62_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH13_DIV2_360_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH13_DIV2_360_2->XIPHY_BITSLICE_TILE_67_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH13_DIV2_360_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH13_DIV2_360_3->XIPHY_BITSLICE_TILE_72_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH13_DIV2_360_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH13_DIV2_360_4->XIPHY_BITSLICE_TILE_77_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH13_DIV2_360_4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH13_DIV2_360_5->XIPHY_BITSLICE_TILE_82_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH13_DIV2_360_5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PH13_DIV2_360_7->XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_360_N_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_360_N_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PH13_DIV2_360_7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_PLL_CLK_EN->XIPHY_PLL_SELECT_17_PLL_CLK_EN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_17_PLL_CLK_EN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_PLL_CLK_EN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_REFCLK_DFD->XIPHY_PLL_SELECT_17_REFCLK_DFD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_17_REFCLK_DFD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_REFCLK_DFD"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_REFCLK_EN0->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_REFCLK_EN0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_REFCLK_EN1->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_REFCLK_EN1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_REFCLK_EN2->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_REFCLK_EN2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_REFCLK_EN3->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_REFCLK_EN3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_REFCLK_EN4->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_REFCLK_EN4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_REFCLK_EN5->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_REFCLK_EN5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_REFCLK_EN6->XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_REFCLK_EN6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA0->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA1->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA2->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA3->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA4->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA5->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA6->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA7->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA8->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA9->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW9_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW9_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA9"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA10->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW10_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW10_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA10"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA11->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW11_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW11_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA11"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA12->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW12_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW12_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA12"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA13->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW13_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW13_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA13"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA14->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW14_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW14_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA14"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_RD_DATA15->XIPHY_RIU_OR_0_RIU_RD_DATA_LOW15_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW15_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA15"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RIU2CLB_VALID->XIPHY_RIU_OR_0_RIU_RD_VALID_LOW_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_VALID_LOW_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RIU2CLB_VALID"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_BS_RESET0->XIPHY_BITSLICE_TILE_57_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_BS_RESET0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_BS_RESET1->XIPHY_BITSLICE_TILE_62_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_BS_RESET1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_BS_RESET2->XIPHY_BITSLICE_TILE_67_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_BS_RESET2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_BS_RESET3->XIPHY_BITSLICE_TILE_72_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_BS_RESET3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_BS_RESET4->XIPHY_BITSLICE_TILE_77_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_BS_RESET4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_BS_RESET5->XIPHY_BITSLICE_TILE_82_RX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_BS_RESET5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC00_0->XIPHY_BITSLICE_TILE_57_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC00_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC00_1->XIPHY_BITSLICE_TILE_57_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC00_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC00_2->XIPHY_BITSLICE_TILE_57_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC00_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC00_3->XIPHY_BITSLICE_TILE_57_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC00_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC01_0->XIPHY_BITSLICE_TILE_62_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC01_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC01_1->XIPHY_BITSLICE_TILE_62_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC01_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC01_2->XIPHY_BITSLICE_TILE_62_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC01_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC01_3->XIPHY_BITSLICE_TILE_62_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC01_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC02_0->XIPHY_BITSLICE_TILE_67_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC02_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC02_1->XIPHY_BITSLICE_TILE_67_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC02_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC02_2->XIPHY_BITSLICE_TILE_67_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC02_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC02_3->XIPHY_BITSLICE_TILE_67_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC02_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC03_0->XIPHY_BITSLICE_TILE_72_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC03_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC03_1->XIPHY_BITSLICE_TILE_72_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC03_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC03_2->XIPHY_BITSLICE_TILE_72_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC03_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC03_3->XIPHY_BITSLICE_TILE_72_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC03_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC04_0->XIPHY_BITSLICE_TILE_77_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC04_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC04_1->XIPHY_BITSLICE_TILE_77_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC04_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC04_2->XIPHY_BITSLICE_TILE_77_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC04_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC04_3->XIPHY_BITSLICE_TILE_77_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC04_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC05_0->XIPHY_BITSLICE_TILE_82_RX_DCC0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_DCC0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC05_0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC05_1->XIPHY_BITSLICE_TILE_82_RX_DCC1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_DCC1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC05_1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC05_2->XIPHY_BITSLICE_TILE_82_RX_DCC2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_DCC2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC05_2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_RX_DCC05_3->XIPHY_BITSLICE_TILE_82_RX_DCC3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_RX_DCC3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_RX_DCC05_3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TOGGLE_DIV2_SEL0->XIPHY_BITSLICE_TILE_57_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TOGGLE_DIV2_SEL1->XIPHY_BITSLICE_TILE_62_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TOGGLE_DIV2_SEL2->XIPHY_BITSLICE_TILE_67_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TOGGLE_DIV2_SEL3->XIPHY_BITSLICE_TILE_72_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TOGGLE_DIV2_SEL4->XIPHY_BITSLICE_TILE_77_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TOGGLE_DIV2_SEL5->XIPHY_BITSLICE_TILE_82_TX_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TOGGLE_DIV2_SEL7->XIPHY_BITSLICEWRITE_SITE_14_TOGGLE_DIV2_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_TOGGLE_DIV2_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_CE_OUT->XIPHY_BITSLICEWRITE_SITE_14_CTRL_CE_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_CE_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_CE_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_INC_OUT->XIPHY_BITSLICEWRITE_SITE_14_CTRL_INC_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_INC_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_INC_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_LD_OUT->XIPHY_BITSLICEWRITE_SITE_14_CTRL_LD_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_LD_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_LD_OUT"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT0->XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT1->XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT2->XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY2_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY2_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT3->XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY3_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY3_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT4->XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY4_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY4_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT5->XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY5_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY5_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT6->XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY6_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY6_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT6"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT7->XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY7_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY7_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT8->XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY8_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY8_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT8"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_BS_RESET0->XIPHY_BITSLICE_TILE_57_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_BS_RESET0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_BS_RESET1->XIPHY_BITSLICE_TILE_62_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_BS_RESET1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_BS_RESET2->XIPHY_BITSLICE_TILE_67_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_BS_RESET2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_BS_RESET3->XIPHY_BITSLICE_TILE_72_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_BS_RESET3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_BS_RESET4->XIPHY_BITSLICE_TILE_77_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_BS_RESET4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_BS_RESET5->XIPHY_BITSLICE_TILE_82_TX_BS_RESET_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_BS_RESET_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_BS_RESET5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_DATA_PHASE0->XIPHY_BITSLICE_TILE_57_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_DATA_PHASE0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_DATA_PHASE1->XIPHY_BITSLICE_TILE_62_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_DATA_PHASE1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_DATA_PHASE2->XIPHY_BITSLICE_TILE_67_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_DATA_PHASE2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_DATA_PHASE3->XIPHY_BITSLICE_TILE_72_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_DATA_PHASE3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_DATA_PHASE4->XIPHY_BITSLICE_TILE_77_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_DATA_PHASE4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_DATA_PHASE5->XIPHY_BITSLICE_TILE_82_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_DATA_PHASE5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_TX_DATA_PHASE7->XIPHY_BITSLICEWRITE_SITE_14_CTL2BS_TX_DDR_PHASE_SEL_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICEWRITE_SITE_14_CTL2BS_TX_DDR_PHASE_SEL_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_TX_DATA_PHASE7"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_WL_TRAIN0->XIPHY_BITSLICE_TILE_57_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_57_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_WL_TRAIN0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_WL_TRAIN1->XIPHY_BITSLICE_TILE_62_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_62_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_WL_TRAIN1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_WL_TRAIN2->XIPHY_BITSLICE_TILE_67_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_67_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_WL_TRAIN2"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_WL_TRAIN3->XIPHY_BITSLICE_TILE_72_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_72_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_WL_TRAIN3"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_WL_TRAIN4->XIPHY_BITSLICE_TILE_77_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_77_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_WL_TRAIN4"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_CONTROL_19_WL_TRAIN5->XIPHY_BITSLICE_TILE_82_TX_WL_TRAIN_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_BITSLICE_TILE_82_TX_WL_TRAIN_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_CONTROL_19_WL_TRAIN5"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_PLL_SELECT_16_D0->XIPHY_PLL_SELECT_16_D0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_16_D0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_PLL_SELECT_16_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_PLL_SELECT_16_D0->XIPHY_PLL_SELECT_17_D0_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_17_D0_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_PLL_SELECT_16_D0"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_PLL_SELECT_16_D0_PIN->>XIPHY_PLL_SELECT_16_Z": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_16_Z",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_PLL_SELECT_16_D0_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_PLL_SELECT_16_D1->XIPHY_PLL_SELECT_16_D1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_16_D1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_PLL_SELECT_16_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_PLL_SELECT_16_D1->XIPHY_PLL_SELECT_17_D1_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_17_D1_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_PLL_SELECT_16_D1"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_PLL_SELECT_16_D1_PIN->>XIPHY_PLL_SELECT_16_Z": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_16_Z",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_PLL_SELECT_16_D1_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_PLL_SELECT_16_Z->XIPHY_CONTROL_18_PLL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_18_PLL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_PLL_SELECT_16_Z"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_PLL_SELECT_17_D0_PIN->>XIPHY_PLL_SELECT_17_Z": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_17_Z",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_PLL_SELECT_17_D0_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_PLL_SELECT_17_D1_PIN->>XIPHY_PLL_SELECT_17_Z": {
            "can_invert": "0",
            "dst_wire": "XIPHY_PLL_SELECT_17_Z",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_PLL_SELECT_17_D1_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_PLL_SELECT_17_Z->XIPHY_CONTROL_19_PLL_CLK_PIN": {
            "can_invert": "0",
            "dst_wire": "XIPHY_CONTROL_19_PLL_CLK_PIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "XIPHY_PLL_SELECT_17_Z"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW0_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA0": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA0",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW0_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW1_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA1": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA1",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW1_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW2_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA2": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA2",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW2_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW3_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA3": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA3",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW3_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW4_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA4": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA4",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW4_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW5_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW5_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW6_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA6": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA6",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW6_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW7_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA7": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA7",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW7_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW8_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA8": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA8",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW8_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW9_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA9": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA9",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW9_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW10_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA10": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA10",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW10_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW11_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA11": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA11",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW11_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW12_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA12": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA12",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW12_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW13_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA13": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA13",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW13_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW14_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA14": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA14",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW14_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_LOW15_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA15": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA15",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW15_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP0_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA0": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA0",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP0_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP1_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA1": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA1",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP1_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP2_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA2": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA2",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP2_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP3_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA3": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA3",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP3_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP4_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA4": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA4",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP4_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP5_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA5": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA5",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP5_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP6_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA6": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA6",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP6_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP7_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA7": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA7",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP7_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP8_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA8": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA8",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP8_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP9_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA9": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA9",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP9_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP10_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA10": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA10",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP10_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP11_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA11": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA11",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP11_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP12_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA12": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA12",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP12_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP13_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA13": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA13",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP13_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP14_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA14": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA14",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP14_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_DATA_UPP15_PIN->>XIPHY_RIU_OR_0_RIU_RD_DATA15": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA15",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP15_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_VALID_LOW_PIN->>XIPHY_RIU_OR_0_RIU_RD_VALID": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_VALID",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_VALID_LOW_PIN"
        },
        "XIPHY_BYTE_RIGHT.XIPHY_RIU_OR_0_RIU_RD_VALID_UPP_PIN->>XIPHY_RIU_OR_0_RIU_RD_VALID": {
            "can_invert": "0",
            "dst_wire": "XIPHY_RIU_OR_0_RIU_RD_VALID",
            "is_directional": "1",
            "is_pseudo": "1",
            "src_wire": "XIPHY_RIU_OR_0_RIU_RD_VALID_UPP_PIN"
        }
    },
    "sites": [
        {
            "name": "X0Y0",
            "prefix": "BITSLICE_CONTROL",
            "site_pins": {
                "BS2CTL_RIU_BS_DQS_EN0": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN0_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN1": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN1_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN2": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN2_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN3": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN3_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN4": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN4_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN5": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN5_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN6": {
                    "wire": "GND_WIRE6"
                },
                "BS2CTL_RIU_TX_DATA_PHASE0": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE0_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE1": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE1_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE2": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE2_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE3": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE3_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE4": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE4_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE5": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE5_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE6": {
                    "wire": "GND_WIRE7"
                },
                "BS2CTL_RIU_TX_DATA_PHASE7": {
                    "wire": "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE7_PIN"
                },
                "BS_RESET_TRI": {
                    "wire": "XIPHY_CONTROL_19_BS_RESET_TRI"
                },
                "CLB2PHY_CTRL_RST": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_CTRL_RST_PIN"
                },
                "CLB2PHY_RDCS0_0": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDCS0_0"
                },
                "CLB2PHY_RDCS0_1": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDCS0_1"
                },
                "CLB2PHY_RDCS0_2": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDCS0_2"
                },
                "CLB2PHY_RDCS0_3": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDCS0_3"
                },
                "CLB2PHY_RDCS1_0": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDCS1_0"
                },
                "CLB2PHY_RDCS1_1": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDCS1_1"
                },
                "CLB2PHY_RDCS1_2": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDCS1_2"
                },
                "CLB2PHY_RDCS1_3": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDCS1_3"
                },
                "CLB2PHY_RDEN0": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDEN0"
                },
                "CLB2PHY_RDEN1": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDEN1"
                },
                "CLB2PHY_RDEN2": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDEN2"
                },
                "CLB2PHY_RDEN3": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_RDEN3"
                },
                "CLB2PHY_T_B0": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_T_B0"
                },
                "CLB2PHY_T_B1": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_T_B1"
                },
                "CLB2PHY_T_B2": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_T_B2"
                },
                "CLB2PHY_T_B3": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_T_B3"
                },
                "CLB2PHY_WRCS0_0": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_WRCS0_0"
                },
                "CLB2PHY_WRCS0_1": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_WRCS0_1"
                },
                "CLB2PHY_WRCS0_2": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_WRCS0_2"
                },
                "CLB2PHY_WRCS0_3": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_WRCS0_3"
                },
                "CLB2PHY_WRCS1_0": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_WRCS1_0"
                },
                "CLB2PHY_WRCS1_1": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_WRCS1_1"
                },
                "CLB2PHY_WRCS1_2": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_WRCS1_2"
                },
                "CLB2PHY_WRCS1_3": {
                    "wire": "XIPHY_CONTROL_19_CLB2PHY_WRCS1_3"
                },
                "CLB2RIU_ADDR0": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR0_PIN"
                },
                "CLB2RIU_ADDR1": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR1_PIN"
                },
                "CLB2RIU_ADDR2": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR2_PIN"
                },
                "CLB2RIU_ADDR3": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR3_PIN"
                },
                "CLB2RIU_ADDR4": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR4_PIN"
                },
                "CLB2RIU_ADDR5": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_ADDR5_PIN"
                },
                "CLB2RIU_NIBBLE_SEL": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_NIBBLE_SEL"
                },
                "CLB2RIU_WR_DATA0": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA0_PIN"
                },
                "CLB2RIU_WR_DATA1": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA1_PIN"
                },
                "CLB2RIU_WR_DATA2": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA2_PIN"
                },
                "CLB2RIU_WR_DATA3": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA3_PIN"
                },
                "CLB2RIU_WR_DATA4": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA4_PIN"
                },
                "CLB2RIU_WR_DATA5": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA5_PIN"
                },
                "CLB2RIU_WR_DATA6": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA6_PIN"
                },
                "CLB2RIU_WR_DATA7": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA7_PIN"
                },
                "CLB2RIU_WR_DATA8": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA8_PIN"
                },
                "CLB2RIU_WR_DATA9": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA9_PIN"
                },
                "CLB2RIU_WR_DATA10": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA10_PIN"
                },
                "CLB2RIU_WR_DATA11": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA11_PIN"
                },
                "CLB2RIU_WR_DATA12": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA12_PIN"
                },
                "CLB2RIU_WR_DATA13": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA13_PIN"
                },
                "CLB2RIU_WR_DATA14": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA14_PIN"
                },
                "CLB2RIU_WR_DATA15": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_DATA15_PIN"
                },
                "CLB2RIU_WR_EN": {
                    "wire": "XIPHY_CONTROL_19_CLB2RIU_WR_EN_PIN"
                },
                "CLK_FROM_EXT": {
                    "wire": "XIPHY_CONTROL_19_CLK_FROM_EXT_PIN"
                },
                "CLK_STOP": {
                    "wire": "XIPHY_CONTROL_19_CLK_STOP_PIN"
                },
                "CLK_TO_EXT_NORTH": {
                    "wire": "XIPHY_CONTROL_19_CLK_TO_EXT_NORTH"
                },
                "CLK_TO_EXT_SOUTH": {
                    "wire": "XIPHY_CONTROL_19_CLK_TO_EXT_SOUTH"
                },
                "CTRL_DLY_TEST_IN": {
                    "wire": "XIPHY_CONTROL_19_CTRL_DLY_TEST_IN"
                },
                "CTRL_DLY_TEST_OUT": {
                    "wire": "XIPHY_CONTROL_19_CTRL_DLY_TEST_OUT"
                },
                "DDR_CLK_OUT0": {
                    "wire": "XIPHY_CONTROL_19_DDR_CLK_OUT0"
                },
                "DDR_CLK_OUT1": {
                    "wire": "XIPHY_CONTROL_19_DDR_CLK_OUT1"
                },
                "DDR_CLK_OUT2": {
                    "wire": "XIPHY_CONTROL_19_DDR_CLK_OUT2"
                },
                "DDR_CLK_OUT3": {
                    "wire": "XIPHY_CONTROL_19_DDR_CLK_OUT3"
                },
                "DDR_CLK_OUT4": {
                    "wire": "XIPHY_CONTROL_19_DDR_CLK_OUT4"
                },
                "DDR_CLK_OUT5": {
                    "wire": "XIPHY_CONTROL_19_DDR_CLK_OUT5"
                },
                "DDR_CLK_OUT6": {
                    "wire": "XIPHY_CONTROL_19_DDR_CLK_OUT6"
                },
                "DDR_CLK_OUT7": {
                    "wire": "XIPHY_CONTROL_19_DDR_CLK_OUT7"
                },
                "DIV2_CLK_OUT0": {
                    "wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT0"
                },
                "DIV2_CLK_OUT1": {
                    "wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT1"
                },
                "DIV2_CLK_OUT2": {
                    "wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT2"
                },
                "DIV2_CLK_OUT3": {
                    "wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT3"
                },
                "DIV2_CLK_OUT4": {
                    "wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT4"
                },
                "DIV2_CLK_OUT5": {
                    "wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT5"
                },
                "DIV2_CLK_OUT6": {
                    "wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT6"
                },
                "DIV2_CLK_OUT7": {
                    "wire": "XIPHY_CONTROL_19_DIV2_CLK_OUT7"
                },
                "DIV_CLK_OUT0": {
                    "wire": "XIPHY_CONTROL_19_DIV_CLK_OUT0"
                },
                "DIV_CLK_OUT1": {
                    "wire": "XIPHY_CONTROL_19_DIV_CLK_OUT1"
                },
                "DIV_CLK_OUT2": {
                    "wire": "XIPHY_CONTROL_19_DIV_CLK_OUT2"
                },
                "DIV_CLK_OUT3": {
                    "wire": "XIPHY_CONTROL_19_DIV_CLK_OUT3"
                },
                "DIV_CLK_OUT4": {
                    "wire": "XIPHY_CONTROL_19_DIV_CLK_OUT4"
                },
                "DIV_CLK_OUT5": {
                    "wire": "XIPHY_CONTROL_19_DIV_CLK_OUT5"
                },
                "DIV_CLK_OUT6": {
                    "wire": "XIPHY_CONTROL_19_DIV_CLK_OUT6"
                },
                "DIV_CLK_OUT7": {
                    "wire": "XIPHY_CONTROL_19_DIV_CLK_OUT7"
                },
                "DQS_IN0": {
                    "wire": "XIPHY_CONTROL_19_DQS_IN0_PIN"
                },
                "DQS_IN1": {
                    "wire": "XIPHY_CONTROL_19_DQS_IN1_PIN"
                },
                "DQS_IN2": {
                    "wire": "XIPHY_CONTROL_19_DQS_IN2_PIN"
                },
                "DQS_IN3": {
                    "wire": "XIPHY_CONTROL_19_DQS_IN3_PIN"
                },
                "DQS_IN4": {
                    "wire": "XIPHY_CONTROL_19_DQS_IN4_PIN"
                },
                "DQS_IN5": {
                    "wire": "XIPHY_CONTROL_19_DQS_IN5_PIN"
                },
                "DQS_IN6": {
                    "wire": "GND_WIRE8"
                },
                "DYNAMIC_MODE_EN0": {
                    "wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN0"
                },
                "DYNAMIC_MODE_EN1": {
                    "wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN1"
                },
                "DYNAMIC_MODE_EN2": {
                    "wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN2"
                },
                "DYNAMIC_MODE_EN3": {
                    "wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN3"
                },
                "DYNAMIC_MODE_EN4": {
                    "wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN4"
                },
                "DYNAMIC_MODE_EN5": {
                    "wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN5"
                },
                "DYNAMIC_MODE_EN6": {
                    "wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN6"
                },
                "DYNAMIC_MODE_EN7": {
                    "wire": "XIPHY_CONTROL_19_DYNAMIC_MODE_EN7"
                },
                "DYN_DCI_OUT0": {
                    "wire": "XIPHY_CONTROL_19_DYN_DCI_OUT0"
                },
                "DYN_DCI_OUT1": {
                    "wire": "XIPHY_CONTROL_19_DYN_DCI_OUT1"
                },
                "DYN_DCI_OUT2": {
                    "wire": "XIPHY_CONTROL_19_DYN_DCI_OUT2"
                },
                "DYN_DCI_OUT3": {
                    "wire": "XIPHY_CONTROL_19_DYN_DCI_OUT3"
                },
                "DYN_DCI_OUT4": {
                    "wire": "XIPHY_CONTROL_19_DYN_DCI_OUT4"
                },
                "DYN_DCI_OUT5": {
                    "wire": "XIPHY_CONTROL_19_DYN_DCI_OUT5"
                },
                "DYN_DCI_OUT6": {
                    "wire": "XIPHY_CONTROL_19_DYN_DCI_OUT6"
                },
                "EN_DIV_DLY_OE0": {
                    "wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE0"
                },
                "EN_DIV_DLY_OE1": {
                    "wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE1"
                },
                "EN_DIV_DLY_OE2": {
                    "wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE2"
                },
                "EN_DIV_DLY_OE3": {
                    "wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE3"
                },
                "EN_DIV_DLY_OE4": {
                    "wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE4"
                },
                "EN_DIV_DLY_OE5": {
                    "wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE5"
                },
                "EN_DIV_DLY_OE6": {
                    "wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE6"
                },
                "EN_DIV_DLY_OE7": {
                    "wire": "XIPHY_CONTROL_19_EN_DIV_DLY_OE7"
                },
                "EN_VTC": {
                    "wire": "XIPHY_CONTROL_19_EN_VTC"
                },
                "FIXDLYRATIO_IDELAY00_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_0_PIN"
                },
                "FIXDLYRATIO_IDELAY00_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_1_PIN"
                },
                "FIXDLYRATIO_IDELAY00_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_2_PIN"
                },
                "FIXDLYRATIO_IDELAY00_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_3_PIN"
                },
                "FIXDLYRATIO_IDELAY00_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_4_PIN"
                },
                "FIXDLYRATIO_IDELAY00_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_5_PIN"
                },
                "FIXDLYRATIO_IDELAY00_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_6_PIN"
                },
                "FIXDLYRATIO_IDELAY00_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_7_PIN"
                },
                "FIXDLYRATIO_IDELAY00_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_8_PIN"
                },
                "FIXDLYRATIO_IDELAY00_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_9_PIN"
                },
                "FIXDLYRATIO_IDELAY00_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_10_PIN"
                },
                "FIXDLYRATIO_IDELAY00_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_11_PIN"
                },
                "FIXDLYRATIO_IDELAY00_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_12_PIN"
                },
                "FIXDLYRATIO_IDELAY00_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_13_PIN"
                },
                "FIXDLYRATIO_IDELAY00_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_14_PIN"
                },
                "FIXDLYRATIO_IDELAY00_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_15_PIN"
                },
                "FIXDLYRATIO_IDELAY00_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_16_PIN"
                },
                "FIXDLYRATIO_IDELAY00_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_17_PIN"
                },
                "FIXDLYRATIO_IDELAY01_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_0_PIN"
                },
                "FIXDLYRATIO_IDELAY01_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_1_PIN"
                },
                "FIXDLYRATIO_IDELAY01_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_2_PIN"
                },
                "FIXDLYRATIO_IDELAY01_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_3_PIN"
                },
                "FIXDLYRATIO_IDELAY01_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_4_PIN"
                },
                "FIXDLYRATIO_IDELAY01_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_5_PIN"
                },
                "FIXDLYRATIO_IDELAY01_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_6_PIN"
                },
                "FIXDLYRATIO_IDELAY01_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_7_PIN"
                },
                "FIXDLYRATIO_IDELAY01_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_8_PIN"
                },
                "FIXDLYRATIO_IDELAY01_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_9_PIN"
                },
                "FIXDLYRATIO_IDELAY01_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_10_PIN"
                },
                "FIXDLYRATIO_IDELAY01_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_11_PIN"
                },
                "FIXDLYRATIO_IDELAY01_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_12_PIN"
                },
                "FIXDLYRATIO_IDELAY01_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_13_PIN"
                },
                "FIXDLYRATIO_IDELAY01_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_14_PIN"
                },
                "FIXDLYRATIO_IDELAY01_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_15_PIN"
                },
                "FIXDLYRATIO_IDELAY01_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_16_PIN"
                },
                "FIXDLYRATIO_IDELAY01_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_17_PIN"
                },
                "FIXDLYRATIO_IDELAY02_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_0_PIN"
                },
                "FIXDLYRATIO_IDELAY02_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_1_PIN"
                },
                "FIXDLYRATIO_IDELAY02_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_2_PIN"
                },
                "FIXDLYRATIO_IDELAY02_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_3_PIN"
                },
                "FIXDLYRATIO_IDELAY02_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_4_PIN"
                },
                "FIXDLYRATIO_IDELAY02_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_5_PIN"
                },
                "FIXDLYRATIO_IDELAY02_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_6_PIN"
                },
                "FIXDLYRATIO_IDELAY02_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_7_PIN"
                },
                "FIXDLYRATIO_IDELAY02_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_8_PIN"
                },
                "FIXDLYRATIO_IDELAY02_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_9_PIN"
                },
                "FIXDLYRATIO_IDELAY02_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_10_PIN"
                },
                "FIXDLYRATIO_IDELAY02_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_11_PIN"
                },
                "FIXDLYRATIO_IDELAY02_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_12_PIN"
                },
                "FIXDLYRATIO_IDELAY02_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_13_PIN"
                },
                "FIXDLYRATIO_IDELAY02_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_14_PIN"
                },
                "FIXDLYRATIO_IDELAY02_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_15_PIN"
                },
                "FIXDLYRATIO_IDELAY02_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_16_PIN"
                },
                "FIXDLYRATIO_IDELAY02_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_17_PIN"
                },
                "FIXDLYRATIO_IDELAY03_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_0_PIN"
                },
                "FIXDLYRATIO_IDELAY03_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_1_PIN"
                },
                "FIXDLYRATIO_IDELAY03_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_2_PIN"
                },
                "FIXDLYRATIO_IDELAY03_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_3_PIN"
                },
                "FIXDLYRATIO_IDELAY03_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_4_PIN"
                },
                "FIXDLYRATIO_IDELAY03_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_5_PIN"
                },
                "FIXDLYRATIO_IDELAY03_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_6_PIN"
                },
                "FIXDLYRATIO_IDELAY03_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_7_PIN"
                },
                "FIXDLYRATIO_IDELAY03_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_8_PIN"
                },
                "FIXDLYRATIO_IDELAY03_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_9_PIN"
                },
                "FIXDLYRATIO_IDELAY03_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_10_PIN"
                },
                "FIXDLYRATIO_IDELAY03_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_11_PIN"
                },
                "FIXDLYRATIO_IDELAY03_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_12_PIN"
                },
                "FIXDLYRATIO_IDELAY03_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_13_PIN"
                },
                "FIXDLYRATIO_IDELAY03_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_14_PIN"
                },
                "FIXDLYRATIO_IDELAY03_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_15_PIN"
                },
                "FIXDLYRATIO_IDELAY03_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_16_PIN"
                },
                "FIXDLYRATIO_IDELAY03_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_17_PIN"
                },
                "FIXDLYRATIO_IDELAY04_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_0_PIN"
                },
                "FIXDLYRATIO_IDELAY04_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_1_PIN"
                },
                "FIXDLYRATIO_IDELAY04_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_2_PIN"
                },
                "FIXDLYRATIO_IDELAY04_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_3_PIN"
                },
                "FIXDLYRATIO_IDELAY04_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_4_PIN"
                },
                "FIXDLYRATIO_IDELAY04_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_5_PIN"
                },
                "FIXDLYRATIO_IDELAY04_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_6_PIN"
                },
                "FIXDLYRATIO_IDELAY04_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_7_PIN"
                },
                "FIXDLYRATIO_IDELAY04_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_8_PIN"
                },
                "FIXDLYRATIO_IDELAY04_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_9_PIN"
                },
                "FIXDLYRATIO_IDELAY04_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_10_PIN"
                },
                "FIXDLYRATIO_IDELAY04_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_11_PIN"
                },
                "FIXDLYRATIO_IDELAY04_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_12_PIN"
                },
                "FIXDLYRATIO_IDELAY04_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_13_PIN"
                },
                "FIXDLYRATIO_IDELAY04_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_14_PIN"
                },
                "FIXDLYRATIO_IDELAY04_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_15_PIN"
                },
                "FIXDLYRATIO_IDELAY04_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_16_PIN"
                },
                "FIXDLYRATIO_IDELAY04_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_17_PIN"
                },
                "FIXDLYRATIO_IDELAY05_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_0_PIN"
                },
                "FIXDLYRATIO_IDELAY05_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_1_PIN"
                },
                "FIXDLYRATIO_IDELAY05_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_2_PIN"
                },
                "FIXDLYRATIO_IDELAY05_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_3_PIN"
                },
                "FIXDLYRATIO_IDELAY05_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_4_PIN"
                },
                "FIXDLYRATIO_IDELAY05_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_5_PIN"
                },
                "FIXDLYRATIO_IDELAY05_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_6_PIN"
                },
                "FIXDLYRATIO_IDELAY05_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_7_PIN"
                },
                "FIXDLYRATIO_IDELAY05_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_8_PIN"
                },
                "FIXDLYRATIO_IDELAY05_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_9_PIN"
                },
                "FIXDLYRATIO_IDELAY05_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_10_PIN"
                },
                "FIXDLYRATIO_IDELAY05_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_11_PIN"
                },
                "FIXDLYRATIO_IDELAY05_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_12_PIN"
                },
                "FIXDLYRATIO_IDELAY05_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_13_PIN"
                },
                "FIXDLYRATIO_IDELAY05_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_14_PIN"
                },
                "FIXDLYRATIO_IDELAY05_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_15_PIN"
                },
                "FIXDLYRATIO_IDELAY05_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_16_PIN"
                },
                "FIXDLYRATIO_IDELAY05_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_17_PIN"
                },
                "FIXDLYRATIO_IDELAY06_0": {
                    "wire": "GND_WIRE9"
                },
                "FIXDLYRATIO_IDELAY06_1": {
                    "wire": "GND_WIRE10"
                },
                "FIXDLYRATIO_IDELAY06_2": {
                    "wire": "GND_WIRE19"
                },
                "FIXDLYRATIO_IDELAY06_3": {
                    "wire": "GND_WIRE20"
                },
                "FIXDLYRATIO_IDELAY06_4": {
                    "wire": "GND_WIRE21"
                },
                "FIXDLYRATIO_IDELAY06_5": {
                    "wire": "GND_WIRE22"
                },
                "FIXDLYRATIO_IDELAY06_6": {
                    "wire": "GND_WIRE23"
                },
                "FIXDLYRATIO_IDELAY06_7": {
                    "wire": "GND_WIRE24"
                },
                "FIXDLYRATIO_IDELAY06_8": {
                    "wire": "GND_WIRE25"
                },
                "FIXDLYRATIO_IDELAY06_9": {
                    "wire": "GND_WIRE26"
                },
                "FIXDLYRATIO_IDELAY06_10": {
                    "wire": "GND_WIRE11"
                },
                "FIXDLYRATIO_IDELAY06_11": {
                    "wire": "GND_WIRE12"
                },
                "FIXDLYRATIO_IDELAY06_12": {
                    "wire": "GND_WIRE13"
                },
                "FIXDLYRATIO_IDELAY06_13": {
                    "wire": "GND_WIRE14"
                },
                "FIXDLYRATIO_IDELAY06_14": {
                    "wire": "GND_WIRE15"
                },
                "FIXDLYRATIO_IDELAY06_15": {
                    "wire": "GND_WIRE16"
                },
                "FIXDLYRATIO_IDELAY06_16": {
                    "wire": "GND_WIRE17"
                },
                "FIXDLYRATIO_IDELAY06_17": {
                    "wire": "GND_WIRE18"
                },
                "FIXDLYRATIO_ODELAY00_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_0_PIN"
                },
                "FIXDLYRATIO_ODELAY00_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_1_PIN"
                },
                "FIXDLYRATIO_ODELAY00_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_2_PIN"
                },
                "FIXDLYRATIO_ODELAY00_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_3_PIN"
                },
                "FIXDLYRATIO_ODELAY00_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_4_PIN"
                },
                "FIXDLYRATIO_ODELAY00_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_5_PIN"
                },
                "FIXDLYRATIO_ODELAY00_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_6_PIN"
                },
                "FIXDLYRATIO_ODELAY00_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_7_PIN"
                },
                "FIXDLYRATIO_ODELAY00_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_8_PIN"
                },
                "FIXDLYRATIO_ODELAY00_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_9_PIN"
                },
                "FIXDLYRATIO_ODELAY00_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_10_PIN"
                },
                "FIXDLYRATIO_ODELAY00_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_11_PIN"
                },
                "FIXDLYRATIO_ODELAY00_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_12_PIN"
                },
                "FIXDLYRATIO_ODELAY00_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_13_PIN"
                },
                "FIXDLYRATIO_ODELAY00_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_14_PIN"
                },
                "FIXDLYRATIO_ODELAY00_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_15_PIN"
                },
                "FIXDLYRATIO_ODELAY00_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_16_PIN"
                },
                "FIXDLYRATIO_ODELAY00_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_17_PIN"
                },
                "FIXDLYRATIO_ODELAY01_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_0_PIN"
                },
                "FIXDLYRATIO_ODELAY01_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_1_PIN"
                },
                "FIXDLYRATIO_ODELAY01_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_2_PIN"
                },
                "FIXDLYRATIO_ODELAY01_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_3_PIN"
                },
                "FIXDLYRATIO_ODELAY01_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_4_PIN"
                },
                "FIXDLYRATIO_ODELAY01_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_5_PIN"
                },
                "FIXDLYRATIO_ODELAY01_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_6_PIN"
                },
                "FIXDLYRATIO_ODELAY01_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_7_PIN"
                },
                "FIXDLYRATIO_ODELAY01_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_8_PIN"
                },
                "FIXDLYRATIO_ODELAY01_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_9_PIN"
                },
                "FIXDLYRATIO_ODELAY01_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_10_PIN"
                },
                "FIXDLYRATIO_ODELAY01_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_11_PIN"
                },
                "FIXDLYRATIO_ODELAY01_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_12_PIN"
                },
                "FIXDLYRATIO_ODELAY01_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_13_PIN"
                },
                "FIXDLYRATIO_ODELAY01_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_14_PIN"
                },
                "FIXDLYRATIO_ODELAY01_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_15_PIN"
                },
                "FIXDLYRATIO_ODELAY01_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_16_PIN"
                },
                "FIXDLYRATIO_ODELAY01_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_17_PIN"
                },
                "FIXDLYRATIO_ODELAY02_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_0_PIN"
                },
                "FIXDLYRATIO_ODELAY02_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_1_PIN"
                },
                "FIXDLYRATIO_ODELAY02_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_2_PIN"
                },
                "FIXDLYRATIO_ODELAY02_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_3_PIN"
                },
                "FIXDLYRATIO_ODELAY02_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_4_PIN"
                },
                "FIXDLYRATIO_ODELAY02_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_5_PIN"
                },
                "FIXDLYRATIO_ODELAY02_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_6_PIN"
                },
                "FIXDLYRATIO_ODELAY02_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_7_PIN"
                },
                "FIXDLYRATIO_ODELAY02_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_8_PIN"
                },
                "FIXDLYRATIO_ODELAY02_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_9_PIN"
                },
                "FIXDLYRATIO_ODELAY02_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_10_PIN"
                },
                "FIXDLYRATIO_ODELAY02_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_11_PIN"
                },
                "FIXDLYRATIO_ODELAY02_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_12_PIN"
                },
                "FIXDLYRATIO_ODELAY02_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_13_PIN"
                },
                "FIXDLYRATIO_ODELAY02_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_14_PIN"
                },
                "FIXDLYRATIO_ODELAY02_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_15_PIN"
                },
                "FIXDLYRATIO_ODELAY02_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_16_PIN"
                },
                "FIXDLYRATIO_ODELAY02_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_17_PIN"
                },
                "FIXDLYRATIO_ODELAY03_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_0_PIN"
                },
                "FIXDLYRATIO_ODELAY03_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_1_PIN"
                },
                "FIXDLYRATIO_ODELAY03_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_2_PIN"
                },
                "FIXDLYRATIO_ODELAY03_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_3_PIN"
                },
                "FIXDLYRATIO_ODELAY03_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_4_PIN"
                },
                "FIXDLYRATIO_ODELAY03_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_5_PIN"
                },
                "FIXDLYRATIO_ODELAY03_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_6_PIN"
                },
                "FIXDLYRATIO_ODELAY03_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_7_PIN"
                },
                "FIXDLYRATIO_ODELAY03_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_8_PIN"
                },
                "FIXDLYRATIO_ODELAY03_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_9_PIN"
                },
                "FIXDLYRATIO_ODELAY03_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_10_PIN"
                },
                "FIXDLYRATIO_ODELAY03_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_11_PIN"
                },
                "FIXDLYRATIO_ODELAY03_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_12_PIN"
                },
                "FIXDLYRATIO_ODELAY03_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_13_PIN"
                },
                "FIXDLYRATIO_ODELAY03_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_14_PIN"
                },
                "FIXDLYRATIO_ODELAY03_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_15_PIN"
                },
                "FIXDLYRATIO_ODELAY03_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_16_PIN"
                },
                "FIXDLYRATIO_ODELAY03_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_17_PIN"
                },
                "FIXDLYRATIO_ODELAY04_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_0_PIN"
                },
                "FIXDLYRATIO_ODELAY04_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_1_PIN"
                },
                "FIXDLYRATIO_ODELAY04_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_2_PIN"
                },
                "FIXDLYRATIO_ODELAY04_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_3_PIN"
                },
                "FIXDLYRATIO_ODELAY04_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_4_PIN"
                },
                "FIXDLYRATIO_ODELAY04_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_5_PIN"
                },
                "FIXDLYRATIO_ODELAY04_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_6_PIN"
                },
                "FIXDLYRATIO_ODELAY04_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_7_PIN"
                },
                "FIXDLYRATIO_ODELAY04_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_8_PIN"
                },
                "FIXDLYRATIO_ODELAY04_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_9_PIN"
                },
                "FIXDLYRATIO_ODELAY04_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_10_PIN"
                },
                "FIXDLYRATIO_ODELAY04_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_11_PIN"
                },
                "FIXDLYRATIO_ODELAY04_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_12_PIN"
                },
                "FIXDLYRATIO_ODELAY04_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_13_PIN"
                },
                "FIXDLYRATIO_ODELAY04_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_14_PIN"
                },
                "FIXDLYRATIO_ODELAY04_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_15_PIN"
                },
                "FIXDLYRATIO_ODELAY04_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_16_PIN"
                },
                "FIXDLYRATIO_ODELAY04_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_17_PIN"
                },
                "FIXDLYRATIO_ODELAY05_0": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_0_PIN"
                },
                "FIXDLYRATIO_ODELAY05_1": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_1_PIN"
                },
                "FIXDLYRATIO_ODELAY05_2": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_2_PIN"
                },
                "FIXDLYRATIO_ODELAY05_3": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_3_PIN"
                },
                "FIXDLYRATIO_ODELAY05_4": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_4_PIN"
                },
                "FIXDLYRATIO_ODELAY05_5": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_5_PIN"
                },
                "FIXDLYRATIO_ODELAY05_6": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_6_PIN"
                },
                "FIXDLYRATIO_ODELAY05_7": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_7_PIN"
                },
                "FIXDLYRATIO_ODELAY05_8": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_8_PIN"
                },
                "FIXDLYRATIO_ODELAY05_9": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_9_PIN"
                },
                "FIXDLYRATIO_ODELAY05_10": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_10_PIN"
                },
                "FIXDLYRATIO_ODELAY05_11": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_11_PIN"
                },
                "FIXDLYRATIO_ODELAY05_12": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_12_PIN"
                },
                "FIXDLYRATIO_ODELAY05_13": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_13_PIN"
                },
                "FIXDLYRATIO_ODELAY05_14": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_14_PIN"
                },
                "FIXDLYRATIO_ODELAY05_15": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_15_PIN"
                },
                "FIXDLYRATIO_ODELAY05_16": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_16_PIN"
                },
                "FIXDLYRATIO_ODELAY05_17": {
                    "wire": "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_17_PIN"
                },
                "FIXDLYRATIO_ODELAY06_0": {
                    "wire": "GND_WIRE27"
                },
                "FIXDLYRATIO_ODELAY06_1": {
                    "wire": "GND_WIRE28"
                },
                "FIXDLYRATIO_ODELAY06_2": {
                    "wire": "GND_WIRE37"
                },
                "FIXDLYRATIO_ODELAY06_3": {
                    "wire": "GND_WIRE38"
                },
                "FIXDLYRATIO_ODELAY06_4": {
                    "wire": "GND_WIRE39"
                },
                "FIXDLYRATIO_ODELAY06_5": {
                    "wire": "GND_WIRE40"
                },
                "FIXDLYRATIO_ODELAY06_6": {
                    "wire": "GND_WIRE41"
                },
                "FIXDLYRATIO_ODELAY06_7": {
                    "wire": "GND_WIRE42"
                },
                "FIXDLYRATIO_ODELAY06_8": {
                    "wire": "GND_WIRE43"
                },
                "FIXDLYRATIO_ODELAY06_9": {
                    "wire": "GND_WIRE44"
                },
                "FIXDLYRATIO_ODELAY06_10": {
                    "wire": "GND_WIRE29"
                },
                "FIXDLYRATIO_ODELAY06_11": {
                    "wire": "GND_WIRE30"
                },
                "FIXDLYRATIO_ODELAY06_12": {
                    "wire": "GND_WIRE31"
                },
                "FIXDLYRATIO_ODELAY06_13": {
                    "wire": "GND_WIRE32"
                },
                "FIXDLYRATIO_ODELAY06_14": {
                    "wire": "GND_WIRE33"
                },
                "FIXDLYRATIO_ODELAY06_15": {
                    "wire": "GND_WIRE34"
                },
                "FIXDLYRATIO_ODELAY06_16": {
                    "wire": "GND_WIRE35"
                },
                "FIXDLYRATIO_ODELAY06_17": {
                    "wire": "GND_WIRE36"
                },
                "FIXED_IDELAY00": {
                    "wire": "XIPHY_CONTROL_19_FIXED_IDELAY00_PIN"
                },
                "FIXED_IDELAY01": {
                    "wire": "XIPHY_CONTROL_19_FIXED_IDELAY01_PIN"
                },
                "FIXED_IDELAY02": {
                    "wire": "XIPHY_CONTROL_19_FIXED_IDELAY02_PIN"
                },
                "FIXED_IDELAY03": {
                    "wire": "XIPHY_CONTROL_19_FIXED_IDELAY03_PIN"
                },
                "FIXED_IDELAY04": {
                    "wire": "XIPHY_CONTROL_19_FIXED_IDELAY04_PIN"
                },
                "FIXED_IDELAY05": {
                    "wire": "XIPHY_CONTROL_19_FIXED_IDELAY05_PIN"
                },
                "FIXED_IDELAY06": {
                    "wire": "GND_WIRE45"
                },
                "FIXED_ODELAY00": {
                    "wire": "XIPHY_CONTROL_19_FIXED_ODELAY00_PIN"
                },
                "FIXED_ODELAY01": {
                    "wire": "XIPHY_CONTROL_19_FIXED_ODELAY01_PIN"
                },
                "FIXED_ODELAY02": {
                    "wire": "XIPHY_CONTROL_19_FIXED_ODELAY02_PIN"
                },
                "FIXED_ODELAY03": {
                    "wire": "XIPHY_CONTROL_19_FIXED_ODELAY03_PIN"
                },
                "FIXED_ODELAY04": {
                    "wire": "XIPHY_CONTROL_19_FIXED_ODELAY04_PIN"
                },
                "FIXED_ODELAY05": {
                    "wire": "XIPHY_CONTROL_19_FIXED_ODELAY05_PIN"
                },
                "FIXED_ODELAY06": {
                    "wire": "GND_WIRE46"
                },
                "FORCE_OE_B": {
                    "wire": "XIPHY_CONTROL_19_FORCE_OE_B"
                },
                "IDELAY00_IN0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_IN0_PIN"
                },
                "IDELAY00_IN1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_IN1_PIN"
                },
                "IDELAY00_IN2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_IN2_PIN"
                },
                "IDELAY00_IN3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_IN3_PIN"
                },
                "IDELAY00_IN4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_IN4_PIN"
                },
                "IDELAY00_IN5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_IN5_PIN"
                },
                "IDELAY00_IN6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_IN6_PIN"
                },
                "IDELAY00_IN7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_IN7_PIN"
                },
                "IDELAY00_IN8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_IN8_PIN"
                },
                "IDELAY00_OUT0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_OUT0"
                },
                "IDELAY00_OUT1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_OUT1"
                },
                "IDELAY00_OUT2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_OUT2"
                },
                "IDELAY00_OUT3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_OUT3"
                },
                "IDELAY00_OUT4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_OUT4"
                },
                "IDELAY00_OUT5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_OUT5"
                },
                "IDELAY00_OUT6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_OUT6"
                },
                "IDELAY00_OUT7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_OUT7"
                },
                "IDELAY00_OUT8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY00_OUT8"
                },
                "IDELAY01_IN0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_IN0_PIN"
                },
                "IDELAY01_IN1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_IN1_PIN"
                },
                "IDELAY01_IN2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_IN2_PIN"
                },
                "IDELAY01_IN3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_IN3_PIN"
                },
                "IDELAY01_IN4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_IN4_PIN"
                },
                "IDELAY01_IN5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_IN5_PIN"
                },
                "IDELAY01_IN6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_IN6_PIN"
                },
                "IDELAY01_IN7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_IN7_PIN"
                },
                "IDELAY01_IN8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_IN8_PIN"
                },
                "IDELAY01_OUT0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_OUT0"
                },
                "IDELAY01_OUT1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_OUT1"
                },
                "IDELAY01_OUT2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_OUT2"
                },
                "IDELAY01_OUT3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_OUT3"
                },
                "IDELAY01_OUT4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_OUT4"
                },
                "IDELAY01_OUT5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_OUT5"
                },
                "IDELAY01_OUT6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_OUT6"
                },
                "IDELAY01_OUT7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_OUT7"
                },
                "IDELAY01_OUT8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY01_OUT8"
                },
                "IDELAY02_IN0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_IN0_PIN"
                },
                "IDELAY02_IN1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_IN1_PIN"
                },
                "IDELAY02_IN2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_IN2_PIN"
                },
                "IDELAY02_IN3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_IN3_PIN"
                },
                "IDELAY02_IN4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_IN4_PIN"
                },
                "IDELAY02_IN5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_IN5_PIN"
                },
                "IDELAY02_IN6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_IN6_PIN"
                },
                "IDELAY02_IN7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_IN7_PIN"
                },
                "IDELAY02_IN8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_IN8_PIN"
                },
                "IDELAY02_OUT0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_OUT0"
                },
                "IDELAY02_OUT1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_OUT1"
                },
                "IDELAY02_OUT2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_OUT2"
                },
                "IDELAY02_OUT3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_OUT3"
                },
                "IDELAY02_OUT4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_OUT4"
                },
                "IDELAY02_OUT5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_OUT5"
                },
                "IDELAY02_OUT6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_OUT6"
                },
                "IDELAY02_OUT7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_OUT7"
                },
                "IDELAY02_OUT8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY02_OUT8"
                },
                "IDELAY03_IN0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_IN0_PIN"
                },
                "IDELAY03_IN1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_IN1_PIN"
                },
                "IDELAY03_IN2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_IN2_PIN"
                },
                "IDELAY03_IN3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_IN3_PIN"
                },
                "IDELAY03_IN4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_IN4_PIN"
                },
                "IDELAY03_IN5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_IN5_PIN"
                },
                "IDELAY03_IN6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_IN6_PIN"
                },
                "IDELAY03_IN7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_IN7_PIN"
                },
                "IDELAY03_IN8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_IN8_PIN"
                },
                "IDELAY03_OUT0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_OUT0"
                },
                "IDELAY03_OUT1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_OUT1"
                },
                "IDELAY03_OUT2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_OUT2"
                },
                "IDELAY03_OUT3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_OUT3"
                },
                "IDELAY03_OUT4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_OUT4"
                },
                "IDELAY03_OUT5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_OUT5"
                },
                "IDELAY03_OUT6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_OUT6"
                },
                "IDELAY03_OUT7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_OUT7"
                },
                "IDELAY03_OUT8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY03_OUT8"
                },
                "IDELAY04_IN0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_IN0_PIN"
                },
                "IDELAY04_IN1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_IN1_PIN"
                },
                "IDELAY04_IN2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_IN2_PIN"
                },
                "IDELAY04_IN3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_IN3_PIN"
                },
                "IDELAY04_IN4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_IN4_PIN"
                },
                "IDELAY04_IN5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_IN5_PIN"
                },
                "IDELAY04_IN6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_IN6_PIN"
                },
                "IDELAY04_IN7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_IN7_PIN"
                },
                "IDELAY04_IN8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_IN8_PIN"
                },
                "IDELAY04_OUT0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_OUT0"
                },
                "IDELAY04_OUT1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_OUT1"
                },
                "IDELAY04_OUT2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_OUT2"
                },
                "IDELAY04_OUT3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_OUT3"
                },
                "IDELAY04_OUT4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_OUT4"
                },
                "IDELAY04_OUT5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_OUT5"
                },
                "IDELAY04_OUT6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_OUT6"
                },
                "IDELAY04_OUT7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_OUT7"
                },
                "IDELAY04_OUT8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY04_OUT8"
                },
                "IDELAY05_IN0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_IN0_PIN"
                },
                "IDELAY05_IN1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_IN1_PIN"
                },
                "IDELAY05_IN2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_IN2_PIN"
                },
                "IDELAY05_IN3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_IN3_PIN"
                },
                "IDELAY05_IN4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_IN4_PIN"
                },
                "IDELAY05_IN5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_IN5_PIN"
                },
                "IDELAY05_IN6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_IN6_PIN"
                },
                "IDELAY05_IN7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_IN7_PIN"
                },
                "IDELAY05_IN8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_IN8_PIN"
                },
                "IDELAY05_OUT0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_OUT0"
                },
                "IDELAY05_OUT1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_OUT1"
                },
                "IDELAY05_OUT2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_OUT2"
                },
                "IDELAY05_OUT3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_OUT3"
                },
                "IDELAY05_OUT4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_OUT4"
                },
                "IDELAY05_OUT5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_OUT5"
                },
                "IDELAY05_OUT6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_OUT6"
                },
                "IDELAY05_OUT7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_OUT7"
                },
                "IDELAY05_OUT8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY05_OUT8"
                },
                "IDELAY06_IN0": {
                    "wire": "GND_WIRE47"
                },
                "IDELAY06_IN1": {
                    "wire": "GND_WIRE48"
                },
                "IDELAY06_IN2": {
                    "wire": "GND_WIRE49"
                },
                "IDELAY06_IN3": {
                    "wire": "GND_WIRE50"
                },
                "IDELAY06_IN4": {
                    "wire": "GND_WIRE51"
                },
                "IDELAY06_IN5": {
                    "wire": "GND_WIRE52"
                },
                "IDELAY06_IN6": {
                    "wire": "GND_WIRE53"
                },
                "IDELAY06_IN7": {
                    "wire": "GND_WIRE54"
                },
                "IDELAY06_IN8": {
                    "wire": "GND_WIRE55"
                },
                "IDELAY06_OUT0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY06_OUT0"
                },
                "IDELAY06_OUT1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY06_OUT1"
                },
                "IDELAY06_OUT2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY06_OUT2"
                },
                "IDELAY06_OUT3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY06_OUT3"
                },
                "IDELAY06_OUT4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY06_OUT4"
                },
                "IDELAY06_OUT5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY06_OUT5"
                },
                "IDELAY06_OUT6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY06_OUT6"
                },
                "IDELAY06_OUT7": {
                    "wire": "XIPHY_CONTROL_19_IDELAY06_OUT7"
                },
                "IDELAY06_OUT8": {
                    "wire": "XIPHY_CONTROL_19_IDELAY06_OUT8"
                },
                "IDELAY_CE_OUT0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT0"
                },
                "IDELAY_CE_OUT1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT1"
                },
                "IDELAY_CE_OUT2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT2"
                },
                "IDELAY_CE_OUT3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT3"
                },
                "IDELAY_CE_OUT4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT4"
                },
                "IDELAY_CE_OUT5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT5"
                },
                "IDELAY_CE_OUT6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CE_OUT6"
                },
                "IDELAY_CTRL_CLK0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK0"
                },
                "IDELAY_CTRL_CLK1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK1"
                },
                "IDELAY_CTRL_CLK2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK2"
                },
                "IDELAY_CTRL_CLK3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK3"
                },
                "IDELAY_CTRL_CLK4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK4"
                },
                "IDELAY_CTRL_CLK5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK5"
                },
                "IDELAY_CTRL_CLK6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_CTRL_CLK6"
                },
                "IDELAY_INC_OUT0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT0"
                },
                "IDELAY_INC_OUT1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT1"
                },
                "IDELAY_INC_OUT2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT2"
                },
                "IDELAY_INC_OUT3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT3"
                },
                "IDELAY_INC_OUT4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT4"
                },
                "IDELAY_INC_OUT5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT5"
                },
                "IDELAY_INC_OUT6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_INC_OUT6"
                },
                "IDELAY_LD_OUT0": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT0"
                },
                "IDELAY_LD_OUT1": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT1"
                },
                "IDELAY_LD_OUT2": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT2"
                },
                "IDELAY_LD_OUT3": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT3"
                },
                "IDELAY_LD_OUT4": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT4"
                },
                "IDELAY_LD_OUT5": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT5"
                },
                "IDELAY_LD_OUT6": {
                    "wire": "XIPHY_CONTROL_19_IDELAY_LD_OUT6"
                },
                "IFIFO_BYPASS0": {
                    "wire": "XIPHY_CONTROL_19_IFIFO_BYPASS0"
                },
                "IFIFO_BYPASS1": {
                    "wire": "XIPHY_CONTROL_19_IFIFO_BYPASS1"
                },
                "IFIFO_BYPASS2": {
                    "wire": "XIPHY_CONTROL_19_IFIFO_BYPASS2"
                },
                "IFIFO_BYPASS3": {
                    "wire": "XIPHY_CONTROL_19_IFIFO_BYPASS3"
                },
                "IFIFO_BYPASS4": {
                    "wire": "XIPHY_CONTROL_19_IFIFO_BYPASS4"
                },
                "IFIFO_BYPASS5": {
                    "wire": "XIPHY_CONTROL_19_IFIFO_BYPASS5"
                },
                "IFIFO_BYPASS6": {
                    "wire": "XIPHY_CONTROL_19_IFIFO_BYPASS6"
                },
                "LOCAL_DIV_CLK": {
                    "wire": "XIPHY_CONTROL_19_LOCAL_DIV_CLK"
                },
                "MASTER_PD_OUT": {
                    "wire": "XIPHY_CONTROL_19_MASTER_PD_OUT"
                },
                "NDQS_GT_IN": {
                    "wire": "XIPHY_CONTROL_19_NDQS_GT_IN_PIN"
                },
                "NDQS_GT_OUT": {
                    "wire": "XIPHY_CONTROL_19_NDQS_GT_OUT"
                },
                "NDQS_OUT0": {
                    "wire": "XIPHY_CONTROL_19_NDQS_OUT0"
                },
                "NDQS_OUT1": {
                    "wire": "XIPHY_CONTROL_19_NDQS_OUT1"
                },
                "NDQS_OUT2": {
                    "wire": "XIPHY_CONTROL_19_NDQS_OUT2"
                },
                "NDQS_OUT3": {
                    "wire": "XIPHY_CONTROL_19_NDQS_OUT3"
                },
                "NDQS_OUT4": {
                    "wire": "XIPHY_CONTROL_19_NDQS_OUT4"
                },
                "NDQS_OUT5": {
                    "wire": "XIPHY_CONTROL_19_NDQS_OUT5"
                },
                "NDQS_OUT6": {
                    "wire": "XIPHY_CONTROL_19_NDQS_OUT6"
                },
                "ODELAY00_IN0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_IN0_PIN"
                },
                "ODELAY00_IN1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_IN1_PIN"
                },
                "ODELAY00_IN2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_IN2_PIN"
                },
                "ODELAY00_IN3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_IN3_PIN"
                },
                "ODELAY00_IN4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_IN4_PIN"
                },
                "ODELAY00_IN5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_IN5_PIN"
                },
                "ODELAY00_IN6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_IN6_PIN"
                },
                "ODELAY00_IN7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_IN7_PIN"
                },
                "ODELAY00_IN8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_IN8_PIN"
                },
                "ODELAY00_OUT0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_OUT0"
                },
                "ODELAY00_OUT1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_OUT1"
                },
                "ODELAY00_OUT2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_OUT2"
                },
                "ODELAY00_OUT3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_OUT3"
                },
                "ODELAY00_OUT4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_OUT4"
                },
                "ODELAY00_OUT5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_OUT5"
                },
                "ODELAY00_OUT6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_OUT6"
                },
                "ODELAY00_OUT7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_OUT7"
                },
                "ODELAY00_OUT8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY00_OUT8"
                },
                "ODELAY01_IN0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_IN0_PIN"
                },
                "ODELAY01_IN1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_IN1_PIN"
                },
                "ODELAY01_IN2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_IN2_PIN"
                },
                "ODELAY01_IN3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_IN3_PIN"
                },
                "ODELAY01_IN4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_IN4_PIN"
                },
                "ODELAY01_IN5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_IN5_PIN"
                },
                "ODELAY01_IN6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_IN6_PIN"
                },
                "ODELAY01_IN7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_IN7_PIN"
                },
                "ODELAY01_IN8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_IN8_PIN"
                },
                "ODELAY01_OUT0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_OUT0"
                },
                "ODELAY01_OUT1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_OUT1"
                },
                "ODELAY01_OUT2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_OUT2"
                },
                "ODELAY01_OUT3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_OUT3"
                },
                "ODELAY01_OUT4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_OUT4"
                },
                "ODELAY01_OUT5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_OUT5"
                },
                "ODELAY01_OUT6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_OUT6"
                },
                "ODELAY01_OUT7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_OUT7"
                },
                "ODELAY01_OUT8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY01_OUT8"
                },
                "ODELAY02_IN0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_IN0_PIN"
                },
                "ODELAY02_IN1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_IN1_PIN"
                },
                "ODELAY02_IN2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_IN2_PIN"
                },
                "ODELAY02_IN3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_IN3_PIN"
                },
                "ODELAY02_IN4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_IN4_PIN"
                },
                "ODELAY02_IN5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_IN5_PIN"
                },
                "ODELAY02_IN6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_IN6_PIN"
                },
                "ODELAY02_IN7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_IN7_PIN"
                },
                "ODELAY02_IN8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_IN8_PIN"
                },
                "ODELAY02_OUT0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_OUT0"
                },
                "ODELAY02_OUT1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_OUT1"
                },
                "ODELAY02_OUT2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_OUT2"
                },
                "ODELAY02_OUT3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_OUT3"
                },
                "ODELAY02_OUT4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_OUT4"
                },
                "ODELAY02_OUT5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_OUT5"
                },
                "ODELAY02_OUT6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_OUT6"
                },
                "ODELAY02_OUT7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_OUT7"
                },
                "ODELAY02_OUT8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY02_OUT8"
                },
                "ODELAY03_IN0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_IN0_PIN"
                },
                "ODELAY03_IN1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_IN1_PIN"
                },
                "ODELAY03_IN2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_IN2_PIN"
                },
                "ODELAY03_IN3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_IN3_PIN"
                },
                "ODELAY03_IN4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_IN4_PIN"
                },
                "ODELAY03_IN5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_IN5_PIN"
                },
                "ODELAY03_IN6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_IN6_PIN"
                },
                "ODELAY03_IN7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_IN7_PIN"
                },
                "ODELAY03_IN8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_IN8_PIN"
                },
                "ODELAY03_OUT0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_OUT0"
                },
                "ODELAY03_OUT1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_OUT1"
                },
                "ODELAY03_OUT2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_OUT2"
                },
                "ODELAY03_OUT3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_OUT3"
                },
                "ODELAY03_OUT4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_OUT4"
                },
                "ODELAY03_OUT5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_OUT5"
                },
                "ODELAY03_OUT6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_OUT6"
                },
                "ODELAY03_OUT7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_OUT7"
                },
                "ODELAY03_OUT8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY03_OUT8"
                },
                "ODELAY04_IN0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_IN0_PIN"
                },
                "ODELAY04_IN1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_IN1_PIN"
                },
                "ODELAY04_IN2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_IN2_PIN"
                },
                "ODELAY04_IN3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_IN3_PIN"
                },
                "ODELAY04_IN4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_IN4_PIN"
                },
                "ODELAY04_IN5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_IN5_PIN"
                },
                "ODELAY04_IN6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_IN6_PIN"
                },
                "ODELAY04_IN7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_IN7_PIN"
                },
                "ODELAY04_IN8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_IN8_PIN"
                },
                "ODELAY04_OUT0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_OUT0"
                },
                "ODELAY04_OUT1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_OUT1"
                },
                "ODELAY04_OUT2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_OUT2"
                },
                "ODELAY04_OUT3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_OUT3"
                },
                "ODELAY04_OUT4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_OUT4"
                },
                "ODELAY04_OUT5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_OUT5"
                },
                "ODELAY04_OUT6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_OUT6"
                },
                "ODELAY04_OUT7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_OUT7"
                },
                "ODELAY04_OUT8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY04_OUT8"
                },
                "ODELAY05_IN0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_IN0_PIN"
                },
                "ODELAY05_IN1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_IN1_PIN"
                },
                "ODELAY05_IN2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_IN2_PIN"
                },
                "ODELAY05_IN3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_IN3_PIN"
                },
                "ODELAY05_IN4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_IN4_PIN"
                },
                "ODELAY05_IN5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_IN5_PIN"
                },
                "ODELAY05_IN6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_IN6_PIN"
                },
                "ODELAY05_IN7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_IN7_PIN"
                },
                "ODELAY05_IN8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_IN8_PIN"
                },
                "ODELAY05_OUT0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_OUT0"
                },
                "ODELAY05_OUT1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_OUT1"
                },
                "ODELAY05_OUT2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_OUT2"
                },
                "ODELAY05_OUT3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_OUT3"
                },
                "ODELAY05_OUT4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_OUT4"
                },
                "ODELAY05_OUT5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_OUT5"
                },
                "ODELAY05_OUT6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_OUT6"
                },
                "ODELAY05_OUT7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_OUT7"
                },
                "ODELAY05_OUT8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY05_OUT8"
                },
                "ODELAY06_IN0": {
                    "wire": "GND_WIRE56"
                },
                "ODELAY06_IN1": {
                    "wire": "GND_WIRE57"
                },
                "ODELAY06_IN2": {
                    "wire": "GND_WIRE58"
                },
                "ODELAY06_IN3": {
                    "wire": "GND_WIRE59"
                },
                "ODELAY06_IN4": {
                    "wire": "GND_WIRE60"
                },
                "ODELAY06_IN5": {
                    "wire": "GND_WIRE61"
                },
                "ODELAY06_IN6": {
                    "wire": "GND_WIRE62"
                },
                "ODELAY06_IN7": {
                    "wire": "GND_WIRE63"
                },
                "ODELAY06_IN8": {
                    "wire": "GND_WIRE64"
                },
                "ODELAY06_OUT0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY06_OUT0"
                },
                "ODELAY06_OUT1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY06_OUT1"
                },
                "ODELAY06_OUT2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY06_OUT2"
                },
                "ODELAY06_OUT3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY06_OUT3"
                },
                "ODELAY06_OUT4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY06_OUT4"
                },
                "ODELAY06_OUT5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY06_OUT5"
                },
                "ODELAY06_OUT6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY06_OUT6"
                },
                "ODELAY06_OUT7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY06_OUT7"
                },
                "ODELAY06_OUT8": {
                    "wire": "XIPHY_CONTROL_19_ODELAY06_OUT8"
                },
                "ODELAY_CE_OUT0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT0"
                },
                "ODELAY_CE_OUT1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT1"
                },
                "ODELAY_CE_OUT2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT2"
                },
                "ODELAY_CE_OUT3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT3"
                },
                "ODELAY_CE_OUT4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT4"
                },
                "ODELAY_CE_OUT5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT5"
                },
                "ODELAY_CE_OUT6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CE_OUT6"
                },
                "ODELAY_CTRL_CLK0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK0"
                },
                "ODELAY_CTRL_CLK1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK1"
                },
                "ODELAY_CTRL_CLK2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK2"
                },
                "ODELAY_CTRL_CLK3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK3"
                },
                "ODELAY_CTRL_CLK4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK4"
                },
                "ODELAY_CTRL_CLK5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK5"
                },
                "ODELAY_CTRL_CLK6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK6"
                },
                "ODELAY_CTRL_CLK7": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_CTRL_CLK7"
                },
                "ODELAY_INC_OUT0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT0"
                },
                "ODELAY_INC_OUT1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT1"
                },
                "ODELAY_INC_OUT2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT2"
                },
                "ODELAY_INC_OUT3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT3"
                },
                "ODELAY_INC_OUT4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT4"
                },
                "ODELAY_INC_OUT5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT5"
                },
                "ODELAY_INC_OUT6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_INC_OUT6"
                },
                "ODELAY_LD_OUT0": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT0"
                },
                "ODELAY_LD_OUT1": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT1"
                },
                "ODELAY_LD_OUT2": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT2"
                },
                "ODELAY_LD_OUT3": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT3"
                },
                "ODELAY_LD_OUT4": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT4"
                },
                "ODELAY_LD_OUT5": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT5"
                },
                "ODELAY_LD_OUT6": {
                    "wire": "XIPHY_CONTROL_19_ODELAY_LD_OUT6"
                },
                "PDQS_GT_IN": {
                    "wire": "XIPHY_CONTROL_19_PDQS_GT_IN_PIN"
                },
                "PDQS_GT_OUT": {
                    "wire": "XIPHY_CONTROL_19_PDQS_GT_OUT"
                },
                "PDQS_OUT0": {
                    "wire": "XIPHY_CONTROL_19_PDQS_OUT0"
                },
                "PDQS_OUT1": {
                    "wire": "XIPHY_CONTROL_19_PDQS_OUT1"
                },
                "PDQS_OUT2": {
                    "wire": "XIPHY_CONTROL_19_PDQS_OUT2"
                },
                "PDQS_OUT3": {
                    "wire": "XIPHY_CONTROL_19_PDQS_OUT3"
                },
                "PDQS_OUT4": {
                    "wire": "XIPHY_CONTROL_19_PDQS_OUT4"
                },
                "PDQS_OUT5": {
                    "wire": "XIPHY_CONTROL_19_PDQS_OUT5"
                },
                "PDQS_OUT6": {
                    "wire": "XIPHY_CONTROL_19_PDQS_OUT6"
                },
                "PH0_DIV_720_0": {
                    "wire": "XIPHY_CONTROL_19_PH0_DIV_720_0"
                },
                "PH0_DIV_720_1": {
                    "wire": "XIPHY_CONTROL_19_PH0_DIV_720_1"
                },
                "PH0_DIV_720_2": {
                    "wire": "XIPHY_CONTROL_19_PH0_DIV_720_2"
                },
                "PH0_DIV_720_3": {
                    "wire": "XIPHY_CONTROL_19_PH0_DIV_720_3"
                },
                "PH0_DIV_720_4": {
                    "wire": "XIPHY_CONTROL_19_PH0_DIV_720_4"
                },
                "PH0_DIV_720_5": {
                    "wire": "XIPHY_CONTROL_19_PH0_DIV_720_5"
                },
                "PH0_DIV_720_6": {
                    "wire": "XIPHY_CONTROL_19_PH0_DIV_720_6"
                },
                "PH0_DIV_720_7": {
                    "wire": "XIPHY_CONTROL_19_PH0_DIV_720_7"
                },
                "PH1_DIV_720_0": {
                    "wire": "XIPHY_CONTROL_19_PH1_DIV_720_0"
                },
                "PH1_DIV_720_1": {
                    "wire": "XIPHY_CONTROL_19_PH1_DIV_720_1"
                },
                "PH1_DIV_720_2": {
                    "wire": "XIPHY_CONTROL_19_PH1_DIV_720_2"
                },
                "PH1_DIV_720_3": {
                    "wire": "XIPHY_CONTROL_19_PH1_DIV_720_3"
                },
                "PH1_DIV_720_4": {
                    "wire": "XIPHY_CONTROL_19_PH1_DIV_720_4"
                },
                "PH1_DIV_720_5": {
                    "wire": "XIPHY_CONTROL_19_PH1_DIV_720_5"
                },
                "PH1_DIV_720_6": {
                    "wire": "XIPHY_CONTROL_19_PH1_DIV_720_6"
                },
                "PH1_DIV_720_7": {
                    "wire": "XIPHY_CONTROL_19_PH1_DIV_720_7"
                },
                "PH02_DIV2_360_0": {
                    "wire": "XIPHY_CONTROL_19_PH02_DIV2_360_0"
                },
                "PH02_DIV2_360_1": {
                    "wire": "XIPHY_CONTROL_19_PH02_DIV2_360_1"
                },
                "PH02_DIV2_360_2": {
                    "wire": "XIPHY_CONTROL_19_PH02_DIV2_360_2"
                },
                "PH02_DIV2_360_3": {
                    "wire": "XIPHY_CONTROL_19_PH02_DIV2_360_3"
                },
                "PH02_DIV2_360_4": {
                    "wire": "XIPHY_CONTROL_19_PH02_DIV2_360_4"
                },
                "PH02_DIV2_360_5": {
                    "wire": "XIPHY_CONTROL_19_PH02_DIV2_360_5"
                },
                "PH02_DIV2_360_6": {
                    "wire": "XIPHY_CONTROL_19_PH02_DIV2_360_6"
                },
                "PH02_DIV2_360_7": {
                    "wire": "XIPHY_CONTROL_19_PH02_DIV2_360_7"
                },
                "PH2_DIV_720_0": {
                    "wire": "XIPHY_CONTROL_19_PH2_DIV_720_0"
                },
                "PH2_DIV_720_1": {
                    "wire": "XIPHY_CONTROL_19_PH2_DIV_720_1"
                },
                "PH2_DIV_720_2": {
                    "wire": "XIPHY_CONTROL_19_PH2_DIV_720_2"
                },
                "PH2_DIV_720_3": {
                    "wire": "XIPHY_CONTROL_19_PH2_DIV_720_3"
                },
                "PH2_DIV_720_4": {
                    "wire": "XIPHY_CONTROL_19_PH2_DIV_720_4"
                },
                "PH2_DIV_720_5": {
                    "wire": "XIPHY_CONTROL_19_PH2_DIV_720_5"
                },
                "PH2_DIV_720_6": {
                    "wire": "XIPHY_CONTROL_19_PH2_DIV_720_6"
                },
                "PH2_DIV_720_7": {
                    "wire": "XIPHY_CONTROL_19_PH2_DIV_720_7"
                },
                "PH3_DIV_720_0": {
                    "wire": "XIPHY_CONTROL_19_PH3_DIV_720_0"
                },
                "PH3_DIV_720_1": {
                    "wire": "XIPHY_CONTROL_19_PH3_DIV_720_1"
                },
                "PH3_DIV_720_2": {
                    "wire": "XIPHY_CONTROL_19_PH3_DIV_720_2"
                },
                "PH3_DIV_720_3": {
                    "wire": "XIPHY_CONTROL_19_PH3_DIV_720_3"
                },
                "PH3_DIV_720_4": {
                    "wire": "XIPHY_CONTROL_19_PH3_DIV_720_4"
                },
                "PH3_DIV_720_5": {
                    "wire": "XIPHY_CONTROL_19_PH3_DIV_720_5"
                },
                "PH3_DIV_720_6": {
                    "wire": "XIPHY_CONTROL_19_PH3_DIV_720_6"
                },
                "PH3_DIV_720_7": {
                    "wire": "XIPHY_CONTROL_19_PH3_DIV_720_7"
                },
                "PH13_DIV2_360_0": {
                    "wire": "XIPHY_CONTROL_19_PH13_DIV2_360_0"
                },
                "PH13_DIV2_360_1": {
                    "wire": "XIPHY_CONTROL_19_PH13_DIV2_360_1"
                },
                "PH13_DIV2_360_2": {
                    "wire": "XIPHY_CONTROL_19_PH13_DIV2_360_2"
                },
                "PH13_DIV2_360_3": {
                    "wire": "XIPHY_CONTROL_19_PH13_DIV2_360_3"
                },
                "PH13_DIV2_360_4": {
                    "wire": "XIPHY_CONTROL_19_PH13_DIV2_360_4"
                },
                "PH13_DIV2_360_5": {
                    "wire": "XIPHY_CONTROL_19_PH13_DIV2_360_5"
                },
                "PH13_DIV2_360_6": {
                    "wire": "XIPHY_CONTROL_19_PH13_DIV2_360_6"
                },
                "PH13_DIV2_360_7": {
                    "wire": "XIPHY_CONTROL_19_PH13_DIV2_360_7"
                },
                "PHY2CLB_FIXDLY_RDY": {
                    "wire": "XIPHY_CONTROL_19_PHY2CLB_FIXDLY_RDY"
                },
                "PHY2CLB_PHY_RDY": {
                    "wire": "XIPHY_CONTROL_19_PHY2CLB_PHY_RDY"
                },
                "PLL_CLK": {
                    "wire": "XIPHY_CONTROL_19_PLL_CLK_PIN"
                },
                "PLL_CLK_EN": {
                    "wire": "XIPHY_CONTROL_19_PLL_CLK_EN"
                },
                "REFCLK": {
                    "wire": "XIPHY_CONTROL_19_REFCLK"
                },
                "REFCLK_DFD": {
                    "wire": "XIPHY_CONTROL_19_REFCLK_DFD"
                },
                "REFCLK_EN0": {
                    "wire": "XIPHY_CONTROL_19_REFCLK_EN0"
                },
                "REFCLK_EN1": {
                    "wire": "XIPHY_CONTROL_19_REFCLK_EN1"
                },
                "REFCLK_EN2": {
                    "wire": "XIPHY_CONTROL_19_REFCLK_EN2"
                },
                "REFCLK_EN3": {
                    "wire": "XIPHY_CONTROL_19_REFCLK_EN3"
                },
                "REFCLK_EN4": {
                    "wire": "XIPHY_CONTROL_19_REFCLK_EN4"
                },
                "REFCLK_EN5": {
                    "wire": "XIPHY_CONTROL_19_REFCLK_EN5"
                },
                "REFCLK_EN6": {
                    "wire": "XIPHY_CONTROL_19_REFCLK_EN6"
                },
                "RIU2CLB_RD_DATA0": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA0"
                },
                "RIU2CLB_RD_DATA1": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA1"
                },
                "RIU2CLB_RD_DATA2": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA2"
                },
                "RIU2CLB_RD_DATA3": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA3"
                },
                "RIU2CLB_RD_DATA4": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA4"
                },
                "RIU2CLB_RD_DATA5": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA5"
                },
                "RIU2CLB_RD_DATA6": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA6"
                },
                "RIU2CLB_RD_DATA7": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA7"
                },
                "RIU2CLB_RD_DATA8": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA8"
                },
                "RIU2CLB_RD_DATA9": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA9"
                },
                "RIU2CLB_RD_DATA10": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA10"
                },
                "RIU2CLB_RD_DATA11": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA11"
                },
                "RIU2CLB_RD_DATA12": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA12"
                },
                "RIU2CLB_RD_DATA13": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA13"
                },
                "RIU2CLB_RD_DATA14": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA14"
                },
                "RIU2CLB_RD_DATA15": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_RD_DATA15"
                },
                "RIU2CLB_VALID": {
                    "wire": "XIPHY_CONTROL_19_RIU2CLB_VALID"
                },
                "RIU_CLK": {
                    "wire": "XIPHY_CONTROL_19_RIU_CLK_PIN"
                },
                "RX_BS_RESET0": {
                    "wire": "XIPHY_CONTROL_19_RX_BS_RESET0"
                },
                "RX_BS_RESET1": {
                    "wire": "XIPHY_CONTROL_19_RX_BS_RESET1"
                },
                "RX_BS_RESET2": {
                    "wire": "XIPHY_CONTROL_19_RX_BS_RESET2"
                },
                "RX_BS_RESET3": {
                    "wire": "XIPHY_CONTROL_19_RX_BS_RESET3"
                },
                "RX_BS_RESET4": {
                    "wire": "XIPHY_CONTROL_19_RX_BS_RESET4"
                },
                "RX_BS_RESET5": {
                    "wire": "XIPHY_CONTROL_19_RX_BS_RESET5"
                },
                "RX_BS_RESET6": {
                    "wire": "XIPHY_CONTROL_19_RX_BS_RESET6"
                },
                "RX_DCC00_0": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC00_0"
                },
                "RX_DCC00_1": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC00_1"
                },
                "RX_DCC00_2": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC00_2"
                },
                "RX_DCC00_3": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC00_3"
                },
                "RX_DCC01_0": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC01_0"
                },
                "RX_DCC01_1": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC01_1"
                },
                "RX_DCC01_2": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC01_2"
                },
                "RX_DCC01_3": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC01_3"
                },
                "RX_DCC02_0": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC02_0"
                },
                "RX_DCC02_1": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC02_1"
                },
                "RX_DCC02_2": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC02_2"
                },
                "RX_DCC02_3": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC02_3"
                },
                "RX_DCC03_0": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC03_0"
                },
                "RX_DCC03_1": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC03_1"
                },
                "RX_DCC03_2": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC03_2"
                },
                "RX_DCC03_3": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC03_3"
                },
                "RX_DCC04_0": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC04_0"
                },
                "RX_DCC04_1": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC04_1"
                },
                "RX_DCC04_2": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC04_2"
                },
                "RX_DCC04_3": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC04_3"
                },
                "RX_DCC05_0": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC05_0"
                },
                "RX_DCC05_1": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC05_1"
                },
                "RX_DCC05_2": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC05_2"
                },
                "RX_DCC05_3": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC05_3"
                },
                "RX_DCC06_0": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC06_0"
                },
                "RX_DCC06_1": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC06_1"
                },
                "RX_DCC06_2": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC06_2"
                },
                "RX_DCC06_3": {
                    "wire": "XIPHY_CONTROL_19_RX_DCC06_3"
                },
                "RX_NDQ0_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_NDQ0_IN_PIN"
                },
                "RX_NDQ1_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_NDQ1_IN_PIN"
                },
                "RX_NDQ2_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_NDQ2_IN_PIN"
                },
                "RX_NDQ3_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_NDQ3_IN_PIN"
                },
                "RX_NDQ4_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_NDQ4_IN_PIN"
                },
                "RX_NDQ5_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_NDQ5_IN_PIN"
                },
                "RX_NDQ6_IN": {
                    "wire": "GND_WIRE65"
                },
                "RX_PDQ0_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_PDQ0_IN_PIN"
                },
                "RX_PDQ1_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_PDQ1_IN_PIN"
                },
                "RX_PDQ2_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_PDQ2_IN_PIN"
                },
                "RX_PDQ3_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_PDQ3_IN_PIN"
                },
                "RX_PDQ4_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_PDQ4_IN_PIN"
                },
                "RX_PDQ5_IN": {
                    "wire": "XIPHY_CONTROL_19_RX_PDQ5_IN_PIN"
                },
                "RX_PDQ6_IN": {
                    "wire": "GND_WIRE66"
                },
                "SCAN_INT": {
                    "wire": "XIPHY_CONTROL_19_SCAN_INT_PIN"
                },
                "TOGGLE_DIV2_SEL0": {
                    "wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL0"
                },
                "TOGGLE_DIV2_SEL1": {
                    "wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL1"
                },
                "TOGGLE_DIV2_SEL2": {
                    "wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL2"
                },
                "TOGGLE_DIV2_SEL3": {
                    "wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL3"
                },
                "TOGGLE_DIV2_SEL4": {
                    "wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL4"
                },
                "TOGGLE_DIV2_SEL5": {
                    "wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL5"
                },
                "TOGGLE_DIV2_SEL6": {
                    "wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL6"
                },
                "TOGGLE_DIV2_SEL7": {
                    "wire": "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL7"
                },
                "TRISTATE_ODELAY_CE_OUT": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_CE_OUT"
                },
                "TRISTATE_ODELAY_IN0": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN0_PIN"
                },
                "TRISTATE_ODELAY_IN1": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN1_PIN"
                },
                "TRISTATE_ODELAY_IN2": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN2_PIN"
                },
                "TRISTATE_ODELAY_IN3": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN3_PIN"
                },
                "TRISTATE_ODELAY_IN4": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN4_PIN"
                },
                "TRISTATE_ODELAY_IN5": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN5_PIN"
                },
                "TRISTATE_ODELAY_IN6": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN6_PIN"
                },
                "TRISTATE_ODELAY_IN7": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN7_PIN"
                },
                "TRISTATE_ODELAY_IN8": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN8_PIN"
                },
                "TRISTATE_ODELAY_INC_OUT": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_INC_OUT"
                },
                "TRISTATE_ODELAY_LD_OUT": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_LD_OUT"
                },
                "TRISTATE_ODELAY_OUT0": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT0"
                },
                "TRISTATE_ODELAY_OUT1": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT1"
                },
                "TRISTATE_ODELAY_OUT2": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT2"
                },
                "TRISTATE_ODELAY_OUT3": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT3"
                },
                "TRISTATE_ODELAY_OUT4": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT4"
                },
                "TRISTATE_ODELAY_OUT5": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT5"
                },
                "TRISTATE_ODELAY_OUT6": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT6"
                },
                "TRISTATE_ODELAY_OUT7": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT7"
                },
                "TRISTATE_ODELAY_OUT8": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT8"
                },
                "TRISTATE_VTC_READY": {
                    "wire": "XIPHY_CONTROL_19_TRISTATE_VTC_READY_PIN"
                },
                "TX_BS_RESET0": {
                    "wire": "XIPHY_CONTROL_19_TX_BS_RESET0"
                },
                "TX_BS_RESET1": {
                    "wire": "XIPHY_CONTROL_19_TX_BS_RESET1"
                },
                "TX_BS_RESET2": {
                    "wire": "XIPHY_CONTROL_19_TX_BS_RESET2"
                },
                "TX_BS_RESET3": {
                    "wire": "XIPHY_CONTROL_19_TX_BS_RESET3"
                },
                "TX_BS_RESET4": {
                    "wire": "XIPHY_CONTROL_19_TX_BS_RESET4"
                },
                "TX_BS_RESET5": {
                    "wire": "XIPHY_CONTROL_19_TX_BS_RESET5"
                },
                "TX_BS_RESET6": {
                    "wire": "XIPHY_CONTROL_19_TX_BS_RESET6"
                },
                "TX_DATA_PHASE0": {
                    "wire": "XIPHY_CONTROL_19_TX_DATA_PHASE0"
                },
                "TX_DATA_PHASE1": {
                    "wire": "XIPHY_CONTROL_19_TX_DATA_PHASE1"
                },
                "TX_DATA_PHASE2": {
                    "wire": "XIPHY_CONTROL_19_TX_DATA_PHASE2"
                },
                "TX_DATA_PHASE3": {
                    "wire": "XIPHY_CONTROL_19_TX_DATA_PHASE3"
                },
                "TX_DATA_PHASE4": {
                    "wire": "XIPHY_CONTROL_19_TX_DATA_PHASE4"
                },
                "TX_DATA_PHASE5": {
                    "wire": "XIPHY_CONTROL_19_TX_DATA_PHASE5"
                },
                "TX_DATA_PHASE6": {
                    "wire": "XIPHY_CONTROL_19_TX_DATA_PHASE6"
                },
                "TX_DATA_PHASE7": {
                    "wire": "XIPHY_CONTROL_19_TX_DATA_PHASE7"
                },
                "VTC_READY_IDELAY00": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY00_PIN"
                },
                "VTC_READY_IDELAY01": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY01_PIN"
                },
                "VTC_READY_IDELAY02": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY02_PIN"
                },
                "VTC_READY_IDELAY03": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY03_PIN"
                },
                "VTC_READY_IDELAY04": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY04_PIN"
                },
                "VTC_READY_IDELAY05": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_IDELAY05_PIN"
                },
                "VTC_READY_IDELAY06": {
                    "wire": "GND_WIRE67"
                },
                "VTC_READY_ODELAY00": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY00_PIN"
                },
                "VTC_READY_ODELAY01": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY01_PIN"
                },
                "VTC_READY_ODELAY02": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY02_PIN"
                },
                "VTC_READY_ODELAY03": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY03_PIN"
                },
                "VTC_READY_ODELAY04": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY04_PIN"
                },
                "VTC_READY_ODELAY05": {
                    "wire": "XIPHY_CONTROL_19_VTC_READY_ODELAY05_PIN"
                },
                "VTC_READY_ODELAY06": {
                    "wire": "GND_WIRE68"
                },
                "WL_TRAIN0": {
                    "wire": "XIPHY_CONTROL_19_WL_TRAIN0"
                },
                "WL_TRAIN1": {
                    "wire": "XIPHY_CONTROL_19_WL_TRAIN1"
                },
                "WL_TRAIN2": {
                    "wire": "XIPHY_CONTROL_19_WL_TRAIN2"
                },
                "WL_TRAIN3": {
                    "wire": "XIPHY_CONTROL_19_WL_TRAIN3"
                },
                "WL_TRAIN4": {
                    "wire": "XIPHY_CONTROL_19_WL_TRAIN4"
                },
                "WL_TRAIN5": {
                    "wire": "XIPHY_CONTROL_19_WL_TRAIN5"
                },
                "WL_TRAIN6": {
                    "wire": "XIPHY_CONTROL_19_WL_TRAIN6"
                }
            },
            "type": "BITSLICE_CONTROL",
            "x_coord": 0,
            "y_coord": 0
        },
        {
            "name": "X0Y0",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_57_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_57_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_57_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_57_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_57_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_57_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_57_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_57_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "VCC_WIRE1"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_57_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_57_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 0
        },
        {
            "name": "X0Y0",
            "prefix": "BITSLICE_TX",
            "site_pins": {
                "BS2CTL_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT0"
                },
                "BS2CTL_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT1"
                },
                "BS2CTL_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT2"
                },
                "BS2CTL_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT3"
                },
                "BS2CTL_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT4"
                },
                "BS2CTL_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT5"
                },
                "BS2CTL_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT6"
                },
                "BS2CTL_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT7"
                },
                "BS2CTL_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "BS_RESET": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_BS_RESET_PIN"
                },
                "CDATAIN0": {
                    "wire": "GND_WIRE2"
                },
                "CDATAIN1": {
                    "wire": "GND_WIRE3"
                },
                "CDATAOUT": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CDATAOUT"
                },
                "CE_ODELAY": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CE_ODELAY"
                },
                "CE_OFD": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CE_OFD"
                },
                "CLK": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CLK"
                },
                "CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN0"
                },
                "CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN1"
                },
                "CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN2"
                },
                "CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN3"
                },
                "CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN4"
                },
                "CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN5"
                },
                "CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN6"
                },
                "CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN7"
                },
                "CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN8"
                },
                "CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT0"
                },
                "CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT1"
                },
                "CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT2"
                },
                "CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT3"
                },
                "CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT4"
                },
                "CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT5"
                },
                "CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT6"
                },
                "CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT7"
                },
                "CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT8"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "CTRL_CE": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_CE_PIN"
                },
                "CTRL_CLK": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_CLK_PIN"
                },
                "CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY0_PIN"
                },
                "CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY1_PIN"
                },
                "CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY2_PIN"
                },
                "CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY3_PIN"
                },
                "CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY4_PIN"
                },
                "CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY5_PIN"
                },
                "CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY6_PIN"
                },
                "CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY7_PIN"
                },
                "CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY8_PIN"
                },
                "CTRL_INC": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_INC_PIN"
                },
                "CTRL_LD": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_CTRL_LD_PIN"
                },
                "D0": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_D0_PIN"
                },
                "D1": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_D1_PIN"
                },
                "D2": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_D2_PIN"
                },
                "D3": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_D3_PIN"
                },
                "D4": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_D4_PIN"
                },
                "D5": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_D5_PIN"
                },
                "D6": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_D6_PIN"
                },
                "D7": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_D7_PIN"
                },
                "DDR_CLK": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_DDR_CLK_PIN"
                },
                "DIV2_CLK": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_DIV2_CLK_PIN"
                },
                "DIV4_CLK": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_DIV4_CLK_PIN"
                },
                "EN_VTC": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_EN_VTC"
                },
                "FORCE_OE_B": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_FORCE_OE_B_PIN"
                },
                "INC": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_INC"
                },
                "LD": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_LD"
                },
                "Q": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_Q"
                },
                "REGRST": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_REGRST_PIN"
                },
                "RST": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_RST_PIN"
                },
                "TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P3_SEL_PIN"
                },
                "VTC_READY": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_14_VTC_READY"
                }
            },
            "type": "BITSLICE_TX",
            "x_coord": 0,
            "y_coord": 0
        },
        {
            "name": "X0Y0",
            "prefix": "PLL_SELECT_SITE",
            "site_pins": {
                "D0": {
                    "wire": "XIPHY_PLL_SELECT_17_D0_PIN"
                },
                "D1": {
                    "wire": "XIPHY_PLL_SELECT_17_D1_PIN"
                },
                "PLL_CLK_EN": {
                    "wire": "XIPHY_PLL_SELECT_17_PLL_CLK_EN_PIN"
                },
                "REFCLK_DFD": {
                    "wire": "XIPHY_PLL_SELECT_17_REFCLK_DFD_PIN"
                },
                "Z": {
                    "wire": "XIPHY_PLL_SELECT_17_Z"
                }
            },
            "type": "PLL_SELECT_SITE",
            "x_coord": 0,
            "y_coord": 0
        },
        {
            "name": "X0Y0",
            "prefix": "RIU_OR",
            "site_pins": {
                "RIU_RD_DATA0": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA0"
                },
                "RIU_RD_DATA1": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA1"
                },
                "RIU_RD_DATA2": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA2"
                },
                "RIU_RD_DATA3": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA3"
                },
                "RIU_RD_DATA4": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA4"
                },
                "RIU_RD_DATA5": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA5"
                },
                "RIU_RD_DATA6": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA6"
                },
                "RIU_RD_DATA7": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA7"
                },
                "RIU_RD_DATA8": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA8"
                },
                "RIU_RD_DATA9": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA9"
                },
                "RIU_RD_DATA10": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA10"
                },
                "RIU_RD_DATA11": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA11"
                },
                "RIU_RD_DATA12": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA12"
                },
                "RIU_RD_DATA13": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA13"
                },
                "RIU_RD_DATA14": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA14"
                },
                "RIU_RD_DATA15": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA15"
                },
                "RIU_RD_DATA_LOW0": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW0_PIN"
                },
                "RIU_RD_DATA_LOW1": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW1_PIN"
                },
                "RIU_RD_DATA_LOW2": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW2_PIN"
                },
                "RIU_RD_DATA_LOW3": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW3_PIN"
                },
                "RIU_RD_DATA_LOW4": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW4_PIN"
                },
                "RIU_RD_DATA_LOW5": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW5_PIN"
                },
                "RIU_RD_DATA_LOW6": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW6_PIN"
                },
                "RIU_RD_DATA_LOW7": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW7_PIN"
                },
                "RIU_RD_DATA_LOW8": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW8_PIN"
                },
                "RIU_RD_DATA_LOW9": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW9_PIN"
                },
                "RIU_RD_DATA_LOW10": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW10_PIN"
                },
                "RIU_RD_DATA_LOW11": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW11_PIN"
                },
                "RIU_RD_DATA_LOW12": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW12_PIN"
                },
                "RIU_RD_DATA_LOW13": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW13_PIN"
                },
                "RIU_RD_DATA_LOW14": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW14_PIN"
                },
                "RIU_RD_DATA_LOW15": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW15_PIN"
                },
                "RIU_RD_DATA_UPP0": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP0_PIN"
                },
                "RIU_RD_DATA_UPP1": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP1_PIN"
                },
                "RIU_RD_DATA_UPP2": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP2_PIN"
                },
                "RIU_RD_DATA_UPP3": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP3_PIN"
                },
                "RIU_RD_DATA_UPP4": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP4_PIN"
                },
                "RIU_RD_DATA_UPP5": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP5_PIN"
                },
                "RIU_RD_DATA_UPP6": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP6_PIN"
                },
                "RIU_RD_DATA_UPP7": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP7_PIN"
                },
                "RIU_RD_DATA_UPP8": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP8_PIN"
                },
                "RIU_RD_DATA_UPP9": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP9_PIN"
                },
                "RIU_RD_DATA_UPP10": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP10_PIN"
                },
                "RIU_RD_DATA_UPP11": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP11_PIN"
                },
                "RIU_RD_DATA_UPP12": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP12_PIN"
                },
                "RIU_RD_DATA_UPP13": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP13_PIN"
                },
                "RIU_RD_DATA_UPP14": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP14_PIN"
                },
                "RIU_RD_DATA_UPP15": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP15_PIN"
                },
                "RIU_RD_VALID": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_VALID"
                },
                "RIU_RD_VALID_LOW": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_VALID_LOW_PIN"
                },
                "RIU_RD_VALID_UPP": {
                    "wire": "XIPHY_RIU_OR_0_RIU_RD_VALID_UPP_PIN"
                }
            },
            "type": "RIU_OR",
            "x_coord": 0,
            "y_coord": 0
        },
        {
            "name": "X0Y0",
            "prefix": "XIPHY_FEEDTHROUGH",
            "site_pins": {
                "CLB2PHY_CTRL_CLK_LOW": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_LOW_PIN"
                },
                "CLB2PHY_CTRL_CLK_UPP": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_UPP_PIN"
                },
                "CLB2PHY_CTRL_RST_LOW_SMX": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_LOW_SMX"
                },
                "CLB2PHY_CTRL_RST_UPP_SMX": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_UPP_SMX"
                },
                "CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT"
                },
                "CLB2PHY_DBG_CLK_STOP_FLG_OUT": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_DBG_CLK_STOP_FLG_OUT"
                },
                "CLB2PHY_DBG_CT_START_EN": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_DBG_CT_START_EN"
                },
                "CLB2PHY_FIFO_CLK0": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK0"
                },
                "CLB2PHY_FIFO_CLK1": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK1"
                },
                "CLB2PHY_FIFO_CLK2": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK2"
                },
                "CLB2PHY_FIFO_CLK3": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK3"
                },
                "CLB2PHY_FIFO_CLK4": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK4"
                },
                "CLB2PHY_FIFO_CLK5": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK5"
                },
                "CLB2PHY_FIFO_CLK6": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK6"
                },
                "CLB2PHY_FIFO_CLK7": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK7"
                },
                "CLB2PHY_FIFO_CLK8": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK8"
                },
                "CLB2PHY_FIFO_CLK9": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK9"
                },
                "CLB2PHY_FIFO_CLK10": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK10"
                },
                "CLB2PHY_FIFO_CLK11": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK11"
                },
                "CLB2PHY_FIFO_CLK12": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK12"
                },
                "CLB2PHY_FIFO_CLK_SMX0": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX0"
                },
                "CLB2PHY_FIFO_CLK_SMX1": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX1"
                },
                "CLB2PHY_FIFO_CLK_SMX2": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX2"
                },
                "CLB2PHY_FIFO_CLK_SMX3": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX3"
                },
                "CLB2PHY_FIFO_CLK_SMX4": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX4"
                },
                "CLB2PHY_FIFO_CLK_SMX5": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX5"
                },
                "CLB2PHY_FIFO_CLK_SMX6": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX6"
                },
                "CLB2PHY_FIFO_CLK_SMX7": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX7"
                },
                "CLB2PHY_FIFO_CLK_SMX8": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX8"
                },
                "CLB2PHY_FIFO_CLK_SMX9": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX9"
                },
                "CLB2PHY_FIFO_CLK_SMX10": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX10"
                },
                "CLB2PHY_FIFO_CLK_SMX11": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX11"
                },
                "CLB2PHY_FIFO_CLK_SMX12": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX12"
                },
                "CLB2PHY_IDELAY_RST_SMX0": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX0"
                },
                "CLB2PHY_IDELAY_RST_SMX1": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX1"
                },
                "CLB2PHY_IDELAY_RST_SMX2": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX2"
                },
                "CLB2PHY_IDELAY_RST_SMX3": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX3"
                },
                "CLB2PHY_IDELAY_RST_SMX4": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX4"
                },
                "CLB2PHY_IDELAY_RST_SMX5": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX5"
                },
                "CLB2PHY_IDELAY_RST_SMX6": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX6"
                },
                "CLB2PHY_IDELAY_RST_SMX7": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX7"
                },
                "CLB2PHY_IDELAY_RST_SMX8": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX8"
                },
                "CLB2PHY_IDELAY_RST_SMX9": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX9"
                },
                "CLB2PHY_IDELAY_RST_SMX10": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX10"
                },
                "CLB2PHY_IDELAY_RST_SMX11": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX11"
                },
                "CLB2PHY_IDELAY_RST_SMX12": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX12"
                },
                "CLB2PHY_ODELAY_RST_SMX0": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX0"
                },
                "CLB2PHY_ODELAY_RST_SMX1": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX1"
                },
                "CLB2PHY_ODELAY_RST_SMX2": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX2"
                },
                "CLB2PHY_ODELAY_RST_SMX3": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX3"
                },
                "CLB2PHY_ODELAY_RST_SMX4": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX4"
                },
                "CLB2PHY_ODELAY_RST_SMX5": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX5"
                },
                "CLB2PHY_ODELAY_RST_SMX6": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX6"
                },
                "CLB2PHY_ODELAY_RST_SMX7": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX7"
                },
                "CLB2PHY_ODELAY_RST_SMX8": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX8"
                },
                "CLB2PHY_ODELAY_RST_SMX9": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX9"
                },
                "CLB2PHY_ODELAY_RST_SMX10": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX10"
                },
                "CLB2PHY_ODELAY_RST_SMX11": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX11"
                },
                "CLB2PHY_ODELAY_RST_SMX12": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX12"
                },
                "CLB2PHY_RXBIT_RST_SMX0": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX0"
                },
                "CLB2PHY_RXBIT_RST_SMX1": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX1"
                },
                "CLB2PHY_RXBIT_RST_SMX2": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX2"
                },
                "CLB2PHY_RXBIT_RST_SMX3": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX3"
                },
                "CLB2PHY_RXBIT_RST_SMX4": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX4"
                },
                "CLB2PHY_RXBIT_RST_SMX5": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX5"
                },
                "CLB2PHY_RXBIT_RST_SMX6": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX6"
                },
                "CLB2PHY_RXBIT_RST_SMX7": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX7"
                },
                "CLB2PHY_RXBIT_RST_SMX8": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX8"
                },
                "CLB2PHY_RXBIT_RST_SMX9": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX9"
                },
                "CLB2PHY_RXBIT_RST_SMX10": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX10"
                },
                "CLB2PHY_RXBIT_RST_SMX11": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX11"
                },
                "CLB2PHY_RXBIT_RST_SMX12": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX12"
                },
                "CLB2PHY_SCAN_CLK_DIV2": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_CLK_DIV2"
                },
                "CLB2PHY_SCAN_CLK_DIV4": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_CLK_DIV4"
                },
                "CLB2PHY_SCAN_CLK_SDR": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_CLK_SDR"
                },
                "CLB2PHY_SCAN_EN_B": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_EN_B"
                },
                "CLB2PHY_SCAN_IN0": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN0"
                },
                "CLB2PHY_SCAN_IN1": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN1"
                },
                "CLB2PHY_SCAN_IN2": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN2"
                },
                "CLB2PHY_SCAN_IN3": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN3"
                },
                "CLB2PHY_SCAN_IN4": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN4"
                },
                "CLB2PHY_SCAN_IN5": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN5"
                },
                "CLB2PHY_SCAN_IN6": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN6"
                },
                "CLB2PHY_SCAN_IN7": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN7"
                },
                "CLB2PHY_SCAN_MODE_B": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_MODE_B"
                },
                "CLB2PHY_SCAN_RST_MASK_B": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_RST_MASK_B"
                },
                "CLB2PHY_TEST_DIV2_CLK_SEL_B": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_DIV2_CLK_SEL_B"
                },
                "CLB2PHY_TEST_DIV4_CLK_SEL_B": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_DIV4_CLK_SEL_B"
                },
                "CLB2PHY_TEST_SDR_CLK_SEL_B": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_SDR_CLK_SEL_B"
                },
                "CLB2PHY_TEST_SPARE_B0": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_SPARE_B0"
                },
                "CLB2PHY_TEST_SPARE_B1": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_SPARE_B1"
                },
                "CLB2PHY_TEST_SPARE_B2": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_SPARE_B2"
                },
                "CLB2PHY_TEST_SPARE_B3": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_SPARE_B3"
                },
                "CLB2PHY_TRISTATE_ODELAY_RST_SMX0": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX0"
                },
                "CLB2PHY_TRISTATE_ODELAY_RST_SMX1": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX1"
                },
                "CLB2PHY_TXBIT_RST_SMX0": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX0"
                },
                "CLB2PHY_TXBIT_RST_SMX1": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX1"
                },
                "CLB2PHY_TXBIT_RST_SMX2": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX2"
                },
                "CLB2PHY_TXBIT_RST_SMX3": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX3"
                },
                "CLB2PHY_TXBIT_RST_SMX4": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX4"
                },
                "CLB2PHY_TXBIT_RST_SMX5": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX5"
                },
                "CLB2PHY_TXBIT_RST_SMX6": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX6"
                },
                "CLB2PHY_TXBIT_RST_SMX7": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX7"
                },
                "CLB2PHY_TXBIT_RST_SMX8": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX8"
                },
                "CLB2PHY_TXBIT_RST_SMX9": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX9"
                },
                "CLB2PHY_TXBIT_RST_SMX10": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX10"
                },
                "CLB2PHY_TXBIT_RST_SMX11": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX11"
                },
                "CLB2PHY_TXBIT_RST_SMX12": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX12"
                },
                "CLB2PHY_TXBIT_TRI_RST_SMX0": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX0"
                },
                "CLB2PHY_TXBIT_TRI_RST_SMX1": {
                    "wire": "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX1"
                },
                "CTL2BS_REFCLK_EN_LOW0": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW0_PIN"
                },
                "CTL2BS_REFCLK_EN_LOW1": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW1_PIN"
                },
                "CTL2BS_REFCLK_EN_LOW2": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW2_PIN"
                },
                "CTL2BS_REFCLK_EN_LOW3": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW3_PIN"
                },
                "CTL2BS_REFCLK_EN_LOW4": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW4_PIN"
                },
                "CTL2BS_REFCLK_EN_LOW5": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW5_PIN"
                },
                "CTL2BS_REFCLK_EN_LOW6": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW6_PIN"
                },
                "CTL2BS_REFCLK_EN_LOW_SMX0": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX0"
                },
                "CTL2BS_REFCLK_EN_LOW_SMX1": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX1"
                },
                "CTL2BS_REFCLK_EN_LOW_SMX2": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX2"
                },
                "CTL2BS_REFCLK_EN_LOW_SMX3": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX3"
                },
                "CTL2BS_REFCLK_EN_LOW_SMX4": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX4"
                },
                "CTL2BS_REFCLK_EN_LOW_SMX5": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX5"
                },
                "CTL2BS_REFCLK_EN_UPP0": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP0_PIN"
                },
                "CTL2BS_REFCLK_EN_UPP1": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP1_PIN"
                },
                "CTL2BS_REFCLK_EN_UPP2": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP2_PIN"
                },
                "CTL2BS_REFCLK_EN_UPP3": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP3_PIN"
                },
                "CTL2BS_REFCLK_EN_UPP4": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP4_PIN"
                },
                "CTL2BS_REFCLK_EN_UPP5": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP5_PIN"
                },
                "CTL2BS_REFCLK_EN_UPP6": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP6_PIN"
                },
                "CTL2BS_REFCLK_EN_UPP_SMX0": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX0"
                },
                "CTL2BS_REFCLK_EN_UPP_SMX1": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX1"
                },
                "CTL2BS_REFCLK_EN_UPP_SMX2": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX2"
                },
                "CTL2BS_REFCLK_EN_UPP_SMX3": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX3"
                },
                "CTL2BS_REFCLK_EN_UPP_SMX4": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX4"
                },
                "CTL2BS_REFCLK_EN_UPP_SMX5": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX5"
                },
                "CTL2BS_REFCLK_EN_UPP_SMX6": {
                    "wire": "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX6"
                },
                "CTRL_RST_LOW": {
                    "wire": "XIPHY_BYTE_TEST_20_CTRL_RST_LOW"
                },
                "CTRL_RST_UPP": {
                    "wire": "XIPHY_BYTE_TEST_20_CTRL_RST_UPP"
                },
                "DIV_CLK_OUT_LOW": {
                    "wire": "XIPHY_BYTE_TEST_20_DIV_CLK_OUT_LOW_PIN"
                },
                "DIV_CLK_OUT_UPP": {
                    "wire": "XIPHY_BYTE_TEST_20_DIV_CLK_OUT_UPP_PIN"
                },
                "IDELAY_RST0": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST0"
                },
                "IDELAY_RST1": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST1"
                },
                "IDELAY_RST2": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST2"
                },
                "IDELAY_RST3": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST3"
                },
                "IDELAY_RST4": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST4"
                },
                "IDELAY_RST5": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST5"
                },
                "IDELAY_RST6": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST6"
                },
                "IDELAY_RST7": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST7"
                },
                "IDELAY_RST8": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST8"
                },
                "IDELAY_RST9": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST9"
                },
                "IDELAY_RST10": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST10"
                },
                "IDELAY_RST11": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST11"
                },
                "IDELAY_RST12": {
                    "wire": "XIPHY_BYTE_TEST_20_IDELAY_RST12"
                },
                "ODELAY_RST0": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST0"
                },
                "ODELAY_RST1": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST1"
                },
                "ODELAY_RST2": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST2"
                },
                "ODELAY_RST3": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST3"
                },
                "ODELAY_RST4": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST4"
                },
                "ODELAY_RST5": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST5"
                },
                "ODELAY_RST6": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST6"
                },
                "ODELAY_RST7": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST7"
                },
                "ODELAY_RST8": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST8"
                },
                "ODELAY_RST9": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST9"
                },
                "ODELAY_RST10": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST10"
                },
                "ODELAY_RST11": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST11"
                },
                "ODELAY_RST12": {
                    "wire": "XIPHY_BYTE_TEST_20_ODELAY_RST12"
                },
                "PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT": {
                    "wire": "XIPHY_BYTE_TEST_20_PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT"
                },
                "PHY2CLB_DBG_CLK_STOP_FLG_OUT": {
                    "wire": "XIPHY_BYTE_TEST_20_PHY2CLB_DBG_CLK_STOP_FLG_OUT"
                },
                "PHY2CLB_DBG_CLK_STOP_OUT": {
                    "wire": "XIPHY_BYTE_TEST_20_PHY2CLB_DBG_CLK_STOP_OUT"
                },
                "PHY2CLB_SCAN_OUT0": {
                    "wire": "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT0"
                },
                "PHY2CLB_SCAN_OUT1": {
                    "wire": "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT1"
                },
                "PHY2CLB_SCAN_OUT2": {
                    "wire": "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT2"
                },
                "PHY2CLB_SCAN_OUT3": {
                    "wire": "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT3"
                },
                "PHY2CLB_SCAN_OUT4": {
                    "wire": "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT4"
                },
                "PHY2CLB_SCAN_OUT5": {
                    "wire": "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT5"
                },
                "PHY2CLB_SCAN_OUT6": {
                    "wire": "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT6"
                },
                "PHY2CLB_SCAN_OUT7": {
                    "wire": "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT7"
                },
                "RCLK2PHY_CLKDR": {
                    "wire": "XIPHY_BYTE_TEST_20_RCLK2PHY_CLKDR_PIN"
                },
                "RCLK2PHY_SHIFTDR": {
                    "wire": "XIPHY_BYTE_TEST_20_RCLK2PHY_SHIFTDR_PIN"
                },
                "RXBIT_RST0": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST0"
                },
                "RXBIT_RST1": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST1"
                },
                "RXBIT_RST2": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST2"
                },
                "RXBIT_RST3": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST3"
                },
                "RXBIT_RST4": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST4"
                },
                "RXBIT_RST5": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST5"
                },
                "RXBIT_RST6": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST6"
                },
                "RXBIT_RST7": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST7"
                },
                "RXBIT_RST8": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST8"
                },
                "RXBIT_RST9": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST9"
                },
                "RXBIT_RST10": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST10"
                },
                "RXBIT_RST11": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST11"
                },
                "RXBIT_RST12": {
                    "wire": "XIPHY_BYTE_TEST_20_RXBIT_RST12"
                },
                "SCAN_INT_LOWER": {
                    "wire": "XIPHY_BYTE_TEST_20_SCAN_INT_LOWER"
                },
                "SCAN_INT_UPPER": {
                    "wire": "XIPHY_BYTE_TEST_20_SCAN_INT_UPPER"
                },
                "TRISTATE_ODELAY_RST0": {
                    "wire": "XIPHY_BYTE_TEST_20_TRISTATE_ODELAY_RST0"
                },
                "TRISTATE_ODELAY_RST1": {
                    "wire": "XIPHY_BYTE_TEST_20_TRISTATE_ODELAY_RST1"
                },
                "TXBIT_RST0": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST0"
                },
                "TXBIT_RST1": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST1"
                },
                "TXBIT_RST2": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST2"
                },
                "TXBIT_RST3": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST3"
                },
                "TXBIT_RST4": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST4"
                },
                "TXBIT_RST5": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST5"
                },
                "TXBIT_RST6": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST6"
                },
                "TXBIT_RST7": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST7"
                },
                "TXBIT_RST8": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST8"
                },
                "TXBIT_RST9": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST9"
                },
                "TXBIT_RST10": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST10"
                },
                "TXBIT_RST11": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST11"
                },
                "TXBIT_RST12": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_RST12"
                },
                "TXBIT_TRI_RST0": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_TRI_RST0"
                },
                "TXBIT_TRI_RST1": {
                    "wire": "XIPHY_BYTE_TEST_20_TXBIT_TRI_RST1"
                },
                "XIPHY_CLK_STOP_CTRL_LOW": {
                    "wire": "XIPHY_BYTE_TEST_20_XIPHY_CLK_STOP_CTRL_LOW"
                },
                "XIPHY_CLK_STOP_CTRL_UPP": {
                    "wire": "XIPHY_BYTE_TEST_20_XIPHY_CLK_STOP_CTRL_UPP"
                }
            },
            "type": "XIPHY_FEEDTHROUGH",
            "x_coord": 0,
            "y_coord": 0
        },
        {
            "name": "X0Y1",
            "prefix": "BITSLICE_CONTROL",
            "site_pins": {
                "BS2CTL_RIU_BS_DQS_EN0": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN0_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN1": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN1_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN2": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN2_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN3": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN3_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN4": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN4_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN5": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN5_PIN"
                },
                "BS2CTL_RIU_BS_DQS_EN6": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN6_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE0": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE0_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE1": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE1_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE2": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE2_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE3": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE3_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE4": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE4_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE5": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE5_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE6": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE6_PIN"
                },
                "BS2CTL_RIU_TX_DATA_PHASE7": {
                    "wire": "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE7_PIN"
                },
                "BS_RESET_TRI": {
                    "wire": "XIPHY_CONTROL_18_BS_RESET_TRI"
                },
                "CLB2PHY_CTRL_RST": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_CTRL_RST_PIN"
                },
                "CLB2PHY_RDCS0_0": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDCS0_0"
                },
                "CLB2PHY_RDCS0_1": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDCS0_1"
                },
                "CLB2PHY_RDCS0_2": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDCS0_2"
                },
                "CLB2PHY_RDCS0_3": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDCS0_3"
                },
                "CLB2PHY_RDCS1_0": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDCS1_0"
                },
                "CLB2PHY_RDCS1_1": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDCS1_1"
                },
                "CLB2PHY_RDCS1_2": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDCS1_2"
                },
                "CLB2PHY_RDCS1_3": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDCS1_3"
                },
                "CLB2PHY_RDEN0": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDEN0"
                },
                "CLB2PHY_RDEN1": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDEN1"
                },
                "CLB2PHY_RDEN2": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDEN2"
                },
                "CLB2PHY_RDEN3": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_RDEN3"
                },
                "CLB2PHY_T_B0": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_T_B0"
                },
                "CLB2PHY_T_B1": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_T_B1"
                },
                "CLB2PHY_T_B2": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_T_B2"
                },
                "CLB2PHY_T_B3": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_T_B3"
                },
                "CLB2PHY_WRCS0_0": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_WRCS0_0"
                },
                "CLB2PHY_WRCS0_1": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_WRCS0_1"
                },
                "CLB2PHY_WRCS0_2": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_WRCS0_2"
                },
                "CLB2PHY_WRCS0_3": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_WRCS0_3"
                },
                "CLB2PHY_WRCS1_0": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_WRCS1_0"
                },
                "CLB2PHY_WRCS1_1": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_WRCS1_1"
                },
                "CLB2PHY_WRCS1_2": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_WRCS1_2"
                },
                "CLB2PHY_WRCS1_3": {
                    "wire": "XIPHY_CONTROL_18_CLB2PHY_WRCS1_3"
                },
                "CLB2RIU_ADDR0": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR0_PIN"
                },
                "CLB2RIU_ADDR1": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR1_PIN"
                },
                "CLB2RIU_ADDR2": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR2_PIN"
                },
                "CLB2RIU_ADDR3": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR3_PIN"
                },
                "CLB2RIU_ADDR4": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR4_PIN"
                },
                "CLB2RIU_ADDR5": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_ADDR5_PIN"
                },
                "CLB2RIU_NIBBLE_SEL": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_NIBBLE_SEL"
                },
                "CLB2RIU_WR_DATA0": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA0_PIN"
                },
                "CLB2RIU_WR_DATA1": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA1_PIN"
                },
                "CLB2RIU_WR_DATA2": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA2_PIN"
                },
                "CLB2RIU_WR_DATA3": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA3_PIN"
                },
                "CLB2RIU_WR_DATA4": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA4_PIN"
                },
                "CLB2RIU_WR_DATA5": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA5_PIN"
                },
                "CLB2RIU_WR_DATA6": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA6_PIN"
                },
                "CLB2RIU_WR_DATA7": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA7_PIN"
                },
                "CLB2RIU_WR_DATA8": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA8_PIN"
                },
                "CLB2RIU_WR_DATA9": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA9_PIN"
                },
                "CLB2RIU_WR_DATA10": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA10_PIN"
                },
                "CLB2RIU_WR_DATA11": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA11_PIN"
                },
                "CLB2RIU_WR_DATA12": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA12_PIN"
                },
                "CLB2RIU_WR_DATA13": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA13_PIN"
                },
                "CLB2RIU_WR_DATA14": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA14_PIN"
                },
                "CLB2RIU_WR_DATA15": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_DATA15_PIN"
                },
                "CLB2RIU_WR_EN": {
                    "wire": "XIPHY_CONTROL_18_CLB2RIU_WR_EN_PIN"
                },
                "CLK_FROM_EXT": {
                    "wire": "XIPHY_CONTROL_18_CLK_FROM_EXT_PIN"
                },
                "CLK_STOP": {
                    "wire": "XIPHY_CONTROL_18_CLK_STOP_PIN"
                },
                "CLK_TO_EXT_NORTH": {
                    "wire": "XIPHY_CONTROL_18_CLK_TO_EXT_NORTH"
                },
                "CLK_TO_EXT_SOUTH": {
                    "wire": "XIPHY_CONTROL_18_CLK_TO_EXT_SOUTH"
                },
                "CTRL_DLY_TEST_IN": {
                    "wire": "XIPHY_CONTROL_18_CTRL_DLY_TEST_IN"
                },
                "CTRL_DLY_TEST_OUT": {
                    "wire": "XIPHY_CONTROL_18_CTRL_DLY_TEST_OUT"
                },
                "DDR_CLK_OUT0": {
                    "wire": "XIPHY_CONTROL_18_DDR_CLK_OUT0"
                },
                "DDR_CLK_OUT1": {
                    "wire": "XIPHY_CONTROL_18_DDR_CLK_OUT1"
                },
                "DDR_CLK_OUT2": {
                    "wire": "XIPHY_CONTROL_18_DDR_CLK_OUT2"
                },
                "DDR_CLK_OUT3": {
                    "wire": "XIPHY_CONTROL_18_DDR_CLK_OUT3"
                },
                "DDR_CLK_OUT4": {
                    "wire": "XIPHY_CONTROL_18_DDR_CLK_OUT4"
                },
                "DDR_CLK_OUT5": {
                    "wire": "XIPHY_CONTROL_18_DDR_CLK_OUT5"
                },
                "DDR_CLK_OUT6": {
                    "wire": "XIPHY_CONTROL_18_DDR_CLK_OUT6"
                },
                "DDR_CLK_OUT7": {
                    "wire": "XIPHY_CONTROL_18_DDR_CLK_OUT7"
                },
                "DIV2_CLK_OUT0": {
                    "wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT0"
                },
                "DIV2_CLK_OUT1": {
                    "wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT1"
                },
                "DIV2_CLK_OUT2": {
                    "wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT2"
                },
                "DIV2_CLK_OUT3": {
                    "wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT3"
                },
                "DIV2_CLK_OUT4": {
                    "wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT4"
                },
                "DIV2_CLK_OUT5": {
                    "wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT5"
                },
                "DIV2_CLK_OUT6": {
                    "wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT6"
                },
                "DIV2_CLK_OUT7": {
                    "wire": "XIPHY_CONTROL_18_DIV2_CLK_OUT7"
                },
                "DIV_CLK_OUT0": {
                    "wire": "XIPHY_CONTROL_18_DIV_CLK_OUT0"
                },
                "DIV_CLK_OUT1": {
                    "wire": "XIPHY_CONTROL_18_DIV_CLK_OUT1"
                },
                "DIV_CLK_OUT2": {
                    "wire": "XIPHY_CONTROL_18_DIV_CLK_OUT2"
                },
                "DIV_CLK_OUT3": {
                    "wire": "XIPHY_CONTROL_18_DIV_CLK_OUT3"
                },
                "DIV_CLK_OUT4": {
                    "wire": "XIPHY_CONTROL_18_DIV_CLK_OUT4"
                },
                "DIV_CLK_OUT5": {
                    "wire": "XIPHY_CONTROL_18_DIV_CLK_OUT5"
                },
                "DIV_CLK_OUT6": {
                    "wire": "XIPHY_CONTROL_18_DIV_CLK_OUT6"
                },
                "DIV_CLK_OUT7": {
                    "wire": "XIPHY_CONTROL_18_DIV_CLK_OUT7"
                },
                "DQS_IN0": {
                    "wire": "XIPHY_CONTROL_18_DQS_IN0_PIN"
                },
                "DQS_IN1": {
                    "wire": "XIPHY_CONTROL_18_DQS_IN1_PIN"
                },
                "DQS_IN2": {
                    "wire": "XIPHY_CONTROL_18_DQS_IN2_PIN"
                },
                "DQS_IN3": {
                    "wire": "XIPHY_CONTROL_18_DQS_IN3_PIN"
                },
                "DQS_IN4": {
                    "wire": "XIPHY_CONTROL_18_DQS_IN4_PIN"
                },
                "DQS_IN5": {
                    "wire": "XIPHY_CONTROL_18_DQS_IN5_PIN"
                },
                "DQS_IN6": {
                    "wire": "XIPHY_CONTROL_18_DQS_IN6_PIN"
                },
                "DYNAMIC_MODE_EN0": {
                    "wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN0"
                },
                "DYNAMIC_MODE_EN1": {
                    "wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN1"
                },
                "DYNAMIC_MODE_EN2": {
                    "wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN2"
                },
                "DYNAMIC_MODE_EN3": {
                    "wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN3"
                },
                "DYNAMIC_MODE_EN4": {
                    "wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN4"
                },
                "DYNAMIC_MODE_EN5": {
                    "wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN5"
                },
                "DYNAMIC_MODE_EN6": {
                    "wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN6"
                },
                "DYNAMIC_MODE_EN7": {
                    "wire": "XIPHY_CONTROL_18_DYNAMIC_MODE_EN7"
                },
                "DYN_DCI_OUT0": {
                    "wire": "XIPHY_CONTROL_18_DYN_DCI_OUT0"
                },
                "DYN_DCI_OUT1": {
                    "wire": "XIPHY_CONTROL_18_DYN_DCI_OUT1"
                },
                "DYN_DCI_OUT2": {
                    "wire": "XIPHY_CONTROL_18_DYN_DCI_OUT2"
                },
                "DYN_DCI_OUT3": {
                    "wire": "XIPHY_CONTROL_18_DYN_DCI_OUT3"
                },
                "DYN_DCI_OUT4": {
                    "wire": "XIPHY_CONTROL_18_DYN_DCI_OUT4"
                },
                "DYN_DCI_OUT5": {
                    "wire": "XIPHY_CONTROL_18_DYN_DCI_OUT5"
                },
                "DYN_DCI_OUT6": {
                    "wire": "XIPHY_CONTROL_18_DYN_DCI_OUT6"
                },
                "EN_DIV_DLY_OE0": {
                    "wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE0"
                },
                "EN_DIV_DLY_OE1": {
                    "wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE1"
                },
                "EN_DIV_DLY_OE2": {
                    "wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE2"
                },
                "EN_DIV_DLY_OE3": {
                    "wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE3"
                },
                "EN_DIV_DLY_OE4": {
                    "wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE4"
                },
                "EN_DIV_DLY_OE5": {
                    "wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE5"
                },
                "EN_DIV_DLY_OE6": {
                    "wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE6"
                },
                "EN_DIV_DLY_OE7": {
                    "wire": "XIPHY_CONTROL_18_EN_DIV_DLY_OE7"
                },
                "EN_VTC": {
                    "wire": "XIPHY_CONTROL_18_EN_VTC"
                },
                "FIXDLYRATIO_IDELAY00_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_0_PIN"
                },
                "FIXDLYRATIO_IDELAY00_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_1_PIN"
                },
                "FIXDLYRATIO_IDELAY00_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_2_PIN"
                },
                "FIXDLYRATIO_IDELAY00_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_3_PIN"
                },
                "FIXDLYRATIO_IDELAY00_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_4_PIN"
                },
                "FIXDLYRATIO_IDELAY00_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_5_PIN"
                },
                "FIXDLYRATIO_IDELAY00_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_6_PIN"
                },
                "FIXDLYRATIO_IDELAY00_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_7_PIN"
                },
                "FIXDLYRATIO_IDELAY00_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_8_PIN"
                },
                "FIXDLYRATIO_IDELAY00_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_9_PIN"
                },
                "FIXDLYRATIO_IDELAY00_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_10_PIN"
                },
                "FIXDLYRATIO_IDELAY00_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_11_PIN"
                },
                "FIXDLYRATIO_IDELAY00_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_12_PIN"
                },
                "FIXDLYRATIO_IDELAY00_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_13_PIN"
                },
                "FIXDLYRATIO_IDELAY00_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_14_PIN"
                },
                "FIXDLYRATIO_IDELAY00_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_15_PIN"
                },
                "FIXDLYRATIO_IDELAY00_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_16_PIN"
                },
                "FIXDLYRATIO_IDELAY00_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_17_PIN"
                },
                "FIXDLYRATIO_IDELAY01_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_0_PIN"
                },
                "FIXDLYRATIO_IDELAY01_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_1_PIN"
                },
                "FIXDLYRATIO_IDELAY01_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_2_PIN"
                },
                "FIXDLYRATIO_IDELAY01_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_3_PIN"
                },
                "FIXDLYRATIO_IDELAY01_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_4_PIN"
                },
                "FIXDLYRATIO_IDELAY01_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_5_PIN"
                },
                "FIXDLYRATIO_IDELAY01_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_6_PIN"
                },
                "FIXDLYRATIO_IDELAY01_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_7_PIN"
                },
                "FIXDLYRATIO_IDELAY01_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_8_PIN"
                },
                "FIXDLYRATIO_IDELAY01_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_9_PIN"
                },
                "FIXDLYRATIO_IDELAY01_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_10_PIN"
                },
                "FIXDLYRATIO_IDELAY01_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_11_PIN"
                },
                "FIXDLYRATIO_IDELAY01_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_12_PIN"
                },
                "FIXDLYRATIO_IDELAY01_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_13_PIN"
                },
                "FIXDLYRATIO_IDELAY01_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_14_PIN"
                },
                "FIXDLYRATIO_IDELAY01_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_15_PIN"
                },
                "FIXDLYRATIO_IDELAY01_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_16_PIN"
                },
                "FIXDLYRATIO_IDELAY01_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_17_PIN"
                },
                "FIXDLYRATIO_IDELAY02_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_0_PIN"
                },
                "FIXDLYRATIO_IDELAY02_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_1_PIN"
                },
                "FIXDLYRATIO_IDELAY02_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_2_PIN"
                },
                "FIXDLYRATIO_IDELAY02_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_3_PIN"
                },
                "FIXDLYRATIO_IDELAY02_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_4_PIN"
                },
                "FIXDLYRATIO_IDELAY02_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_5_PIN"
                },
                "FIXDLYRATIO_IDELAY02_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_6_PIN"
                },
                "FIXDLYRATIO_IDELAY02_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_7_PIN"
                },
                "FIXDLYRATIO_IDELAY02_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_8_PIN"
                },
                "FIXDLYRATIO_IDELAY02_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_9_PIN"
                },
                "FIXDLYRATIO_IDELAY02_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_10_PIN"
                },
                "FIXDLYRATIO_IDELAY02_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_11_PIN"
                },
                "FIXDLYRATIO_IDELAY02_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_12_PIN"
                },
                "FIXDLYRATIO_IDELAY02_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_13_PIN"
                },
                "FIXDLYRATIO_IDELAY02_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_14_PIN"
                },
                "FIXDLYRATIO_IDELAY02_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_15_PIN"
                },
                "FIXDLYRATIO_IDELAY02_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_16_PIN"
                },
                "FIXDLYRATIO_IDELAY02_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_17_PIN"
                },
                "FIXDLYRATIO_IDELAY03_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_0_PIN"
                },
                "FIXDLYRATIO_IDELAY03_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_1_PIN"
                },
                "FIXDLYRATIO_IDELAY03_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_2_PIN"
                },
                "FIXDLYRATIO_IDELAY03_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_3_PIN"
                },
                "FIXDLYRATIO_IDELAY03_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_4_PIN"
                },
                "FIXDLYRATIO_IDELAY03_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_5_PIN"
                },
                "FIXDLYRATIO_IDELAY03_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_6_PIN"
                },
                "FIXDLYRATIO_IDELAY03_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_7_PIN"
                },
                "FIXDLYRATIO_IDELAY03_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_8_PIN"
                },
                "FIXDLYRATIO_IDELAY03_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_9_PIN"
                },
                "FIXDLYRATIO_IDELAY03_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_10_PIN"
                },
                "FIXDLYRATIO_IDELAY03_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_11_PIN"
                },
                "FIXDLYRATIO_IDELAY03_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_12_PIN"
                },
                "FIXDLYRATIO_IDELAY03_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_13_PIN"
                },
                "FIXDLYRATIO_IDELAY03_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_14_PIN"
                },
                "FIXDLYRATIO_IDELAY03_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_15_PIN"
                },
                "FIXDLYRATIO_IDELAY03_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_16_PIN"
                },
                "FIXDLYRATIO_IDELAY03_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_17_PIN"
                },
                "FIXDLYRATIO_IDELAY04_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_0_PIN"
                },
                "FIXDLYRATIO_IDELAY04_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_1_PIN"
                },
                "FIXDLYRATIO_IDELAY04_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_2_PIN"
                },
                "FIXDLYRATIO_IDELAY04_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_3_PIN"
                },
                "FIXDLYRATIO_IDELAY04_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_4_PIN"
                },
                "FIXDLYRATIO_IDELAY04_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_5_PIN"
                },
                "FIXDLYRATIO_IDELAY04_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_6_PIN"
                },
                "FIXDLYRATIO_IDELAY04_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_7_PIN"
                },
                "FIXDLYRATIO_IDELAY04_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_8_PIN"
                },
                "FIXDLYRATIO_IDELAY04_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_9_PIN"
                },
                "FIXDLYRATIO_IDELAY04_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_10_PIN"
                },
                "FIXDLYRATIO_IDELAY04_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_11_PIN"
                },
                "FIXDLYRATIO_IDELAY04_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_12_PIN"
                },
                "FIXDLYRATIO_IDELAY04_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_13_PIN"
                },
                "FIXDLYRATIO_IDELAY04_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_14_PIN"
                },
                "FIXDLYRATIO_IDELAY04_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_15_PIN"
                },
                "FIXDLYRATIO_IDELAY04_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_16_PIN"
                },
                "FIXDLYRATIO_IDELAY04_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_17_PIN"
                },
                "FIXDLYRATIO_IDELAY05_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_0_PIN"
                },
                "FIXDLYRATIO_IDELAY05_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_1_PIN"
                },
                "FIXDLYRATIO_IDELAY05_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_2_PIN"
                },
                "FIXDLYRATIO_IDELAY05_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_3_PIN"
                },
                "FIXDLYRATIO_IDELAY05_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_4_PIN"
                },
                "FIXDLYRATIO_IDELAY05_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_5_PIN"
                },
                "FIXDLYRATIO_IDELAY05_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_6_PIN"
                },
                "FIXDLYRATIO_IDELAY05_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_7_PIN"
                },
                "FIXDLYRATIO_IDELAY05_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_8_PIN"
                },
                "FIXDLYRATIO_IDELAY05_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_9_PIN"
                },
                "FIXDLYRATIO_IDELAY05_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_10_PIN"
                },
                "FIXDLYRATIO_IDELAY05_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_11_PIN"
                },
                "FIXDLYRATIO_IDELAY05_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_12_PIN"
                },
                "FIXDLYRATIO_IDELAY05_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_13_PIN"
                },
                "FIXDLYRATIO_IDELAY05_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_14_PIN"
                },
                "FIXDLYRATIO_IDELAY05_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_15_PIN"
                },
                "FIXDLYRATIO_IDELAY05_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_16_PIN"
                },
                "FIXDLYRATIO_IDELAY05_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_17_PIN"
                },
                "FIXDLYRATIO_IDELAY06_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_0_PIN"
                },
                "FIXDLYRATIO_IDELAY06_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_1_PIN"
                },
                "FIXDLYRATIO_IDELAY06_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_2_PIN"
                },
                "FIXDLYRATIO_IDELAY06_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_3_PIN"
                },
                "FIXDLYRATIO_IDELAY06_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_4_PIN"
                },
                "FIXDLYRATIO_IDELAY06_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_5_PIN"
                },
                "FIXDLYRATIO_IDELAY06_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_6_PIN"
                },
                "FIXDLYRATIO_IDELAY06_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_7_PIN"
                },
                "FIXDLYRATIO_IDELAY06_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_8_PIN"
                },
                "FIXDLYRATIO_IDELAY06_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_9_PIN"
                },
                "FIXDLYRATIO_IDELAY06_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_10_PIN"
                },
                "FIXDLYRATIO_IDELAY06_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_11_PIN"
                },
                "FIXDLYRATIO_IDELAY06_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_12_PIN"
                },
                "FIXDLYRATIO_IDELAY06_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_13_PIN"
                },
                "FIXDLYRATIO_IDELAY06_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_14_PIN"
                },
                "FIXDLYRATIO_IDELAY06_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_15_PIN"
                },
                "FIXDLYRATIO_IDELAY06_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_16_PIN"
                },
                "FIXDLYRATIO_IDELAY06_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_17_PIN"
                },
                "FIXDLYRATIO_ODELAY00_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_0_PIN"
                },
                "FIXDLYRATIO_ODELAY00_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_1_PIN"
                },
                "FIXDLYRATIO_ODELAY00_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_2_PIN"
                },
                "FIXDLYRATIO_ODELAY00_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_3_PIN"
                },
                "FIXDLYRATIO_ODELAY00_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_4_PIN"
                },
                "FIXDLYRATIO_ODELAY00_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_5_PIN"
                },
                "FIXDLYRATIO_ODELAY00_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_6_PIN"
                },
                "FIXDLYRATIO_ODELAY00_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_7_PIN"
                },
                "FIXDLYRATIO_ODELAY00_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_8_PIN"
                },
                "FIXDLYRATIO_ODELAY00_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_9_PIN"
                },
                "FIXDLYRATIO_ODELAY00_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_10_PIN"
                },
                "FIXDLYRATIO_ODELAY00_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_11_PIN"
                },
                "FIXDLYRATIO_ODELAY00_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_12_PIN"
                },
                "FIXDLYRATIO_ODELAY00_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_13_PIN"
                },
                "FIXDLYRATIO_ODELAY00_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_14_PIN"
                },
                "FIXDLYRATIO_ODELAY00_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_15_PIN"
                },
                "FIXDLYRATIO_ODELAY00_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_16_PIN"
                },
                "FIXDLYRATIO_ODELAY00_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_17_PIN"
                },
                "FIXDLYRATIO_ODELAY01_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_0_PIN"
                },
                "FIXDLYRATIO_ODELAY01_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_1_PIN"
                },
                "FIXDLYRATIO_ODELAY01_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_2_PIN"
                },
                "FIXDLYRATIO_ODELAY01_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_3_PIN"
                },
                "FIXDLYRATIO_ODELAY01_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_4_PIN"
                },
                "FIXDLYRATIO_ODELAY01_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_5_PIN"
                },
                "FIXDLYRATIO_ODELAY01_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_6_PIN"
                },
                "FIXDLYRATIO_ODELAY01_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_7_PIN"
                },
                "FIXDLYRATIO_ODELAY01_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_8_PIN"
                },
                "FIXDLYRATIO_ODELAY01_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_9_PIN"
                },
                "FIXDLYRATIO_ODELAY01_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_10_PIN"
                },
                "FIXDLYRATIO_ODELAY01_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_11_PIN"
                },
                "FIXDLYRATIO_ODELAY01_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_12_PIN"
                },
                "FIXDLYRATIO_ODELAY01_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_13_PIN"
                },
                "FIXDLYRATIO_ODELAY01_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_14_PIN"
                },
                "FIXDLYRATIO_ODELAY01_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_15_PIN"
                },
                "FIXDLYRATIO_ODELAY01_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_16_PIN"
                },
                "FIXDLYRATIO_ODELAY01_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_17_PIN"
                },
                "FIXDLYRATIO_ODELAY02_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_0_PIN"
                },
                "FIXDLYRATIO_ODELAY02_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_1_PIN"
                },
                "FIXDLYRATIO_ODELAY02_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_2_PIN"
                },
                "FIXDLYRATIO_ODELAY02_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_3_PIN"
                },
                "FIXDLYRATIO_ODELAY02_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_4_PIN"
                },
                "FIXDLYRATIO_ODELAY02_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_5_PIN"
                },
                "FIXDLYRATIO_ODELAY02_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_6_PIN"
                },
                "FIXDLYRATIO_ODELAY02_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_7_PIN"
                },
                "FIXDLYRATIO_ODELAY02_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_8_PIN"
                },
                "FIXDLYRATIO_ODELAY02_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_9_PIN"
                },
                "FIXDLYRATIO_ODELAY02_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_10_PIN"
                },
                "FIXDLYRATIO_ODELAY02_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_11_PIN"
                },
                "FIXDLYRATIO_ODELAY02_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_12_PIN"
                },
                "FIXDLYRATIO_ODELAY02_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_13_PIN"
                },
                "FIXDLYRATIO_ODELAY02_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_14_PIN"
                },
                "FIXDLYRATIO_ODELAY02_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_15_PIN"
                },
                "FIXDLYRATIO_ODELAY02_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_16_PIN"
                },
                "FIXDLYRATIO_ODELAY02_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_17_PIN"
                },
                "FIXDLYRATIO_ODELAY03_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_0_PIN"
                },
                "FIXDLYRATIO_ODELAY03_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_1_PIN"
                },
                "FIXDLYRATIO_ODELAY03_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_2_PIN"
                },
                "FIXDLYRATIO_ODELAY03_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_3_PIN"
                },
                "FIXDLYRATIO_ODELAY03_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_4_PIN"
                },
                "FIXDLYRATIO_ODELAY03_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_5_PIN"
                },
                "FIXDLYRATIO_ODELAY03_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_6_PIN"
                },
                "FIXDLYRATIO_ODELAY03_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_7_PIN"
                },
                "FIXDLYRATIO_ODELAY03_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_8_PIN"
                },
                "FIXDLYRATIO_ODELAY03_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_9_PIN"
                },
                "FIXDLYRATIO_ODELAY03_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_10_PIN"
                },
                "FIXDLYRATIO_ODELAY03_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_11_PIN"
                },
                "FIXDLYRATIO_ODELAY03_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_12_PIN"
                },
                "FIXDLYRATIO_ODELAY03_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_13_PIN"
                },
                "FIXDLYRATIO_ODELAY03_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_14_PIN"
                },
                "FIXDLYRATIO_ODELAY03_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_15_PIN"
                },
                "FIXDLYRATIO_ODELAY03_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_16_PIN"
                },
                "FIXDLYRATIO_ODELAY03_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_17_PIN"
                },
                "FIXDLYRATIO_ODELAY04_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_0_PIN"
                },
                "FIXDLYRATIO_ODELAY04_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_1_PIN"
                },
                "FIXDLYRATIO_ODELAY04_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_2_PIN"
                },
                "FIXDLYRATIO_ODELAY04_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_3_PIN"
                },
                "FIXDLYRATIO_ODELAY04_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_4_PIN"
                },
                "FIXDLYRATIO_ODELAY04_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_5_PIN"
                },
                "FIXDLYRATIO_ODELAY04_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_6_PIN"
                },
                "FIXDLYRATIO_ODELAY04_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_7_PIN"
                },
                "FIXDLYRATIO_ODELAY04_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_8_PIN"
                },
                "FIXDLYRATIO_ODELAY04_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_9_PIN"
                },
                "FIXDLYRATIO_ODELAY04_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_10_PIN"
                },
                "FIXDLYRATIO_ODELAY04_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_11_PIN"
                },
                "FIXDLYRATIO_ODELAY04_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_12_PIN"
                },
                "FIXDLYRATIO_ODELAY04_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_13_PIN"
                },
                "FIXDLYRATIO_ODELAY04_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_14_PIN"
                },
                "FIXDLYRATIO_ODELAY04_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_15_PIN"
                },
                "FIXDLYRATIO_ODELAY04_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_16_PIN"
                },
                "FIXDLYRATIO_ODELAY04_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_17_PIN"
                },
                "FIXDLYRATIO_ODELAY05_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_0_PIN"
                },
                "FIXDLYRATIO_ODELAY05_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_1_PIN"
                },
                "FIXDLYRATIO_ODELAY05_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_2_PIN"
                },
                "FIXDLYRATIO_ODELAY05_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_3_PIN"
                },
                "FIXDLYRATIO_ODELAY05_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_4_PIN"
                },
                "FIXDLYRATIO_ODELAY05_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_5_PIN"
                },
                "FIXDLYRATIO_ODELAY05_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_6_PIN"
                },
                "FIXDLYRATIO_ODELAY05_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_7_PIN"
                },
                "FIXDLYRATIO_ODELAY05_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_8_PIN"
                },
                "FIXDLYRATIO_ODELAY05_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_9_PIN"
                },
                "FIXDLYRATIO_ODELAY05_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_10_PIN"
                },
                "FIXDLYRATIO_ODELAY05_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_11_PIN"
                },
                "FIXDLYRATIO_ODELAY05_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_12_PIN"
                },
                "FIXDLYRATIO_ODELAY05_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_13_PIN"
                },
                "FIXDLYRATIO_ODELAY05_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_14_PIN"
                },
                "FIXDLYRATIO_ODELAY05_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_15_PIN"
                },
                "FIXDLYRATIO_ODELAY05_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_16_PIN"
                },
                "FIXDLYRATIO_ODELAY05_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_17_PIN"
                },
                "FIXDLYRATIO_ODELAY06_0": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_0_PIN"
                },
                "FIXDLYRATIO_ODELAY06_1": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_1_PIN"
                },
                "FIXDLYRATIO_ODELAY06_2": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_2_PIN"
                },
                "FIXDLYRATIO_ODELAY06_3": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_3_PIN"
                },
                "FIXDLYRATIO_ODELAY06_4": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_4_PIN"
                },
                "FIXDLYRATIO_ODELAY06_5": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_5_PIN"
                },
                "FIXDLYRATIO_ODELAY06_6": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_6_PIN"
                },
                "FIXDLYRATIO_ODELAY06_7": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_7_PIN"
                },
                "FIXDLYRATIO_ODELAY06_8": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_8_PIN"
                },
                "FIXDLYRATIO_ODELAY06_9": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_9_PIN"
                },
                "FIXDLYRATIO_ODELAY06_10": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_10_PIN"
                },
                "FIXDLYRATIO_ODELAY06_11": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_11_PIN"
                },
                "FIXDLYRATIO_ODELAY06_12": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_12_PIN"
                },
                "FIXDLYRATIO_ODELAY06_13": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_13_PIN"
                },
                "FIXDLYRATIO_ODELAY06_14": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_14_PIN"
                },
                "FIXDLYRATIO_ODELAY06_15": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_15_PIN"
                },
                "FIXDLYRATIO_ODELAY06_16": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_16_PIN"
                },
                "FIXDLYRATIO_ODELAY06_17": {
                    "wire": "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_17_PIN"
                },
                "FIXED_IDELAY00": {
                    "wire": "XIPHY_CONTROL_18_FIXED_IDELAY00_PIN"
                },
                "FIXED_IDELAY01": {
                    "wire": "XIPHY_CONTROL_18_FIXED_IDELAY01_PIN"
                },
                "FIXED_IDELAY02": {
                    "wire": "XIPHY_CONTROL_18_FIXED_IDELAY02_PIN"
                },
                "FIXED_IDELAY03": {
                    "wire": "XIPHY_CONTROL_18_FIXED_IDELAY03_PIN"
                },
                "FIXED_IDELAY04": {
                    "wire": "XIPHY_CONTROL_18_FIXED_IDELAY04_PIN"
                },
                "FIXED_IDELAY05": {
                    "wire": "XIPHY_CONTROL_18_FIXED_IDELAY05_PIN"
                },
                "FIXED_IDELAY06": {
                    "wire": "XIPHY_CONTROL_18_FIXED_IDELAY06_PIN"
                },
                "FIXED_ODELAY00": {
                    "wire": "XIPHY_CONTROL_18_FIXED_ODELAY00_PIN"
                },
                "FIXED_ODELAY01": {
                    "wire": "XIPHY_CONTROL_18_FIXED_ODELAY01_PIN"
                },
                "FIXED_ODELAY02": {
                    "wire": "XIPHY_CONTROL_18_FIXED_ODELAY02_PIN"
                },
                "FIXED_ODELAY03": {
                    "wire": "XIPHY_CONTROL_18_FIXED_ODELAY03_PIN"
                },
                "FIXED_ODELAY04": {
                    "wire": "XIPHY_CONTROL_18_FIXED_ODELAY04_PIN"
                },
                "FIXED_ODELAY05": {
                    "wire": "XIPHY_CONTROL_18_FIXED_ODELAY05_PIN"
                },
                "FIXED_ODELAY06": {
                    "wire": "XIPHY_CONTROL_18_FIXED_ODELAY06_PIN"
                },
                "FORCE_OE_B": {
                    "wire": "XIPHY_CONTROL_18_FORCE_OE_B"
                },
                "IDELAY00_IN0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_IN0_PIN"
                },
                "IDELAY00_IN1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_IN1_PIN"
                },
                "IDELAY00_IN2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_IN2_PIN"
                },
                "IDELAY00_IN3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_IN3_PIN"
                },
                "IDELAY00_IN4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_IN4_PIN"
                },
                "IDELAY00_IN5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_IN5_PIN"
                },
                "IDELAY00_IN6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_IN6_PIN"
                },
                "IDELAY00_IN7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_IN7_PIN"
                },
                "IDELAY00_IN8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_IN8_PIN"
                },
                "IDELAY00_OUT0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_OUT0"
                },
                "IDELAY00_OUT1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_OUT1"
                },
                "IDELAY00_OUT2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_OUT2"
                },
                "IDELAY00_OUT3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_OUT3"
                },
                "IDELAY00_OUT4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_OUT4"
                },
                "IDELAY00_OUT5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_OUT5"
                },
                "IDELAY00_OUT6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_OUT6"
                },
                "IDELAY00_OUT7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_OUT7"
                },
                "IDELAY00_OUT8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY00_OUT8"
                },
                "IDELAY01_IN0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_IN0_PIN"
                },
                "IDELAY01_IN1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_IN1_PIN"
                },
                "IDELAY01_IN2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_IN2_PIN"
                },
                "IDELAY01_IN3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_IN3_PIN"
                },
                "IDELAY01_IN4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_IN4_PIN"
                },
                "IDELAY01_IN5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_IN5_PIN"
                },
                "IDELAY01_IN6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_IN6_PIN"
                },
                "IDELAY01_IN7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_IN7_PIN"
                },
                "IDELAY01_IN8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_IN8_PIN"
                },
                "IDELAY01_OUT0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_OUT0"
                },
                "IDELAY01_OUT1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_OUT1"
                },
                "IDELAY01_OUT2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_OUT2"
                },
                "IDELAY01_OUT3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_OUT3"
                },
                "IDELAY01_OUT4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_OUT4"
                },
                "IDELAY01_OUT5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_OUT5"
                },
                "IDELAY01_OUT6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_OUT6"
                },
                "IDELAY01_OUT7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_OUT7"
                },
                "IDELAY01_OUT8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY01_OUT8"
                },
                "IDELAY02_IN0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_IN0_PIN"
                },
                "IDELAY02_IN1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_IN1_PIN"
                },
                "IDELAY02_IN2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_IN2_PIN"
                },
                "IDELAY02_IN3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_IN3_PIN"
                },
                "IDELAY02_IN4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_IN4_PIN"
                },
                "IDELAY02_IN5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_IN5_PIN"
                },
                "IDELAY02_IN6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_IN6_PIN"
                },
                "IDELAY02_IN7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_IN7_PIN"
                },
                "IDELAY02_IN8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_IN8_PIN"
                },
                "IDELAY02_OUT0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_OUT0"
                },
                "IDELAY02_OUT1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_OUT1"
                },
                "IDELAY02_OUT2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_OUT2"
                },
                "IDELAY02_OUT3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_OUT3"
                },
                "IDELAY02_OUT4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_OUT4"
                },
                "IDELAY02_OUT5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_OUT5"
                },
                "IDELAY02_OUT6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_OUT6"
                },
                "IDELAY02_OUT7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_OUT7"
                },
                "IDELAY02_OUT8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY02_OUT8"
                },
                "IDELAY03_IN0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_IN0_PIN"
                },
                "IDELAY03_IN1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_IN1_PIN"
                },
                "IDELAY03_IN2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_IN2_PIN"
                },
                "IDELAY03_IN3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_IN3_PIN"
                },
                "IDELAY03_IN4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_IN4_PIN"
                },
                "IDELAY03_IN5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_IN5_PIN"
                },
                "IDELAY03_IN6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_IN6_PIN"
                },
                "IDELAY03_IN7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_IN7_PIN"
                },
                "IDELAY03_IN8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_IN8_PIN"
                },
                "IDELAY03_OUT0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_OUT0"
                },
                "IDELAY03_OUT1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_OUT1"
                },
                "IDELAY03_OUT2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_OUT2"
                },
                "IDELAY03_OUT3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_OUT3"
                },
                "IDELAY03_OUT4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_OUT4"
                },
                "IDELAY03_OUT5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_OUT5"
                },
                "IDELAY03_OUT6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_OUT6"
                },
                "IDELAY03_OUT7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_OUT7"
                },
                "IDELAY03_OUT8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY03_OUT8"
                },
                "IDELAY04_IN0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_IN0_PIN"
                },
                "IDELAY04_IN1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_IN1_PIN"
                },
                "IDELAY04_IN2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_IN2_PIN"
                },
                "IDELAY04_IN3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_IN3_PIN"
                },
                "IDELAY04_IN4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_IN4_PIN"
                },
                "IDELAY04_IN5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_IN5_PIN"
                },
                "IDELAY04_IN6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_IN6_PIN"
                },
                "IDELAY04_IN7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_IN7_PIN"
                },
                "IDELAY04_IN8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_IN8_PIN"
                },
                "IDELAY04_OUT0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_OUT0"
                },
                "IDELAY04_OUT1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_OUT1"
                },
                "IDELAY04_OUT2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_OUT2"
                },
                "IDELAY04_OUT3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_OUT3"
                },
                "IDELAY04_OUT4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_OUT4"
                },
                "IDELAY04_OUT5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_OUT5"
                },
                "IDELAY04_OUT6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_OUT6"
                },
                "IDELAY04_OUT7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_OUT7"
                },
                "IDELAY04_OUT8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY04_OUT8"
                },
                "IDELAY05_IN0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_IN0_PIN"
                },
                "IDELAY05_IN1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_IN1_PIN"
                },
                "IDELAY05_IN2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_IN2_PIN"
                },
                "IDELAY05_IN3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_IN3_PIN"
                },
                "IDELAY05_IN4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_IN4_PIN"
                },
                "IDELAY05_IN5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_IN5_PIN"
                },
                "IDELAY05_IN6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_IN6_PIN"
                },
                "IDELAY05_IN7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_IN7_PIN"
                },
                "IDELAY05_IN8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_IN8_PIN"
                },
                "IDELAY05_OUT0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_OUT0"
                },
                "IDELAY05_OUT1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_OUT1"
                },
                "IDELAY05_OUT2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_OUT2"
                },
                "IDELAY05_OUT3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_OUT3"
                },
                "IDELAY05_OUT4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_OUT4"
                },
                "IDELAY05_OUT5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_OUT5"
                },
                "IDELAY05_OUT6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_OUT6"
                },
                "IDELAY05_OUT7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_OUT7"
                },
                "IDELAY05_OUT8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY05_OUT8"
                },
                "IDELAY06_IN0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_IN0_PIN"
                },
                "IDELAY06_IN1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_IN1_PIN"
                },
                "IDELAY06_IN2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_IN2_PIN"
                },
                "IDELAY06_IN3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_IN3_PIN"
                },
                "IDELAY06_IN4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_IN4_PIN"
                },
                "IDELAY06_IN5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_IN5_PIN"
                },
                "IDELAY06_IN6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_IN6_PIN"
                },
                "IDELAY06_IN7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_IN7_PIN"
                },
                "IDELAY06_IN8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_IN8_PIN"
                },
                "IDELAY06_OUT0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_OUT0"
                },
                "IDELAY06_OUT1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_OUT1"
                },
                "IDELAY06_OUT2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_OUT2"
                },
                "IDELAY06_OUT3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_OUT3"
                },
                "IDELAY06_OUT4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_OUT4"
                },
                "IDELAY06_OUT5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_OUT5"
                },
                "IDELAY06_OUT6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_OUT6"
                },
                "IDELAY06_OUT7": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_OUT7"
                },
                "IDELAY06_OUT8": {
                    "wire": "XIPHY_CONTROL_18_IDELAY06_OUT8"
                },
                "IDELAY_CE_OUT0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT0"
                },
                "IDELAY_CE_OUT1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT1"
                },
                "IDELAY_CE_OUT2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT2"
                },
                "IDELAY_CE_OUT3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT3"
                },
                "IDELAY_CE_OUT4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT4"
                },
                "IDELAY_CE_OUT5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT5"
                },
                "IDELAY_CE_OUT6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CE_OUT6"
                },
                "IDELAY_CTRL_CLK0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK0"
                },
                "IDELAY_CTRL_CLK1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK1"
                },
                "IDELAY_CTRL_CLK2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK2"
                },
                "IDELAY_CTRL_CLK3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK3"
                },
                "IDELAY_CTRL_CLK4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK4"
                },
                "IDELAY_CTRL_CLK5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK5"
                },
                "IDELAY_CTRL_CLK6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_CTRL_CLK6"
                },
                "IDELAY_INC_OUT0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT0"
                },
                "IDELAY_INC_OUT1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT1"
                },
                "IDELAY_INC_OUT2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT2"
                },
                "IDELAY_INC_OUT3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT3"
                },
                "IDELAY_INC_OUT4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT4"
                },
                "IDELAY_INC_OUT5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT5"
                },
                "IDELAY_INC_OUT6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_INC_OUT6"
                },
                "IDELAY_LD_OUT0": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT0"
                },
                "IDELAY_LD_OUT1": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT1"
                },
                "IDELAY_LD_OUT2": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT2"
                },
                "IDELAY_LD_OUT3": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT3"
                },
                "IDELAY_LD_OUT4": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT4"
                },
                "IDELAY_LD_OUT5": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT5"
                },
                "IDELAY_LD_OUT6": {
                    "wire": "XIPHY_CONTROL_18_IDELAY_LD_OUT6"
                },
                "IFIFO_BYPASS0": {
                    "wire": "XIPHY_CONTROL_18_IFIFO_BYPASS0"
                },
                "IFIFO_BYPASS1": {
                    "wire": "XIPHY_CONTROL_18_IFIFO_BYPASS1"
                },
                "IFIFO_BYPASS2": {
                    "wire": "XIPHY_CONTROL_18_IFIFO_BYPASS2"
                },
                "IFIFO_BYPASS3": {
                    "wire": "XIPHY_CONTROL_18_IFIFO_BYPASS3"
                },
                "IFIFO_BYPASS4": {
                    "wire": "XIPHY_CONTROL_18_IFIFO_BYPASS4"
                },
                "IFIFO_BYPASS5": {
                    "wire": "XIPHY_CONTROL_18_IFIFO_BYPASS5"
                },
                "IFIFO_BYPASS6": {
                    "wire": "XIPHY_CONTROL_18_IFIFO_BYPASS6"
                },
                "LOCAL_DIV_CLK": {
                    "wire": "XIPHY_CONTROL_18_LOCAL_DIV_CLK"
                },
                "MASTER_PD_OUT": {
                    "wire": "XIPHY_CONTROL_18_MASTER_PD_OUT"
                },
                "NDQS_GT_IN": {
                    "wire": "XIPHY_CONTROL_18_NDQS_GT_IN_PIN"
                },
                "NDQS_GT_OUT": {
                    "wire": "XIPHY_CONTROL_18_NDQS_GT_OUT"
                },
                "NDQS_OUT0": {
                    "wire": "XIPHY_CONTROL_18_NDQS_OUT0"
                },
                "NDQS_OUT1": {
                    "wire": "XIPHY_CONTROL_18_NDQS_OUT1"
                },
                "NDQS_OUT2": {
                    "wire": "XIPHY_CONTROL_18_NDQS_OUT2"
                },
                "NDQS_OUT3": {
                    "wire": "XIPHY_CONTROL_18_NDQS_OUT3"
                },
                "NDQS_OUT4": {
                    "wire": "XIPHY_CONTROL_18_NDQS_OUT4"
                },
                "NDQS_OUT5": {
                    "wire": "XIPHY_CONTROL_18_NDQS_OUT5"
                },
                "NDQS_OUT6": {
                    "wire": "XIPHY_CONTROL_18_NDQS_OUT6"
                },
                "ODELAY00_IN0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_IN0_PIN"
                },
                "ODELAY00_IN1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_IN1_PIN"
                },
                "ODELAY00_IN2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_IN2_PIN"
                },
                "ODELAY00_IN3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_IN3_PIN"
                },
                "ODELAY00_IN4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_IN4_PIN"
                },
                "ODELAY00_IN5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_IN5_PIN"
                },
                "ODELAY00_IN6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_IN6_PIN"
                },
                "ODELAY00_IN7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_IN7_PIN"
                },
                "ODELAY00_IN8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_IN8_PIN"
                },
                "ODELAY00_OUT0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_OUT0"
                },
                "ODELAY00_OUT1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_OUT1"
                },
                "ODELAY00_OUT2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_OUT2"
                },
                "ODELAY00_OUT3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_OUT3"
                },
                "ODELAY00_OUT4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_OUT4"
                },
                "ODELAY00_OUT5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_OUT5"
                },
                "ODELAY00_OUT6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_OUT6"
                },
                "ODELAY00_OUT7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_OUT7"
                },
                "ODELAY00_OUT8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY00_OUT8"
                },
                "ODELAY01_IN0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_IN0_PIN"
                },
                "ODELAY01_IN1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_IN1_PIN"
                },
                "ODELAY01_IN2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_IN2_PIN"
                },
                "ODELAY01_IN3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_IN3_PIN"
                },
                "ODELAY01_IN4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_IN4_PIN"
                },
                "ODELAY01_IN5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_IN5_PIN"
                },
                "ODELAY01_IN6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_IN6_PIN"
                },
                "ODELAY01_IN7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_IN7_PIN"
                },
                "ODELAY01_IN8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_IN8_PIN"
                },
                "ODELAY01_OUT0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_OUT0"
                },
                "ODELAY01_OUT1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_OUT1"
                },
                "ODELAY01_OUT2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_OUT2"
                },
                "ODELAY01_OUT3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_OUT3"
                },
                "ODELAY01_OUT4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_OUT4"
                },
                "ODELAY01_OUT5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_OUT5"
                },
                "ODELAY01_OUT6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_OUT6"
                },
                "ODELAY01_OUT7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_OUT7"
                },
                "ODELAY01_OUT8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY01_OUT8"
                },
                "ODELAY02_IN0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_IN0_PIN"
                },
                "ODELAY02_IN1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_IN1_PIN"
                },
                "ODELAY02_IN2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_IN2_PIN"
                },
                "ODELAY02_IN3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_IN3_PIN"
                },
                "ODELAY02_IN4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_IN4_PIN"
                },
                "ODELAY02_IN5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_IN5_PIN"
                },
                "ODELAY02_IN6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_IN6_PIN"
                },
                "ODELAY02_IN7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_IN7_PIN"
                },
                "ODELAY02_IN8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_IN8_PIN"
                },
                "ODELAY02_OUT0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_OUT0"
                },
                "ODELAY02_OUT1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_OUT1"
                },
                "ODELAY02_OUT2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_OUT2"
                },
                "ODELAY02_OUT3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_OUT3"
                },
                "ODELAY02_OUT4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_OUT4"
                },
                "ODELAY02_OUT5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_OUT5"
                },
                "ODELAY02_OUT6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_OUT6"
                },
                "ODELAY02_OUT7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_OUT7"
                },
                "ODELAY02_OUT8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY02_OUT8"
                },
                "ODELAY03_IN0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_IN0_PIN"
                },
                "ODELAY03_IN1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_IN1_PIN"
                },
                "ODELAY03_IN2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_IN2_PIN"
                },
                "ODELAY03_IN3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_IN3_PIN"
                },
                "ODELAY03_IN4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_IN4_PIN"
                },
                "ODELAY03_IN5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_IN5_PIN"
                },
                "ODELAY03_IN6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_IN6_PIN"
                },
                "ODELAY03_IN7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_IN7_PIN"
                },
                "ODELAY03_IN8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_IN8_PIN"
                },
                "ODELAY03_OUT0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_OUT0"
                },
                "ODELAY03_OUT1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_OUT1"
                },
                "ODELAY03_OUT2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_OUT2"
                },
                "ODELAY03_OUT3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_OUT3"
                },
                "ODELAY03_OUT4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_OUT4"
                },
                "ODELAY03_OUT5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_OUT5"
                },
                "ODELAY03_OUT6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_OUT6"
                },
                "ODELAY03_OUT7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_OUT7"
                },
                "ODELAY03_OUT8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY03_OUT8"
                },
                "ODELAY04_IN0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_IN0_PIN"
                },
                "ODELAY04_IN1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_IN1_PIN"
                },
                "ODELAY04_IN2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_IN2_PIN"
                },
                "ODELAY04_IN3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_IN3_PIN"
                },
                "ODELAY04_IN4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_IN4_PIN"
                },
                "ODELAY04_IN5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_IN5_PIN"
                },
                "ODELAY04_IN6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_IN6_PIN"
                },
                "ODELAY04_IN7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_IN7_PIN"
                },
                "ODELAY04_IN8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_IN8_PIN"
                },
                "ODELAY04_OUT0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_OUT0"
                },
                "ODELAY04_OUT1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_OUT1"
                },
                "ODELAY04_OUT2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_OUT2"
                },
                "ODELAY04_OUT3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_OUT3"
                },
                "ODELAY04_OUT4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_OUT4"
                },
                "ODELAY04_OUT5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_OUT5"
                },
                "ODELAY04_OUT6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_OUT6"
                },
                "ODELAY04_OUT7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_OUT7"
                },
                "ODELAY04_OUT8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY04_OUT8"
                },
                "ODELAY05_IN0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_IN0_PIN"
                },
                "ODELAY05_IN1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_IN1_PIN"
                },
                "ODELAY05_IN2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_IN2_PIN"
                },
                "ODELAY05_IN3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_IN3_PIN"
                },
                "ODELAY05_IN4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_IN4_PIN"
                },
                "ODELAY05_IN5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_IN5_PIN"
                },
                "ODELAY05_IN6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_IN6_PIN"
                },
                "ODELAY05_IN7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_IN7_PIN"
                },
                "ODELAY05_IN8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_IN8_PIN"
                },
                "ODELAY05_OUT0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_OUT0"
                },
                "ODELAY05_OUT1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_OUT1"
                },
                "ODELAY05_OUT2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_OUT2"
                },
                "ODELAY05_OUT3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_OUT3"
                },
                "ODELAY05_OUT4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_OUT4"
                },
                "ODELAY05_OUT5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_OUT5"
                },
                "ODELAY05_OUT6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_OUT6"
                },
                "ODELAY05_OUT7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_OUT7"
                },
                "ODELAY05_OUT8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY05_OUT8"
                },
                "ODELAY06_IN0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_IN0_PIN"
                },
                "ODELAY06_IN1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_IN1_PIN"
                },
                "ODELAY06_IN2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_IN2_PIN"
                },
                "ODELAY06_IN3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_IN3_PIN"
                },
                "ODELAY06_IN4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_IN4_PIN"
                },
                "ODELAY06_IN5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_IN5_PIN"
                },
                "ODELAY06_IN6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_IN6_PIN"
                },
                "ODELAY06_IN7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_IN7_PIN"
                },
                "ODELAY06_IN8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_IN8_PIN"
                },
                "ODELAY06_OUT0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_OUT0"
                },
                "ODELAY06_OUT1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_OUT1"
                },
                "ODELAY06_OUT2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_OUT2"
                },
                "ODELAY06_OUT3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_OUT3"
                },
                "ODELAY06_OUT4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_OUT4"
                },
                "ODELAY06_OUT5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_OUT5"
                },
                "ODELAY06_OUT6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_OUT6"
                },
                "ODELAY06_OUT7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_OUT7"
                },
                "ODELAY06_OUT8": {
                    "wire": "XIPHY_CONTROL_18_ODELAY06_OUT8"
                },
                "ODELAY_CE_OUT0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT0"
                },
                "ODELAY_CE_OUT1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT1"
                },
                "ODELAY_CE_OUT2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT2"
                },
                "ODELAY_CE_OUT3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT3"
                },
                "ODELAY_CE_OUT4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT4"
                },
                "ODELAY_CE_OUT5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT5"
                },
                "ODELAY_CE_OUT6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CE_OUT6"
                },
                "ODELAY_CTRL_CLK0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK0"
                },
                "ODELAY_CTRL_CLK1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK1"
                },
                "ODELAY_CTRL_CLK2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK2"
                },
                "ODELAY_CTRL_CLK3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK3"
                },
                "ODELAY_CTRL_CLK4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK4"
                },
                "ODELAY_CTRL_CLK5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK5"
                },
                "ODELAY_CTRL_CLK6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK6"
                },
                "ODELAY_CTRL_CLK7": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_CTRL_CLK7"
                },
                "ODELAY_INC_OUT0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT0"
                },
                "ODELAY_INC_OUT1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT1"
                },
                "ODELAY_INC_OUT2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT2"
                },
                "ODELAY_INC_OUT3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT3"
                },
                "ODELAY_INC_OUT4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT4"
                },
                "ODELAY_INC_OUT5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT5"
                },
                "ODELAY_INC_OUT6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_INC_OUT6"
                },
                "ODELAY_LD_OUT0": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT0"
                },
                "ODELAY_LD_OUT1": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT1"
                },
                "ODELAY_LD_OUT2": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT2"
                },
                "ODELAY_LD_OUT3": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT3"
                },
                "ODELAY_LD_OUT4": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT4"
                },
                "ODELAY_LD_OUT5": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT5"
                },
                "ODELAY_LD_OUT6": {
                    "wire": "XIPHY_CONTROL_18_ODELAY_LD_OUT6"
                },
                "PDQS_GT_IN": {
                    "wire": "XIPHY_CONTROL_18_PDQS_GT_IN_PIN"
                },
                "PDQS_GT_OUT": {
                    "wire": "XIPHY_CONTROL_18_PDQS_GT_OUT"
                },
                "PDQS_OUT0": {
                    "wire": "XIPHY_CONTROL_18_PDQS_OUT0"
                },
                "PDQS_OUT1": {
                    "wire": "XIPHY_CONTROL_18_PDQS_OUT1"
                },
                "PDQS_OUT2": {
                    "wire": "XIPHY_CONTROL_18_PDQS_OUT2"
                },
                "PDQS_OUT3": {
                    "wire": "XIPHY_CONTROL_18_PDQS_OUT3"
                },
                "PDQS_OUT4": {
                    "wire": "XIPHY_CONTROL_18_PDQS_OUT4"
                },
                "PDQS_OUT5": {
                    "wire": "XIPHY_CONTROL_18_PDQS_OUT5"
                },
                "PDQS_OUT6": {
                    "wire": "XIPHY_CONTROL_18_PDQS_OUT6"
                },
                "PH0_DIV_720_0": {
                    "wire": "XIPHY_CONTROL_18_PH0_DIV_720_0"
                },
                "PH0_DIV_720_1": {
                    "wire": "XIPHY_CONTROL_18_PH0_DIV_720_1"
                },
                "PH0_DIV_720_2": {
                    "wire": "XIPHY_CONTROL_18_PH0_DIV_720_2"
                },
                "PH0_DIV_720_3": {
                    "wire": "XIPHY_CONTROL_18_PH0_DIV_720_3"
                },
                "PH0_DIV_720_4": {
                    "wire": "XIPHY_CONTROL_18_PH0_DIV_720_4"
                },
                "PH0_DIV_720_5": {
                    "wire": "XIPHY_CONTROL_18_PH0_DIV_720_5"
                },
                "PH0_DIV_720_6": {
                    "wire": "XIPHY_CONTROL_18_PH0_DIV_720_6"
                },
                "PH0_DIV_720_7": {
                    "wire": "XIPHY_CONTROL_18_PH0_DIV_720_7"
                },
                "PH1_DIV_720_0": {
                    "wire": "XIPHY_CONTROL_18_PH1_DIV_720_0"
                },
                "PH1_DIV_720_1": {
                    "wire": "XIPHY_CONTROL_18_PH1_DIV_720_1"
                },
                "PH1_DIV_720_2": {
                    "wire": "XIPHY_CONTROL_18_PH1_DIV_720_2"
                },
                "PH1_DIV_720_3": {
                    "wire": "XIPHY_CONTROL_18_PH1_DIV_720_3"
                },
                "PH1_DIV_720_4": {
                    "wire": "XIPHY_CONTROL_18_PH1_DIV_720_4"
                },
                "PH1_DIV_720_5": {
                    "wire": "XIPHY_CONTROL_18_PH1_DIV_720_5"
                },
                "PH1_DIV_720_6": {
                    "wire": "XIPHY_CONTROL_18_PH1_DIV_720_6"
                },
                "PH1_DIV_720_7": {
                    "wire": "XIPHY_CONTROL_18_PH1_DIV_720_7"
                },
                "PH02_DIV2_360_0": {
                    "wire": "XIPHY_CONTROL_18_PH02_DIV2_360_0"
                },
                "PH02_DIV2_360_1": {
                    "wire": "XIPHY_CONTROL_18_PH02_DIV2_360_1"
                },
                "PH02_DIV2_360_2": {
                    "wire": "XIPHY_CONTROL_18_PH02_DIV2_360_2"
                },
                "PH02_DIV2_360_3": {
                    "wire": "XIPHY_CONTROL_18_PH02_DIV2_360_3"
                },
                "PH02_DIV2_360_4": {
                    "wire": "XIPHY_CONTROL_18_PH02_DIV2_360_4"
                },
                "PH02_DIV2_360_5": {
                    "wire": "XIPHY_CONTROL_18_PH02_DIV2_360_5"
                },
                "PH02_DIV2_360_6": {
                    "wire": "XIPHY_CONTROL_18_PH02_DIV2_360_6"
                },
                "PH02_DIV2_360_7": {
                    "wire": "XIPHY_CONTROL_18_PH02_DIV2_360_7"
                },
                "PH2_DIV_720_0": {
                    "wire": "XIPHY_CONTROL_18_PH2_DIV_720_0"
                },
                "PH2_DIV_720_1": {
                    "wire": "XIPHY_CONTROL_18_PH2_DIV_720_1"
                },
                "PH2_DIV_720_2": {
                    "wire": "XIPHY_CONTROL_18_PH2_DIV_720_2"
                },
                "PH2_DIV_720_3": {
                    "wire": "XIPHY_CONTROL_18_PH2_DIV_720_3"
                },
                "PH2_DIV_720_4": {
                    "wire": "XIPHY_CONTROL_18_PH2_DIV_720_4"
                },
                "PH2_DIV_720_5": {
                    "wire": "XIPHY_CONTROL_18_PH2_DIV_720_5"
                },
                "PH2_DIV_720_6": {
                    "wire": "XIPHY_CONTROL_18_PH2_DIV_720_6"
                },
                "PH2_DIV_720_7": {
                    "wire": "XIPHY_CONTROL_18_PH2_DIV_720_7"
                },
                "PH3_DIV_720_0": {
                    "wire": "XIPHY_CONTROL_18_PH3_DIV_720_0"
                },
                "PH3_DIV_720_1": {
                    "wire": "XIPHY_CONTROL_18_PH3_DIV_720_1"
                },
                "PH3_DIV_720_2": {
                    "wire": "XIPHY_CONTROL_18_PH3_DIV_720_2"
                },
                "PH3_DIV_720_3": {
                    "wire": "XIPHY_CONTROL_18_PH3_DIV_720_3"
                },
                "PH3_DIV_720_4": {
                    "wire": "XIPHY_CONTROL_18_PH3_DIV_720_4"
                },
                "PH3_DIV_720_5": {
                    "wire": "XIPHY_CONTROL_18_PH3_DIV_720_5"
                },
                "PH3_DIV_720_6": {
                    "wire": "XIPHY_CONTROL_18_PH3_DIV_720_6"
                },
                "PH3_DIV_720_7": {
                    "wire": "XIPHY_CONTROL_18_PH3_DIV_720_7"
                },
                "PH13_DIV2_360_0": {
                    "wire": "XIPHY_CONTROL_18_PH13_DIV2_360_0"
                },
                "PH13_DIV2_360_1": {
                    "wire": "XIPHY_CONTROL_18_PH13_DIV2_360_1"
                },
                "PH13_DIV2_360_2": {
                    "wire": "XIPHY_CONTROL_18_PH13_DIV2_360_2"
                },
                "PH13_DIV2_360_3": {
                    "wire": "XIPHY_CONTROL_18_PH13_DIV2_360_3"
                },
                "PH13_DIV2_360_4": {
                    "wire": "XIPHY_CONTROL_18_PH13_DIV2_360_4"
                },
                "PH13_DIV2_360_5": {
                    "wire": "XIPHY_CONTROL_18_PH13_DIV2_360_5"
                },
                "PH13_DIV2_360_6": {
                    "wire": "XIPHY_CONTROL_18_PH13_DIV2_360_6"
                },
                "PH13_DIV2_360_7": {
                    "wire": "XIPHY_CONTROL_18_PH13_DIV2_360_7"
                },
                "PHY2CLB_FIXDLY_RDY": {
                    "wire": "XIPHY_CONTROL_18_PHY2CLB_FIXDLY_RDY"
                },
                "PHY2CLB_PHY_RDY": {
                    "wire": "XIPHY_CONTROL_18_PHY2CLB_PHY_RDY"
                },
                "PLL_CLK": {
                    "wire": "XIPHY_CONTROL_18_PLL_CLK_PIN"
                },
                "PLL_CLK_EN": {
                    "wire": "XIPHY_CONTROL_18_PLL_CLK_EN"
                },
                "REFCLK": {
                    "wire": "XIPHY_CONTROL_18_REFCLK"
                },
                "REFCLK_DFD": {
                    "wire": "XIPHY_CONTROL_18_REFCLK_DFD"
                },
                "REFCLK_EN0": {
                    "wire": "XIPHY_CONTROL_18_REFCLK_EN0"
                },
                "REFCLK_EN1": {
                    "wire": "XIPHY_CONTROL_18_REFCLK_EN1"
                },
                "REFCLK_EN2": {
                    "wire": "XIPHY_CONTROL_18_REFCLK_EN2"
                },
                "REFCLK_EN3": {
                    "wire": "XIPHY_CONTROL_18_REFCLK_EN3"
                },
                "REFCLK_EN4": {
                    "wire": "XIPHY_CONTROL_18_REFCLK_EN4"
                },
                "REFCLK_EN5": {
                    "wire": "XIPHY_CONTROL_18_REFCLK_EN5"
                },
                "REFCLK_EN6": {
                    "wire": "XIPHY_CONTROL_18_REFCLK_EN6"
                },
                "RIU2CLB_RD_DATA0": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA0"
                },
                "RIU2CLB_RD_DATA1": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA1"
                },
                "RIU2CLB_RD_DATA2": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA2"
                },
                "RIU2CLB_RD_DATA3": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA3"
                },
                "RIU2CLB_RD_DATA4": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA4"
                },
                "RIU2CLB_RD_DATA5": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA5"
                },
                "RIU2CLB_RD_DATA6": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA6"
                },
                "RIU2CLB_RD_DATA7": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA7"
                },
                "RIU2CLB_RD_DATA8": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA8"
                },
                "RIU2CLB_RD_DATA9": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA9"
                },
                "RIU2CLB_RD_DATA10": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA10"
                },
                "RIU2CLB_RD_DATA11": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA11"
                },
                "RIU2CLB_RD_DATA12": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA12"
                },
                "RIU2CLB_RD_DATA13": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA13"
                },
                "RIU2CLB_RD_DATA14": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA14"
                },
                "RIU2CLB_RD_DATA15": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_RD_DATA15"
                },
                "RIU2CLB_VALID": {
                    "wire": "XIPHY_CONTROL_18_RIU2CLB_VALID"
                },
                "RIU_CLK": {
                    "wire": "XIPHY_CONTROL_18_RIU_CLK_PIN"
                },
                "RX_BS_RESET0": {
                    "wire": "XIPHY_CONTROL_18_RX_BS_RESET0"
                },
                "RX_BS_RESET1": {
                    "wire": "XIPHY_CONTROL_18_RX_BS_RESET1"
                },
                "RX_BS_RESET2": {
                    "wire": "XIPHY_CONTROL_18_RX_BS_RESET2"
                },
                "RX_BS_RESET3": {
                    "wire": "XIPHY_CONTROL_18_RX_BS_RESET3"
                },
                "RX_BS_RESET4": {
                    "wire": "XIPHY_CONTROL_18_RX_BS_RESET4"
                },
                "RX_BS_RESET5": {
                    "wire": "XIPHY_CONTROL_18_RX_BS_RESET5"
                },
                "RX_BS_RESET6": {
                    "wire": "XIPHY_CONTROL_18_RX_BS_RESET6"
                },
                "RX_DCC00_0": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC00_0"
                },
                "RX_DCC00_1": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC00_1"
                },
                "RX_DCC00_2": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC00_2"
                },
                "RX_DCC00_3": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC00_3"
                },
                "RX_DCC01_0": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC01_0"
                },
                "RX_DCC01_1": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC01_1"
                },
                "RX_DCC01_2": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC01_2"
                },
                "RX_DCC01_3": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC01_3"
                },
                "RX_DCC02_0": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC02_0"
                },
                "RX_DCC02_1": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC02_1"
                },
                "RX_DCC02_2": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC02_2"
                },
                "RX_DCC02_3": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC02_3"
                },
                "RX_DCC03_0": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC03_0"
                },
                "RX_DCC03_1": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC03_1"
                },
                "RX_DCC03_2": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC03_2"
                },
                "RX_DCC03_3": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC03_3"
                },
                "RX_DCC04_0": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC04_0"
                },
                "RX_DCC04_1": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC04_1"
                },
                "RX_DCC04_2": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC04_2"
                },
                "RX_DCC04_3": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC04_3"
                },
                "RX_DCC05_0": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC05_0"
                },
                "RX_DCC05_1": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC05_1"
                },
                "RX_DCC05_2": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC05_2"
                },
                "RX_DCC05_3": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC05_3"
                },
                "RX_DCC06_0": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC06_0"
                },
                "RX_DCC06_1": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC06_1"
                },
                "RX_DCC06_2": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC06_2"
                },
                "RX_DCC06_3": {
                    "wire": "XIPHY_CONTROL_18_RX_DCC06_3"
                },
                "RX_NDQ0_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_NDQ0_IN_PIN"
                },
                "RX_NDQ1_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_NDQ1_IN_PIN"
                },
                "RX_NDQ2_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_NDQ2_IN_PIN"
                },
                "RX_NDQ3_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_NDQ3_IN_PIN"
                },
                "RX_NDQ4_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_NDQ4_IN_PIN"
                },
                "RX_NDQ5_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_NDQ5_IN_PIN"
                },
                "RX_NDQ6_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_NDQ6_IN_PIN"
                },
                "RX_PDQ0_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_PDQ0_IN_PIN"
                },
                "RX_PDQ1_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_PDQ1_IN_PIN"
                },
                "RX_PDQ2_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_PDQ2_IN_PIN"
                },
                "RX_PDQ3_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_PDQ3_IN_PIN"
                },
                "RX_PDQ4_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_PDQ4_IN_PIN"
                },
                "RX_PDQ5_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_PDQ5_IN_PIN"
                },
                "RX_PDQ6_IN": {
                    "wire": "XIPHY_CONTROL_18_RX_PDQ6_IN_PIN"
                },
                "SCAN_INT": {
                    "wire": "XIPHY_CONTROL_18_SCAN_INT_PIN"
                },
                "TOGGLE_DIV2_SEL0": {
                    "wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL0"
                },
                "TOGGLE_DIV2_SEL1": {
                    "wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL1"
                },
                "TOGGLE_DIV2_SEL2": {
                    "wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL2"
                },
                "TOGGLE_DIV2_SEL3": {
                    "wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL3"
                },
                "TOGGLE_DIV2_SEL4": {
                    "wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL4"
                },
                "TOGGLE_DIV2_SEL5": {
                    "wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL5"
                },
                "TOGGLE_DIV2_SEL6": {
                    "wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL6"
                },
                "TOGGLE_DIV2_SEL7": {
                    "wire": "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL7"
                },
                "TRISTATE_ODELAY_CE_OUT": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_CE_OUT"
                },
                "TRISTATE_ODELAY_IN0": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN0_PIN"
                },
                "TRISTATE_ODELAY_IN1": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN1_PIN"
                },
                "TRISTATE_ODELAY_IN2": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN2_PIN"
                },
                "TRISTATE_ODELAY_IN3": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN3_PIN"
                },
                "TRISTATE_ODELAY_IN4": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN4_PIN"
                },
                "TRISTATE_ODELAY_IN5": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN5_PIN"
                },
                "TRISTATE_ODELAY_IN6": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN6_PIN"
                },
                "TRISTATE_ODELAY_IN7": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN7_PIN"
                },
                "TRISTATE_ODELAY_IN8": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN8_PIN"
                },
                "TRISTATE_ODELAY_INC_OUT": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_INC_OUT"
                },
                "TRISTATE_ODELAY_LD_OUT": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_LD_OUT"
                },
                "TRISTATE_ODELAY_OUT0": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT0"
                },
                "TRISTATE_ODELAY_OUT1": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT1"
                },
                "TRISTATE_ODELAY_OUT2": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT2"
                },
                "TRISTATE_ODELAY_OUT3": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT3"
                },
                "TRISTATE_ODELAY_OUT4": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT4"
                },
                "TRISTATE_ODELAY_OUT5": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT5"
                },
                "TRISTATE_ODELAY_OUT6": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT6"
                },
                "TRISTATE_ODELAY_OUT7": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT7"
                },
                "TRISTATE_ODELAY_OUT8": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT8"
                },
                "TRISTATE_VTC_READY": {
                    "wire": "XIPHY_CONTROL_18_TRISTATE_VTC_READY_PIN"
                },
                "TX_BS_RESET0": {
                    "wire": "XIPHY_CONTROL_18_TX_BS_RESET0"
                },
                "TX_BS_RESET1": {
                    "wire": "XIPHY_CONTROL_18_TX_BS_RESET1"
                },
                "TX_BS_RESET2": {
                    "wire": "XIPHY_CONTROL_18_TX_BS_RESET2"
                },
                "TX_BS_RESET3": {
                    "wire": "XIPHY_CONTROL_18_TX_BS_RESET3"
                },
                "TX_BS_RESET4": {
                    "wire": "XIPHY_CONTROL_18_TX_BS_RESET4"
                },
                "TX_BS_RESET5": {
                    "wire": "XIPHY_CONTROL_18_TX_BS_RESET5"
                },
                "TX_BS_RESET6": {
                    "wire": "XIPHY_CONTROL_18_TX_BS_RESET6"
                },
                "TX_DATA_PHASE0": {
                    "wire": "XIPHY_CONTROL_18_TX_DATA_PHASE0"
                },
                "TX_DATA_PHASE1": {
                    "wire": "XIPHY_CONTROL_18_TX_DATA_PHASE1"
                },
                "TX_DATA_PHASE2": {
                    "wire": "XIPHY_CONTROL_18_TX_DATA_PHASE2"
                },
                "TX_DATA_PHASE3": {
                    "wire": "XIPHY_CONTROL_18_TX_DATA_PHASE3"
                },
                "TX_DATA_PHASE4": {
                    "wire": "XIPHY_CONTROL_18_TX_DATA_PHASE4"
                },
                "TX_DATA_PHASE5": {
                    "wire": "XIPHY_CONTROL_18_TX_DATA_PHASE5"
                },
                "TX_DATA_PHASE6": {
                    "wire": "XIPHY_CONTROL_18_TX_DATA_PHASE6"
                },
                "TX_DATA_PHASE7": {
                    "wire": "XIPHY_CONTROL_18_TX_DATA_PHASE7"
                },
                "VTC_READY_IDELAY00": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY00_PIN"
                },
                "VTC_READY_IDELAY01": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY01_PIN"
                },
                "VTC_READY_IDELAY02": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY02_PIN"
                },
                "VTC_READY_IDELAY03": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY03_PIN"
                },
                "VTC_READY_IDELAY04": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY04_PIN"
                },
                "VTC_READY_IDELAY05": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY05_PIN"
                },
                "VTC_READY_IDELAY06": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_IDELAY06_PIN"
                },
                "VTC_READY_ODELAY00": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY00_PIN"
                },
                "VTC_READY_ODELAY01": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY01_PIN"
                },
                "VTC_READY_ODELAY02": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY02_PIN"
                },
                "VTC_READY_ODELAY03": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY03_PIN"
                },
                "VTC_READY_ODELAY04": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY04_PIN"
                },
                "VTC_READY_ODELAY05": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY05_PIN"
                },
                "VTC_READY_ODELAY06": {
                    "wire": "XIPHY_CONTROL_18_VTC_READY_ODELAY06_PIN"
                },
                "WL_TRAIN0": {
                    "wire": "XIPHY_CONTROL_18_WL_TRAIN0"
                },
                "WL_TRAIN1": {
                    "wire": "XIPHY_CONTROL_18_WL_TRAIN1"
                },
                "WL_TRAIN2": {
                    "wire": "XIPHY_CONTROL_18_WL_TRAIN2"
                },
                "WL_TRAIN3": {
                    "wire": "XIPHY_CONTROL_18_WL_TRAIN3"
                },
                "WL_TRAIN4": {
                    "wire": "XIPHY_CONTROL_18_WL_TRAIN4"
                },
                "WL_TRAIN5": {
                    "wire": "XIPHY_CONTROL_18_WL_TRAIN5"
                },
                "WL_TRAIN6": {
                    "wire": "XIPHY_CONTROL_18_WL_TRAIN6"
                }
            },
            "type": "BITSLICE_CONTROL",
            "x_coord": 0,
            "y_coord": 1
        },
        {
            "name": "X0Y1",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_62_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_62_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_62_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_62_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_62_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_62_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_62_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_62_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_62_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_62_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 1
        },
        {
            "name": "X0Y1",
            "prefix": "BITSLICE_TX",
            "site_pins": {
                "BS2CTL_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT0"
                },
                "BS2CTL_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT1"
                },
                "BS2CTL_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT2"
                },
                "BS2CTL_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT3"
                },
                "BS2CTL_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT4"
                },
                "BS2CTL_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT5"
                },
                "BS2CTL_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT6"
                },
                "BS2CTL_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT7"
                },
                "BS2CTL_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "BS_RESET": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_BS_RESET_PIN"
                },
                "CDATAIN0": {
                    "wire": "GND_WIRE4"
                },
                "CDATAIN1": {
                    "wire": "GND_WIRE5"
                },
                "CDATAOUT": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CDATAOUT"
                },
                "CE_ODELAY": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CE_ODELAY"
                },
                "CE_OFD": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CE_OFD"
                },
                "CLK": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CLK"
                },
                "CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN0"
                },
                "CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN1"
                },
                "CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN2"
                },
                "CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN3"
                },
                "CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN4"
                },
                "CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN5"
                },
                "CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN6"
                },
                "CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN7"
                },
                "CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN8"
                },
                "CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT0"
                },
                "CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT1"
                },
                "CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT2"
                },
                "CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT3"
                },
                "CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT4"
                },
                "CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT5"
                },
                "CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT6"
                },
                "CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT7"
                },
                "CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT8"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "CTRL_CE": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_CE_PIN"
                },
                "CTRL_CLK": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_CLK_PIN"
                },
                "CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY0_PIN"
                },
                "CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY1_PIN"
                },
                "CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY2_PIN"
                },
                "CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY3_PIN"
                },
                "CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY4_PIN"
                },
                "CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY5_PIN"
                },
                "CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY6_PIN"
                },
                "CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY7_PIN"
                },
                "CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY8_PIN"
                },
                "CTRL_INC": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_INC_PIN"
                },
                "CTRL_LD": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_CTRL_LD_PIN"
                },
                "D0": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_D0_PIN"
                },
                "D1": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_D1_PIN"
                },
                "D2": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_D2_PIN"
                },
                "D3": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_D3_PIN"
                },
                "D4": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_D4_PIN"
                },
                "D5": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_D5_PIN"
                },
                "D6": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_D6_PIN"
                },
                "D7": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_D7_PIN"
                },
                "DDR_CLK": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_DDR_CLK_PIN"
                },
                "DIV2_CLK": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_DIV2_CLK_PIN"
                },
                "DIV4_CLK": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_DIV4_CLK_PIN"
                },
                "EN_VTC": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_EN_VTC"
                },
                "FORCE_OE_B": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_FORCE_OE_B_PIN"
                },
                "INC": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_INC"
                },
                "LD": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_LD"
                },
                "Q": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_Q"
                },
                "REGRST": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_REGRST_PIN"
                },
                "RST": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_RST_PIN"
                },
                "TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P3_SEL_PIN"
                },
                "VTC_READY": {
                    "wire": "XIPHY_BITSLICEWRITE_SITE_15_VTC_READY"
                }
            },
            "type": "BITSLICE_TX",
            "x_coord": 0,
            "y_coord": 1
        },
        {
            "name": "X0Y1",
            "prefix": "PLL_SELECT_SITE",
            "site_pins": {
                "D0": {
                    "wire": "XIPHY_PLL_SELECT_16_D0_PIN"
                },
                "D1": {
                    "wire": "XIPHY_PLL_SELECT_16_D1_PIN"
                },
                "PLL_CLK_EN": {
                    "wire": "XIPHY_PLL_SELECT_16_PLL_CLK_EN_PIN"
                },
                "REFCLK_DFD": {
                    "wire": "XIPHY_PLL_SELECT_16_REFCLK_DFD_PIN"
                },
                "Z": {
                    "wire": "XIPHY_PLL_SELECT_16_Z"
                }
            },
            "type": "PLL_SELECT_SITE",
            "x_coord": 0,
            "y_coord": 1
        },
        {
            "name": "X0Y2",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_67_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_67_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_67_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_67_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_67_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_67_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_67_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_67_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_67_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_67_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 2
        },
        {
            "name": "X0Y3",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_72_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_72_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_72_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_72_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_72_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_72_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_72_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_72_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_72_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_72_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 3
        },
        {
            "name": "X0Y4",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_77_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_77_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_77_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_77_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_77_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_77_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_77_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_77_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_77_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_77_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 4
        },
        {
            "name": "X0Y5",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_82_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_82_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_82_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_82_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_82_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_82_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_82_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_82_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_82_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_82_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 5
        },
        {
            "name": "X0Y6",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_22_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_22_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_22_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_22_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_22_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_22_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_22_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_22_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_22_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_22_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 6
        },
        {
            "name": "X0Y7",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_27_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_27_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_27_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_27_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_27_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_27_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_27_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_27_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_27_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_27_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 7
        },
        {
            "name": "X0Y8",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_32_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_32_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_32_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_32_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_32_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_32_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_32_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_32_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_32_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_32_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 8
        },
        {
            "name": "X0Y9",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_37_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_37_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_37_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_37_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_37_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_37_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_37_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_37_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_37_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_37_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 9
        },
        {
            "name": "X0Y10",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_42_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_42_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_42_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_42_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_42_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_42_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_42_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_42_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_42_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_42_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 10
        },
        {
            "name": "X0Y11",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_47_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_47_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_47_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_47_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_47_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_47_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_47_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_47_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_47_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX2RX_CASC_IN_PIN"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_47_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 11
        },
        {
            "name": "X0Y12",
            "prefix": "BITSLICE_RX_TX",
            "site_pins": {
                "BS2CTL_IDELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_DELAY_FORMAT"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_IDELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_ODELAY_DELAY_FORMAT": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_DELAY_FORMAT"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO0"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO1"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO2"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO3"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO4"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO5"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO6"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO7"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO8": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO8"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO9": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO9"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO10": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO10"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO11": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO11"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO12": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO12"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO13": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO13"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO14": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO14"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO15": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO15"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO16": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO16"
                },
                "BS2CTL_ODELAY_FIXED_DLY_RATIO17": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO17"
                },
                "BS2CTL_RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT0"
                },
                "BS2CTL_RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT1"
                },
                "BS2CTL_RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT2"
                },
                "BS2CTL_RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT3"
                },
                "BS2CTL_RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT4"
                },
                "BS2CTL_RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT5"
                },
                "BS2CTL_RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT6"
                },
                "BS2CTL_RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT7"
                },
                "BS2CTL_RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT8"
                },
                "BS2CTL_RX_DDR_EN_DQS": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_DDR_EN_DQS"
                },
                "BS2CTL_RX_N0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_N0_DQ_OUT"
                },
                "BS2CTL_RX_P0_DQ_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_P0_DQ_OUT"
                },
                "BS2CTL_TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT0"
                },
                "BS2CTL_TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT1"
                },
                "BS2CTL_TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT2"
                },
                "BS2CTL_TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT3"
                },
                "BS2CTL_TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT4"
                },
                "BS2CTL_TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT5"
                },
                "BS2CTL_TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT6"
                },
                "BS2CTL_TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT7"
                },
                "BS2CTL_TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT8"
                },
                "BS2CTL_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_DDR_PHASE_SEL"
                },
                "CLB2PHY_FIFO_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_52_CLB2PHY_FIFO_CLK_PIN"
                },
                "CLB2PHY_FIFO_RDEN": {
                    "wire": "XIPHY_BITSLICE_TILE_52_CLB2PHY_FIFO_RDEN"
                },
                "CTL2BS_DYNAMIC_MODE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_52_CTL2BS_DYNAMIC_MODE_EN_PIN"
                },
                "CTL2BS_FIFO_BYPASS": {
                    "wire": "XIPHY_BITSLICE_TILE_52_CTL2BS_FIFO_BYPASS_PIN"
                },
                "CTL2BS_RX_RECALIBRATE_EN": {
                    "wire": "XIPHY_BITSLICE_TILE_52_CTL2BS_RX_RECALIBRATE_EN_PIN"
                },
                "CTL2BS_TX_DDR_PHASE_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_52_CTL2BS_TX_DDR_PHASE_SEL_PIN"
                },
                "PHY2CLB_FIFO_EMPTY": {
                    "wire": "XIPHY_BITSLICE_TILE_52_PHY2CLB_FIFO_EMPTY"
                },
                "PHY2CLB_FIFO_WRCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_52_PHY2CLB_FIFO_WRCLK"
                },
                "RX2TX_CASC_RETURN_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX2TX_CASC_RETURN_IN_PIN"
                },
                "RX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_BS_RESET_PIN"
                },
                "RX_CE_IDELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CE_IDELAY"
                },
                "RX_CE_IFD": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CE_IFD"
                },
                "RX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_PIN"
                },
                "RX_CLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CLKDIV_PIN"
                },
                "RX_CLK_C": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C"
                },
                "RX_CLK_C_B": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_C_B"
                },
                "RX_CLK_N": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_N_PIN"
                },
                "RX_CLK_P": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CLK_P_PIN"
                },
                "RX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN0"
                },
                "RX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN1"
                },
                "RX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN2"
                },
                "RX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN3"
                },
                "RX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN4"
                },
                "RX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN5"
                },
                "RX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN6"
                },
                "RX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN7"
                },
                "RX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN8"
                },
                "RX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT0"
                },
                "RX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT1"
                },
                "RX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT2"
                },
                "RX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT3"
                },
                "RX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT4"
                },
                "RX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT5"
                },
                "RX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT6"
                },
                "RX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT7"
                },
                "RX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT8"
                },
                "RX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_CE_PIN"
                },
                "RX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_CLK_PIN"
                },
                "RX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY0_PIN"
                },
                "RX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY1_PIN"
                },
                "RX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY2_PIN"
                },
                "RX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY3_PIN"
                },
                "RX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY4_PIN"
                },
                "RX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY5_PIN"
                },
                "RX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY6_PIN"
                },
                "RX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY7_PIN"
                },
                "RX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY8_PIN"
                },
                "RX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_INC_PIN"
                },
                "RX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_CTRL_LD_PIN"
                },
                "RX_D": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_D_PIN"
                },
                "RX_DATAIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_DATAIN1"
                },
                "RX_DCC0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_DCC0_PIN"
                },
                "RX_DCC1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_DCC1_PIN"
                },
                "RX_DCC2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_DCC2_PIN"
                },
                "RX_DCC3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_DCC3_PIN"
                },
                "RX_DQS_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_DQS_OUT"
                },
                "RX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_EN_VTC"
                },
                "RX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_INC"
                },
                "RX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_LD"
                },
                "RX_Q0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_Q0"
                },
                "RX_Q1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_Q1"
                },
                "RX_Q2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_Q2"
                },
                "RX_Q3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_Q3"
                },
                "RX_Q4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_Q4"
                },
                "RX_Q5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_Q5"
                },
                "RX_Q6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_Q6"
                },
                "RX_Q7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_Q7"
                },
                "RX_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_RESET_PIN"
                },
                "RX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_RST_PIN"
                },
                "RX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_52_RX_VTC_READY"
                },
                "TX2RX_CASC_IN": {
                    "wire": "VCC_WIRE0"
                },
                "TX2RX_CASC_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX2RX_CASC_OUT"
                },
                "TX_BS_RESET": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_BS_RESET_PIN"
                },
                "TX_CE_ODELAY": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CE_ODELAY"
                },
                "TX_CE_OFD": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CE_OFD"
                },
                "TX_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CLK_PIN"
                },
                "TX_CNTVALUEIN0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN0"
                },
                "TX_CNTVALUEIN1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN1"
                },
                "TX_CNTVALUEIN2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN2"
                },
                "TX_CNTVALUEIN3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN3"
                },
                "TX_CNTVALUEIN4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN4"
                },
                "TX_CNTVALUEIN5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN5"
                },
                "TX_CNTVALUEIN6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN6"
                },
                "TX_CNTVALUEIN7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN7"
                },
                "TX_CNTVALUEIN8": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN8"
                },
                "TX_CNTVALUEOUT0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT0"
                },
                "TX_CNTVALUEOUT1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT1"
                },
                "TX_CNTVALUEOUT2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT2"
                },
                "TX_CNTVALUEOUT3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT3"
                },
                "TX_CNTVALUEOUT4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT4"
                },
                "TX_CNTVALUEOUT5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT5"
                },
                "TX_CNTVALUEOUT6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT6"
                },
                "TX_CNTVALUEOUT7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT7"
                },
                "TX_CNTVALUEOUT8": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT8"
                },
                "TX_CTRL_CE": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_CE_PIN"
                },
                "TX_CTRL_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_CLK_PIN"
                },
                "TX_CTRL_DLY0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY0_PIN"
                },
                "TX_CTRL_DLY1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY1_PIN"
                },
                "TX_CTRL_DLY2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY2_PIN"
                },
                "TX_CTRL_DLY3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY3_PIN"
                },
                "TX_CTRL_DLY4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY4_PIN"
                },
                "TX_CTRL_DLY5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY5_PIN"
                },
                "TX_CTRL_DLY6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY6_PIN"
                },
                "TX_CTRL_DLY7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY7_PIN"
                },
                "TX_CTRL_DLY8": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY8_PIN"
                },
                "TX_CTRL_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_INC_PIN"
                },
                "TX_CTRL_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_CTRL_LD_PIN"
                },
                "TX_D0": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_D0"
                },
                "TX_D1": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_D1"
                },
                "TX_D2": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_D2"
                },
                "TX_D3": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_D3"
                },
                "TX_D4": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_D4"
                },
                "TX_D5": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_D5"
                },
                "TX_D6": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_D6"
                },
                "TX_D7": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_D7"
                },
                "TX_DDR_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_DDR_CLK_PIN"
                },
                "TX_DIV2_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_DIV2_CLK_PIN"
                },
                "TX_DIV4_CLK": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_DIV4_CLK_PIN"
                },
                "TX_EN_VTC": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_EN_VTC"
                },
                "TX_INC": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_INC"
                },
                "TX_LD": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_LD"
                },
                "TX_MUX_360_N_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_360_N_SEL_PIN"
                },
                "TX_MUX_360_P_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_360_P_SEL_PIN"
                },
                "TX_MUX_720_P0_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P0_SEL_PIN"
                },
                "TX_MUX_720_P1_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P1_SEL_PIN"
                },
                "TX_MUX_720_P2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P2_SEL_PIN"
                },
                "TX_MUX_720_P3_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P3_SEL_PIN"
                },
                "TX_OCLK": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_OCLK"
                },
                "TX_OCLKDIV": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_OCLKDIV_PIN"
                },
                "TX_Q": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_Q"
                },
                "TX_REGRST": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_REGRST_PIN"
                },
                "TX_RST": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_RST_PIN"
                },
                "TX_T": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_T"
                },
                "TX_TBYTE_IN": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_TBYTE_IN_PIN"
                },
                "TX_TOGGLE_DIV2_SEL": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_TOGGLE_DIV2_SEL_PIN"
                },
                "TX_T_OUT": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_T_OUT"
                },
                "TX_VTC_READY": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_VTC_READY"
                },
                "TX_WL_TRAIN": {
                    "wire": "XIPHY_BITSLICE_TILE_52_TX_WL_TRAIN_PIN"
                }
            },
            "type": "BITSLICE_RX_TX",
            "x_coord": 0,
            "y_coord": 12
        }
    ],
    "tile_type": "XIPHY_BYTE_RIGHT",
    "wires": {
        "BYPASS_FT0_0_4": null,
        "BYPASS_FT0_0_5": null,
        "BYPASS_FT0_1_4": null,
        "BYPASS_FT0_1_5": null,
        "BYPASS_FT0_2_4": null,
        "BYPASS_FT0_2_5": null,
        "BYPASS_FT0_3_4": null,
        "BYPASS_FT0_3_5": null,
        "BYPASS_FT0_4_4": null,
        "BYPASS_FT0_4_5": null,
        "BYPASS_FT0_5_4": null,
        "BYPASS_FT0_5_5": null,
        "BYPASS_FT0_6_4": null,
        "BYPASS_FT0_6_5": null,
        "BYPASS_FT0_7_4": null,
        "BYPASS_FT0_7_5": null,
        "BYPASS_FT0_8_4": null,
        "BYPASS_FT0_8_5": null,
        "BYPASS_FT0_9_4": null,
        "BYPASS_FT0_9_5": null,
        "BYPASS_FT0_10_4": null,
        "BYPASS_FT0_10_5": null,
        "BYPASS_FT0_11_4": null,
        "BYPASS_FT0_11_5": null,
        "BYPASS_FT0_12_4": null,
        "BYPASS_FT0_12_5": null,
        "BYPASS_FT0_13_4": null,
        "BYPASS_FT0_13_5": null,
        "BYPASS_FT0_14_4": null,
        "BYPASS_FT0_14_5": null,
        "CLB2PHY_ODT_LOW0": null,
        "CLB2PHY_ODT_LOW1": null,
        "CLB2PHY_ODT_LOW2": null,
        "CLB2PHY_ODT_LOW3": null,
        "CLB2PHY_ODT_LOW4": null,
        "CLB2PHY_ODT_LOW5": null,
        "CLB2PHY_ODT_LOW6": null,
        "CLB2PHY_ODT_UPP0": null,
        "CLB2PHY_ODT_UPP1": null,
        "CLB2PHY_ODT_UPP2": null,
        "CLB2PHY_ODT_UPP3": null,
        "CLB2PHY_ODT_UPP4": null,
        "CLB2PHY_ODT_UPP5": null,
        "CLB2PHY_ODT_UPP6": null,
        "CLK_FROM_EXT_LOW_NORTH": null,
        "CLK_FROM_EXT_LOW_SOUTH": null,
        "CLK_FROM_EXT_UPP_NORTH": null,
        "CLK_FROM_EXT_UPP_SOUTH": null,
        "GCLK_FT0_0": null,
        "GCLK_FT0_1": null,
        "GCLK_FT0_2": null,
        "GCLK_FT0_3": null,
        "GCLK_FT0_4": null,
        "GCLK_FT0_5": null,
        "GND_WIRE0": null,
        "GND_WIRE1": null,
        "GND_WIRE2": null,
        "GND_WIRE3": null,
        "GND_WIRE4": null,
        "GND_WIRE5": null,
        "GND_WIRE6": null,
        "GND_WIRE7": null,
        "GND_WIRE8": null,
        "GND_WIRE9": null,
        "GND_WIRE10": null,
        "GND_WIRE11": null,
        "GND_WIRE12": null,
        "GND_WIRE13": null,
        "GND_WIRE14": null,
        "GND_WIRE15": null,
        "GND_WIRE16": null,
        "GND_WIRE17": null,
        "GND_WIRE18": null,
        "GND_WIRE19": null,
        "GND_WIRE20": null,
        "GND_WIRE21": null,
        "GND_WIRE22": null,
        "GND_WIRE23": null,
        "GND_WIRE24": null,
        "GND_WIRE25": null,
        "GND_WIRE26": null,
        "GND_WIRE27": null,
        "GND_WIRE28": null,
        "GND_WIRE29": null,
        "GND_WIRE30": null,
        "GND_WIRE31": null,
        "GND_WIRE32": null,
        "GND_WIRE33": null,
        "GND_WIRE34": null,
        "GND_WIRE35": null,
        "GND_WIRE36": null,
        "GND_WIRE37": null,
        "GND_WIRE38": null,
        "GND_WIRE39": null,
        "GND_WIRE40": null,
        "GND_WIRE41": null,
        "GND_WIRE42": null,
        "GND_WIRE43": null,
        "GND_WIRE44": null,
        "GND_WIRE45": null,
        "GND_WIRE46": null,
        "GND_WIRE47": null,
        "GND_WIRE48": null,
        "GND_WIRE49": null,
        "GND_WIRE50": null,
        "GND_WIRE51": null,
        "GND_WIRE52": null,
        "GND_WIRE53": null,
        "GND_WIRE54": null,
        "GND_WIRE55": null,
        "GND_WIRE56": null,
        "GND_WIRE57": null,
        "GND_WIRE58": null,
        "GND_WIRE59": null,
        "GND_WIRE60": null,
        "GND_WIRE61": null,
        "GND_WIRE62": null,
        "GND_WIRE63": null,
        "GND_WIRE64": null,
        "GND_WIRE65": null,
        "GND_WIRE66": null,
        "GND_WIRE67": null,
        "GND_WIRE68": null,
        "IMUX_FT0_0_1": null,
        "IMUX_FT0_0_2": null,
        "IMUX_FT0_0_3": null,
        "IMUX_FT0_0_4": null,
        "IMUX_FT0_0_5": null,
        "IMUX_FT0_1_1": null,
        "IMUX_FT0_1_2": null,
        "IMUX_FT0_1_3": null,
        "IMUX_FT0_1_4": null,
        "IMUX_FT0_1_5": null,
        "IMUX_FT0_2_1": null,
        "IMUX_FT0_2_2": null,
        "IMUX_FT0_2_3": null,
        "IMUX_FT0_2_4": null,
        "IMUX_FT0_2_5": null,
        "IMUX_FT0_3_1": null,
        "IMUX_FT0_3_2": null,
        "IMUX_FT0_3_3": null,
        "IMUX_FT0_3_4": null,
        "IMUX_FT0_3_5": null,
        "IMUX_FT0_4_1": null,
        "IMUX_FT0_4_2": null,
        "IMUX_FT0_4_3": null,
        "IMUX_FT0_4_4": null,
        "IMUX_FT0_4_5": null,
        "IMUX_FT0_5_1": null,
        "IMUX_FT0_5_2": null,
        "IMUX_FT0_5_3": null,
        "IMUX_FT0_5_4": null,
        "IMUX_FT0_5_5": null,
        "IMUX_FT0_6_1": null,
        "IMUX_FT0_6_2": null,
        "IMUX_FT0_6_3": null,
        "IMUX_FT0_6_4": null,
        "IMUX_FT0_6_5": null,
        "IMUX_FT0_7_1": null,
        "IMUX_FT0_7_2": null,
        "IMUX_FT0_7_3": null,
        "IMUX_FT0_7_4": null,
        "IMUX_FT0_7_5": null,
        "IMUX_FT0_8_1": null,
        "IMUX_FT0_8_2": null,
        "IMUX_FT0_8_3": null,
        "IMUX_FT0_8_4": null,
        "IMUX_FT0_8_5": null,
        "IMUX_FT0_9_1": null,
        "IMUX_FT0_9_2": null,
        "IMUX_FT0_9_3": null,
        "IMUX_FT0_9_4": null,
        "IMUX_FT0_9_5": null,
        "IMUX_FT0_10_1": null,
        "IMUX_FT0_10_2": null,
        "IMUX_FT0_10_3": null,
        "IMUX_FT0_10_4": null,
        "IMUX_FT0_10_5": null,
        "IMUX_FT0_11_1": null,
        "IMUX_FT0_11_2": null,
        "IMUX_FT0_11_3": null,
        "IMUX_FT0_11_4": null,
        "IMUX_FT0_11_5": null,
        "IMUX_FT0_12_1": null,
        "IMUX_FT0_12_2": null,
        "IMUX_FT0_12_3": null,
        "IMUX_FT0_12_4": null,
        "IMUX_FT0_12_5": null,
        "IMUX_FT0_13_1": null,
        "IMUX_FT0_13_2": null,
        "IMUX_FT0_13_3": null,
        "IMUX_FT0_13_4": null,
        "IMUX_FT0_13_5": null,
        "IMUX_FT0_14_1": null,
        "IMUX_FT0_14_2": null,
        "IMUX_FT0_14_3": null,
        "IMUX_FT0_14_4": null,
        "IMUX_FT0_14_5": null,
        "IO_TO_CTR_FT0_0_0": null,
        "IO_TO_CTR_FT0_0_1": null,
        "IO_TO_CTR_FT0_0_2": null,
        "IO_TO_CTR_FT0_0_3": null,
        "IO_TO_CTR_FT0_1_0": null,
        "IO_TO_CTR_FT0_1_1": null,
        "IO_TO_CTR_FT0_1_2": null,
        "IO_TO_CTR_FT0_1_3": null,
        "IO_TO_CTR_FT0_2_0": null,
        "IO_TO_CTR_FT0_2_1": null,
        "IO_TO_CTR_FT0_2_2": null,
        "IO_TO_CTR_FT0_2_3": null,
        "IO_TO_CTR_FT0_3_0": null,
        "IO_TO_CTR_FT0_3_1": null,
        "IO_TO_CTR_FT0_3_2": null,
        "IO_TO_CTR_FT0_3_3": null,
        "IO_TO_CTR_FT0_4_0": null,
        "IO_TO_CTR_FT0_4_1": null,
        "IO_TO_CTR_FT0_4_2": null,
        "IO_TO_CTR_FT0_4_3": null,
        "IO_TO_CTR_FT0_5_0": null,
        "IO_TO_CTR_FT0_5_1": null,
        "IO_TO_CTR_FT0_5_2": null,
        "IO_TO_CTR_FT0_5_3": null,
        "IO_TO_CTR_FT0_6_0": null,
        "IO_TO_CTR_FT0_6_1": null,
        "IO_TO_CTR_FT0_6_2": null,
        "IO_TO_CTR_FT0_6_3": null,
        "IO_TO_CTR_FT0_7_0": null,
        "IO_TO_CTR_FT0_7_1": null,
        "IO_TO_CTR_FT0_7_2": null,
        "IO_TO_CTR_FT0_7_3": null,
        "IO_TO_CTR_FT0_8_0": null,
        "IO_TO_CTR_FT0_8_1": null,
        "IO_TO_CTR_FT0_8_2": null,
        "IO_TO_CTR_FT0_8_3": null,
        "IO_TO_CTR_FT0_9_0": null,
        "IO_TO_CTR_FT0_9_1": null,
        "IO_TO_CTR_FT0_9_2": null,
        "IO_TO_CTR_FT0_9_3": null,
        "IO_TO_CTR_FT0_10_0": null,
        "IO_TO_CTR_FT0_10_1": null,
        "IO_TO_CTR_FT0_10_2": null,
        "IO_TO_CTR_FT0_10_3": null,
        "IO_TO_CTR_FT0_11_0": null,
        "IO_TO_CTR_FT0_11_1": null,
        "IO_TO_CTR_FT0_11_2": null,
        "IO_TO_CTR_FT0_11_3": null,
        "IO_TO_CTR_FT0_12_0": null,
        "IO_TO_CTR_FT0_12_1": null,
        "IO_TO_CTR_FT0_12_2": null,
        "IO_TO_CTR_FT0_12_3": null,
        "IO_TO_CTR_FT0_13_0": null,
        "IO_TO_CTR_FT0_13_1": null,
        "IO_TO_CTR_FT0_13_2": null,
        "IO_TO_CTR_FT0_13_3": null,
        "IO_TO_CTR_FT0_14_0": null,
        "IO_TO_CTR_FT0_14_1": null,
        "IO_TO_CTR_FT0_14_2": null,
        "IO_TO_CTR_FT0_14_3": null,
        "LOGIC_OUTS_FT0_MIPI_0": null,
        "LOGIC_OUTS_FT0_MIPI_1": null,
        "LOGIC_OUTS_FT0_MIPI_2": null,
        "LOGIC_OUTS_FT0_MIPI_3": null,
        "LOGIC_OUTS_FT0_MIPI_4": null,
        "LOGIC_OUTS_FT0_MIPI_5": null,
        "LOGIC_OUTS_FT0_MIPI_6": null,
        "LOGIC_OUTS_FT0_MIPI_7": null,
        "LOGIC_OUTS_FT0_MIPI_8": null,
        "LOGIC_OUTS_FT0_MIPI_9": null,
        "LOGIC_OUTS_FT0_MIPI_10": null,
        "LOGIC_OUTS_FT0_MIPI_11": null,
        "LOGIC_OUTS_FT0_MIPI_12": null,
        "LOGIC_OUTS_FT0_MIPI_13": null,
        "LOGIC_OUTS_FT0_MIPI_14": null,
        "PHY2IOB_ODT_OUT_BYTE0": null,
        "PHY2IOB_ODT_OUT_BYTE1": null,
        "PHY2IOB_ODT_OUT_BYTE2": null,
        "PHY2IOB_ODT_OUT_BYTE3": null,
        "PHY2IOB_ODT_OUT_BYTE4": null,
        "PHY2IOB_ODT_OUT_BYTE5": null,
        "PHY2IOB_ODT_OUT_BYTE6": null,
        "PHY2IOB_ODT_OUT_BYTE7": null,
        "PHY2IOB_ODT_OUT_BYTE8": null,
        "PHY2IOB_ODT_OUT_BYTE9": null,
        "PHY2IOB_ODT_OUT_BYTE10": null,
        "PHY2IOB_ODT_OUT_BYTE11": null,
        "PHY2IOB_ODT_OUT_BYTE12": null,
        "VCC_WIRE0": null,
        "VCC_WIRE1": null,
        "XIL_UNCONN_IN0": null,
        "XIL_UNCONN_IN1": null,
        "XIL_UNCONN_IN2": null,
        "XIL_UNCONN_IN3": null,
        "XIL_UNCONN_IN4": null,
        "XIL_UNCONN_IN5": null,
        "XIL_UNCONN_IN6": null,
        "XIL_UNCONN_IN7": null,
        "XIL_UNCONN_IN8": null,
        "XIL_UNCONN_IN9": null,
        "XIL_UNCONN_IN10": null,
        "XIL_UNCONN_IN11": null,
        "XIL_UNCONN_IN12": null,
        "XIL_UNCONN_IN13": null,
        "XIL_UNCONN_IN14": null,
        "XIL_UNCONN_IN15": null,
        "XIL_UNCONN_IN16": null,
        "XIL_UNCONN_IN17": null,
        "XIL_UNCONN_IN18": null,
        "XIL_UNCONN_IN19": null,
        "XIL_UNCONN_IN20": null,
        "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT0": null,
        "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT1": null,
        "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT2": null,
        "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT3": null,
        "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT4": null,
        "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT5": null,
        "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT6": null,
        "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT7": null,
        "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_CNTVALUEOUT8": null,
        "XIPHY_BITSLICEWRITE_SITE_14_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICEWRITE_SITE_14_BS_RESET_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CDATAOUT": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CE_ODELAY": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CE_OFD": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CLK": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN0": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN1": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN2": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN3": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN4": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN5": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN6": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN7": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEIN8": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT0": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT1": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT2": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT3": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT4": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT5": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT6": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT7": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CNTVALUEOUT8": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_CE_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_INC_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_CTRL_LD_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_D0_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_D1_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_D2_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_D3_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_D4_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_D5_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_D6_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_D7_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_DDR_CLK_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_EN_VTC": null,
        "XIPHY_BITSLICEWRITE_SITE_14_FORCE_OE_B_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_INC": null,
        "XIPHY_BITSLICEWRITE_SITE_14_LD": null,
        "XIPHY_BITSLICEWRITE_SITE_14_Q": null,
        "XIPHY_BITSLICEWRITE_SITE_14_REGRST_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_RST_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_14_VTC_READY": null,
        "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT0": null,
        "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT1": null,
        "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT2": null,
        "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT3": null,
        "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT4": null,
        "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT5": null,
        "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT6": null,
        "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT7": null,
        "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_CNTVALUEOUT8": null,
        "XIPHY_BITSLICEWRITE_SITE_15_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICEWRITE_SITE_15_BS_RESET_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CDATAOUT": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CE_ODELAY": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CE_OFD": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CLK": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN0": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN1": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN2": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN3": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN4": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN5": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN6": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN7": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEIN8": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT0": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT1": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT2": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT3": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT4": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT5": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT6": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT7": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CNTVALUEOUT8": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_CE_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_INC_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_CTRL_LD_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_D0_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_D1_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_D2_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_D3_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_D4_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_D5_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_D6_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_D7_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_DDR_CLK_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_EN_VTC": null,
        "XIPHY_BITSLICEWRITE_SITE_15_FORCE_OE_B_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_INC": null,
        "XIPHY_BITSLICEWRITE_SITE_15_LD": null,
        "XIPHY_BITSLICEWRITE_SITE_15_Q": null,
        "XIPHY_BITSLICEWRITE_SITE_15_REGRST_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_RST_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICEWRITE_SITE_15_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_22_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_22_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_22_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_22_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_22_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_22_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_22_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_22_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_22_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_22_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_22_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_22_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_22_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_22_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_22_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_22_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_D": null,
        "XIPHY_BITSLICE_TILE_22_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_22_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_22_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_22_RX_INC": null,
        "XIPHY_BITSLICE_TILE_22_RX_LD": null,
        "XIPHY_BITSLICE_TILE_22_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_22_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_22_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_22_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_22_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_22_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_22_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_22_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_22_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_22_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_22_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_22_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_22_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_22_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_22_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_D0": null,
        "XIPHY_BITSLICE_TILE_22_TX_D1": null,
        "XIPHY_BITSLICE_TILE_22_TX_D2": null,
        "XIPHY_BITSLICE_TILE_22_TX_D3": null,
        "XIPHY_BITSLICE_TILE_22_TX_D4": null,
        "XIPHY_BITSLICE_TILE_22_TX_D5": null,
        "XIPHY_BITSLICE_TILE_22_TX_D6": null,
        "XIPHY_BITSLICE_TILE_22_TX_D7": null,
        "XIPHY_BITSLICE_TILE_22_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_22_TX_INC": null,
        "XIPHY_BITSLICE_TILE_22_TX_LD": null,
        "XIPHY_BITSLICE_TILE_22_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_22_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_Q": null,
        "XIPHY_BITSLICE_TILE_22_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_T": null,
        "XIPHY_BITSLICE_TILE_22_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_22_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_22_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_22_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_27_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_27_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_27_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_27_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_27_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_27_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_27_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_27_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_27_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_27_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_27_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_27_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_27_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_27_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_27_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_27_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_D": null,
        "XIPHY_BITSLICE_TILE_27_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_27_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_27_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_27_RX_INC": null,
        "XIPHY_BITSLICE_TILE_27_RX_LD": null,
        "XIPHY_BITSLICE_TILE_27_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_27_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_27_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_27_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_27_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_27_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_27_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_27_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_27_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_27_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_27_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_27_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_27_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_27_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_27_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_D0": null,
        "XIPHY_BITSLICE_TILE_27_TX_D1": null,
        "XIPHY_BITSLICE_TILE_27_TX_D2": null,
        "XIPHY_BITSLICE_TILE_27_TX_D3": null,
        "XIPHY_BITSLICE_TILE_27_TX_D4": null,
        "XIPHY_BITSLICE_TILE_27_TX_D5": null,
        "XIPHY_BITSLICE_TILE_27_TX_D6": null,
        "XIPHY_BITSLICE_TILE_27_TX_D7": null,
        "XIPHY_BITSLICE_TILE_27_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_27_TX_INC": null,
        "XIPHY_BITSLICE_TILE_27_TX_LD": null,
        "XIPHY_BITSLICE_TILE_27_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_27_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_Q": null,
        "XIPHY_BITSLICE_TILE_27_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_T": null,
        "XIPHY_BITSLICE_TILE_27_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_27_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_27_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_27_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_32_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_32_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_32_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_32_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_32_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_32_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_32_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_32_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_32_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_32_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_32_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_32_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_32_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_32_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_32_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_32_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_D": null,
        "XIPHY_BITSLICE_TILE_32_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_32_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_32_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_32_RX_INC": null,
        "XIPHY_BITSLICE_TILE_32_RX_LD": null,
        "XIPHY_BITSLICE_TILE_32_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_32_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_32_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_32_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_32_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_32_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_32_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_32_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_32_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_32_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_32_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_32_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_32_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_32_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_32_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_D0": null,
        "XIPHY_BITSLICE_TILE_32_TX_D1": null,
        "XIPHY_BITSLICE_TILE_32_TX_D2": null,
        "XIPHY_BITSLICE_TILE_32_TX_D3": null,
        "XIPHY_BITSLICE_TILE_32_TX_D4": null,
        "XIPHY_BITSLICE_TILE_32_TX_D5": null,
        "XIPHY_BITSLICE_TILE_32_TX_D6": null,
        "XIPHY_BITSLICE_TILE_32_TX_D7": null,
        "XIPHY_BITSLICE_TILE_32_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_32_TX_INC": null,
        "XIPHY_BITSLICE_TILE_32_TX_LD": null,
        "XIPHY_BITSLICE_TILE_32_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_32_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_Q": null,
        "XIPHY_BITSLICE_TILE_32_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_T": null,
        "XIPHY_BITSLICE_TILE_32_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_32_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_32_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_32_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_37_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_37_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_37_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_37_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_37_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_37_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_37_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_37_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_37_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_37_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_37_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_37_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_37_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_37_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_37_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_37_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_D": null,
        "XIPHY_BITSLICE_TILE_37_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_37_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_37_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_37_RX_INC": null,
        "XIPHY_BITSLICE_TILE_37_RX_LD": null,
        "XIPHY_BITSLICE_TILE_37_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_37_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_37_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_37_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_37_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_37_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_37_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_37_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_37_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_37_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_37_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_37_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_37_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_37_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_37_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_D0": null,
        "XIPHY_BITSLICE_TILE_37_TX_D1": null,
        "XIPHY_BITSLICE_TILE_37_TX_D2": null,
        "XIPHY_BITSLICE_TILE_37_TX_D3": null,
        "XIPHY_BITSLICE_TILE_37_TX_D4": null,
        "XIPHY_BITSLICE_TILE_37_TX_D5": null,
        "XIPHY_BITSLICE_TILE_37_TX_D6": null,
        "XIPHY_BITSLICE_TILE_37_TX_D7": null,
        "XIPHY_BITSLICE_TILE_37_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_37_TX_INC": null,
        "XIPHY_BITSLICE_TILE_37_TX_LD": null,
        "XIPHY_BITSLICE_TILE_37_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_37_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_Q": null,
        "XIPHY_BITSLICE_TILE_37_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_T": null,
        "XIPHY_BITSLICE_TILE_37_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_37_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_37_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_37_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_42_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_42_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_42_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_42_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_42_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_42_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_42_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_42_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_42_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_42_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_42_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_42_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_42_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_42_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_42_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_42_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_D": null,
        "XIPHY_BITSLICE_TILE_42_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_42_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_42_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_42_RX_INC": null,
        "XIPHY_BITSLICE_TILE_42_RX_LD": null,
        "XIPHY_BITSLICE_TILE_42_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_42_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_42_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_42_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_42_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_42_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_42_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_42_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_42_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_42_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_42_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_42_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_42_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_42_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_42_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_D0": null,
        "XIPHY_BITSLICE_TILE_42_TX_D1": null,
        "XIPHY_BITSLICE_TILE_42_TX_D2": null,
        "XIPHY_BITSLICE_TILE_42_TX_D3": null,
        "XIPHY_BITSLICE_TILE_42_TX_D4": null,
        "XIPHY_BITSLICE_TILE_42_TX_D5": null,
        "XIPHY_BITSLICE_TILE_42_TX_D6": null,
        "XIPHY_BITSLICE_TILE_42_TX_D7": null,
        "XIPHY_BITSLICE_TILE_42_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_42_TX_INC": null,
        "XIPHY_BITSLICE_TILE_42_TX_LD": null,
        "XIPHY_BITSLICE_TILE_42_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_42_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_Q": null,
        "XIPHY_BITSLICE_TILE_42_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_T": null,
        "XIPHY_BITSLICE_TILE_42_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_42_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_42_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_42_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_47_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_47_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_47_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_47_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_47_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_47_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_47_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_47_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_47_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_47_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_47_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_47_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_47_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_47_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_47_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_47_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_D": null,
        "XIPHY_BITSLICE_TILE_47_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_47_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_47_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_47_RX_INC": null,
        "XIPHY_BITSLICE_TILE_47_RX_LD": null,
        "XIPHY_BITSLICE_TILE_47_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_47_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_47_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_47_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_47_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_47_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_47_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_47_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_47_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_47_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_47_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_47_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_47_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_47_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_47_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_D0": null,
        "XIPHY_BITSLICE_TILE_47_TX_D1": null,
        "XIPHY_BITSLICE_TILE_47_TX_D2": null,
        "XIPHY_BITSLICE_TILE_47_TX_D3": null,
        "XIPHY_BITSLICE_TILE_47_TX_D4": null,
        "XIPHY_BITSLICE_TILE_47_TX_D5": null,
        "XIPHY_BITSLICE_TILE_47_TX_D6": null,
        "XIPHY_BITSLICE_TILE_47_TX_D7": null,
        "XIPHY_BITSLICE_TILE_47_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_47_TX_INC": null,
        "XIPHY_BITSLICE_TILE_47_TX_LD": null,
        "XIPHY_BITSLICE_TILE_47_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_47_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_Q": null,
        "XIPHY_BITSLICE_TILE_47_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_T": null,
        "XIPHY_BITSLICE_TILE_47_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_47_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_47_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_47_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_52_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_52_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_52_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_52_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_52_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_52_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_52_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_52_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_52_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_52_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_52_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_52_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_52_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_52_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_52_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_52_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_D": null,
        "XIPHY_BITSLICE_TILE_52_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_52_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_52_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_52_RX_INC": null,
        "XIPHY_BITSLICE_TILE_52_RX_LD": null,
        "XIPHY_BITSLICE_TILE_52_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_52_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_52_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_52_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_52_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_52_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_52_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_52_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_52_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_52_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_52_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_52_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_52_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_52_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_52_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_D0": null,
        "XIPHY_BITSLICE_TILE_52_TX_D1": null,
        "XIPHY_BITSLICE_TILE_52_TX_D2": null,
        "XIPHY_BITSLICE_TILE_52_TX_D3": null,
        "XIPHY_BITSLICE_TILE_52_TX_D4": null,
        "XIPHY_BITSLICE_TILE_52_TX_D5": null,
        "XIPHY_BITSLICE_TILE_52_TX_D6": null,
        "XIPHY_BITSLICE_TILE_52_TX_D7": null,
        "XIPHY_BITSLICE_TILE_52_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_52_TX_INC": null,
        "XIPHY_BITSLICE_TILE_52_TX_LD": null,
        "XIPHY_BITSLICE_TILE_52_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_52_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_Q": null,
        "XIPHY_BITSLICE_TILE_52_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_T": null,
        "XIPHY_BITSLICE_TILE_52_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_52_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_52_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_52_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_57_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_57_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_57_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_57_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_57_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_57_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_57_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_57_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_57_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_57_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_57_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_57_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_57_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_57_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_57_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_57_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_D": null,
        "XIPHY_BITSLICE_TILE_57_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_57_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_57_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_57_RX_INC": null,
        "XIPHY_BITSLICE_TILE_57_RX_LD": null,
        "XIPHY_BITSLICE_TILE_57_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_57_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_57_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_57_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_57_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_57_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_57_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_57_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_57_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_57_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_57_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_57_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_57_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_57_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_57_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_D0": null,
        "XIPHY_BITSLICE_TILE_57_TX_D1": null,
        "XIPHY_BITSLICE_TILE_57_TX_D2": null,
        "XIPHY_BITSLICE_TILE_57_TX_D3": null,
        "XIPHY_BITSLICE_TILE_57_TX_D4": null,
        "XIPHY_BITSLICE_TILE_57_TX_D5": null,
        "XIPHY_BITSLICE_TILE_57_TX_D6": null,
        "XIPHY_BITSLICE_TILE_57_TX_D7": null,
        "XIPHY_BITSLICE_TILE_57_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_57_TX_INC": null,
        "XIPHY_BITSLICE_TILE_57_TX_LD": null,
        "XIPHY_BITSLICE_TILE_57_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_57_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_Q": null,
        "XIPHY_BITSLICE_TILE_57_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_T": null,
        "XIPHY_BITSLICE_TILE_57_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_57_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_57_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_57_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_62_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_62_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_62_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_62_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_62_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_62_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_62_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_62_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_62_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_62_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_62_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_62_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_62_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_62_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_62_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_62_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_D": null,
        "XIPHY_BITSLICE_TILE_62_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_62_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_62_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_62_RX_INC": null,
        "XIPHY_BITSLICE_TILE_62_RX_LD": null,
        "XIPHY_BITSLICE_TILE_62_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_62_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_62_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_62_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_62_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_62_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_62_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_62_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_62_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_62_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_62_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_62_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_62_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_62_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_62_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_D0": null,
        "XIPHY_BITSLICE_TILE_62_TX_D1": null,
        "XIPHY_BITSLICE_TILE_62_TX_D2": null,
        "XIPHY_BITSLICE_TILE_62_TX_D3": null,
        "XIPHY_BITSLICE_TILE_62_TX_D4": null,
        "XIPHY_BITSLICE_TILE_62_TX_D5": null,
        "XIPHY_BITSLICE_TILE_62_TX_D6": null,
        "XIPHY_BITSLICE_TILE_62_TX_D7": null,
        "XIPHY_BITSLICE_TILE_62_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_62_TX_INC": null,
        "XIPHY_BITSLICE_TILE_62_TX_LD": null,
        "XIPHY_BITSLICE_TILE_62_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_62_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_Q": null,
        "XIPHY_BITSLICE_TILE_62_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_T": null,
        "XIPHY_BITSLICE_TILE_62_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_62_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_62_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_62_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_67_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_67_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_67_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_67_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_67_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_67_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_67_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_67_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_67_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_67_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_67_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_67_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_67_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_67_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_67_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_67_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_D": null,
        "XIPHY_BITSLICE_TILE_67_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_67_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_67_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_67_RX_INC": null,
        "XIPHY_BITSLICE_TILE_67_RX_LD": null,
        "XIPHY_BITSLICE_TILE_67_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_67_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_67_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_67_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_67_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_67_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_67_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_67_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_67_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_67_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_67_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_67_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_67_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_67_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_67_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_D0": null,
        "XIPHY_BITSLICE_TILE_67_TX_D1": null,
        "XIPHY_BITSLICE_TILE_67_TX_D2": null,
        "XIPHY_BITSLICE_TILE_67_TX_D3": null,
        "XIPHY_BITSLICE_TILE_67_TX_D4": null,
        "XIPHY_BITSLICE_TILE_67_TX_D5": null,
        "XIPHY_BITSLICE_TILE_67_TX_D6": null,
        "XIPHY_BITSLICE_TILE_67_TX_D7": null,
        "XIPHY_BITSLICE_TILE_67_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_67_TX_INC": null,
        "XIPHY_BITSLICE_TILE_67_TX_LD": null,
        "XIPHY_BITSLICE_TILE_67_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_67_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_Q": null,
        "XIPHY_BITSLICE_TILE_67_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_T": null,
        "XIPHY_BITSLICE_TILE_67_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_67_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_67_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_67_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_72_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_72_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_72_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_72_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_72_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_72_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_72_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_72_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_72_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_72_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_72_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_72_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_72_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_72_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_72_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_72_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_D": null,
        "XIPHY_BITSLICE_TILE_72_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_72_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_72_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_72_RX_INC": null,
        "XIPHY_BITSLICE_TILE_72_RX_LD": null,
        "XIPHY_BITSLICE_TILE_72_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_72_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_72_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_72_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_72_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_72_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_72_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_72_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_72_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_72_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_72_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_72_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_72_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_72_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_72_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_D0": null,
        "XIPHY_BITSLICE_TILE_72_TX_D1": null,
        "XIPHY_BITSLICE_TILE_72_TX_D2": null,
        "XIPHY_BITSLICE_TILE_72_TX_D3": null,
        "XIPHY_BITSLICE_TILE_72_TX_D4": null,
        "XIPHY_BITSLICE_TILE_72_TX_D5": null,
        "XIPHY_BITSLICE_TILE_72_TX_D6": null,
        "XIPHY_BITSLICE_TILE_72_TX_D7": null,
        "XIPHY_BITSLICE_TILE_72_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_72_TX_INC": null,
        "XIPHY_BITSLICE_TILE_72_TX_LD": null,
        "XIPHY_BITSLICE_TILE_72_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_72_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_Q": null,
        "XIPHY_BITSLICE_TILE_72_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_T": null,
        "XIPHY_BITSLICE_TILE_72_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_72_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_72_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_72_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_77_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_77_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_77_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_77_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_77_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_77_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_77_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_77_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_77_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_77_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_77_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_77_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_77_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_77_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_77_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_77_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_D": null,
        "XIPHY_BITSLICE_TILE_77_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_77_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_77_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_77_RX_INC": null,
        "XIPHY_BITSLICE_TILE_77_RX_LD": null,
        "XIPHY_BITSLICE_TILE_77_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_77_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_77_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_77_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_77_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_77_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_77_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_77_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_77_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_77_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_77_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_77_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_77_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_77_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_77_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_D0": null,
        "XIPHY_BITSLICE_TILE_77_TX_D1": null,
        "XIPHY_BITSLICE_TILE_77_TX_D2": null,
        "XIPHY_BITSLICE_TILE_77_TX_D3": null,
        "XIPHY_BITSLICE_TILE_77_TX_D4": null,
        "XIPHY_BITSLICE_TILE_77_TX_D5": null,
        "XIPHY_BITSLICE_TILE_77_TX_D6": null,
        "XIPHY_BITSLICE_TILE_77_TX_D7": null,
        "XIPHY_BITSLICE_TILE_77_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_77_TX_INC": null,
        "XIPHY_BITSLICE_TILE_77_TX_LD": null,
        "XIPHY_BITSLICE_TILE_77_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_77_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_Q": null,
        "XIPHY_BITSLICE_TILE_77_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_T": null,
        "XIPHY_BITSLICE_TILE_77_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_77_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_77_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_77_TX_WL_TRAIN_PIN": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_IDELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_DELAY_FORMAT": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO0": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO1": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO2": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO3": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO4": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO5": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO6": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO7": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO8": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO9": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO10": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO11": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO12": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO13": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO14": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO15": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO16": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_ODELAY_FIXED_DLY_RATIO17": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_DDR_EN_DQS": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_N0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_RX_P0_DQ_OUT": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_82_BS2CTL_TX_DDR_PHASE_SEL": null,
        "XIPHY_BITSLICE_TILE_82_CLB2PHY_FIFO_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_82_CLB2PHY_FIFO_RDEN": null,
        "XIPHY_BITSLICE_TILE_82_CTL2BS_DYNAMIC_MODE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_82_CTL2BS_FIFO_BYPASS_PIN": null,
        "XIPHY_BITSLICE_TILE_82_CTL2BS_RX_RECALIBRATE_EN_PIN": null,
        "XIPHY_BITSLICE_TILE_82_CTL2BS_TX_DDR_PHASE_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_82_PHY2CLB_FIFO_EMPTY": null,
        "XIPHY_BITSLICE_TILE_82_PHY2CLB_FIFO_WRCLK": null,
        "XIPHY_BITSLICE_TILE_82_RX2TX_CASC_RETURN_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CE_IDELAY": null,
        "XIPHY_BITSLICE_TILE_82_RX_CE_IFD": null,
        "XIPHY_BITSLICE_TILE_82_RX_CLK": null,
        "XIPHY_BITSLICE_TILE_82_RX_CLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CLK_C": null,
        "XIPHY_BITSLICE_TILE_82_RX_CLK_C_B": null,
        "XIPHY_BITSLICE_TILE_82_RX_CLK_N_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CLK_P_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_82_RX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_D": null,
        "XIPHY_BITSLICE_TILE_82_RX_DATAIN1": null,
        "XIPHY_BITSLICE_TILE_82_RX_DCC0_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_DCC1_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_DCC2_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_DCC3_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_DQS_OUT": null,
        "XIPHY_BITSLICE_TILE_82_RX_D_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_82_RX_INC": null,
        "XIPHY_BITSLICE_TILE_82_RX_LD": null,
        "XIPHY_BITSLICE_TILE_82_RX_Q0": null,
        "XIPHY_BITSLICE_TILE_82_RX_Q1": null,
        "XIPHY_BITSLICE_TILE_82_RX_Q2": null,
        "XIPHY_BITSLICE_TILE_82_RX_Q3": null,
        "XIPHY_BITSLICE_TILE_82_RX_Q4": null,
        "XIPHY_BITSLICE_TILE_82_RX_Q5": null,
        "XIPHY_BITSLICE_TILE_82_RX_Q6": null,
        "XIPHY_BITSLICE_TILE_82_RX_Q7": null,
        "XIPHY_BITSLICE_TILE_82_RX_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_82_RX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_82_TX2RX_CASC_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX2RX_CASC_OUT": null,
        "XIPHY_BITSLICE_TILE_82_TX_BS_RESET_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CE_ODELAY": null,
        "XIPHY_BITSLICE_TILE_82_TX_CE_OFD": null,
        "XIPHY_BITSLICE_TILE_82_TX_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN0": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN1": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN2": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN3": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN4": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN5": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN6": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN7": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEIN8": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT0": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT1": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT2": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT3": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT4": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT5": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT6": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT7": null,
        "XIPHY_BITSLICE_TILE_82_TX_CNTVALUEOUT8": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_CE_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY0_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY1_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY2_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY3_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY4_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY5_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY6_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY7_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_DLY8_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_INC_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_CTRL_LD_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_D0": null,
        "XIPHY_BITSLICE_TILE_82_TX_D1": null,
        "XIPHY_BITSLICE_TILE_82_TX_D2": null,
        "XIPHY_BITSLICE_TILE_82_TX_D3": null,
        "XIPHY_BITSLICE_TILE_82_TX_D4": null,
        "XIPHY_BITSLICE_TILE_82_TX_D5": null,
        "XIPHY_BITSLICE_TILE_82_TX_D6": null,
        "XIPHY_BITSLICE_TILE_82_TX_D7": null,
        "XIPHY_BITSLICE_TILE_82_TX_DDR_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_DIV2_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_DIV4_CLK_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_EN_VTC": null,
        "XIPHY_BITSLICE_TILE_82_TX_INC": null,
        "XIPHY_BITSLICE_TILE_82_TX_LD": null,
        "XIPHY_BITSLICE_TILE_82_TX_MUX_360_N_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_MUX_360_P_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P0_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P1_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_MUX_720_P3_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_OCLK": null,
        "XIPHY_BITSLICE_TILE_82_TX_OCLKDIV_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_Q": null,
        "XIPHY_BITSLICE_TILE_82_TX_REGRST_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_RST_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_T": null,
        "XIPHY_BITSLICE_TILE_82_TX_TBYTE_IN_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_TOGGLE_DIV2_SEL_PIN": null,
        "XIPHY_BITSLICE_TILE_82_TX_T_OUT": null,
        "XIPHY_BITSLICE_TILE_82_TX_VTC_READY": null,
        "XIPHY_BITSLICE_TILE_82_TX_WL_TRAIN_PIN": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_LOW": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_LOW_PIN": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_UPP": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_CLK_UPP_PIN": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_LOW_SMX": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_CTRL_RST_UPP_SMX": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_DBG_CLK_STOP_FLG_OUT": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_DBG_CT_START_EN": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK0": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK1": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK2": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK3": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK4": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK5": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK6": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK7": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK8": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK9": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK10": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK11": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK12": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX0": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX1": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX2": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX3": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX4": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX5": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX6": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX7": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX8": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX9": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX10": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX11": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_FIFO_CLK_SMX12": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX0": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX1": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX2": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX3": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX4": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX5": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX6": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX7": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX8": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX9": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX10": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX11": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_IDELAY_RST_SMX12": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX0": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX1": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX2": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX3": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX4": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX5": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX6": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX7": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX8": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX9": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX10": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX11": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX12": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX0": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX1": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX2": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX3": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX4": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX5": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX6": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX7": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX8": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX9": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX10": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX11": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_RXBIT_RST_SMX12": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_CLK_DIV2": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_CLK_DIV4": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_CLK_SDR": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_EN_B": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN0": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN1": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN2": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN3": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN4": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN5": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN6": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_IN7": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_MODE_B": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_SCAN_RST_MASK_B": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_DIV2_CLK_SEL_B": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_DIV4_CLK_SEL_B": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_SDR_CLK_SEL_B": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_SPARE_B0": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_SPARE_B1": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_SPARE_B2": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TEST_SPARE_B3": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX0": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TRISTATE_ODELAY_RST_SMX1": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX0": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX1": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX2": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX3": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX4": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX5": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX6": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX7": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX8": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX9": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX10": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX11": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_RST_SMX12": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX0": null,
        "XIPHY_BYTE_TEST_20_CLB2PHY_TXBIT_TRI_RST_SMX1": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW0_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW1_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW2_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW3_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW4_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW5_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW6_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX0": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX1": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX2": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX3": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX4": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_LOW_SMX5": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP0_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP1_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP2_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP3_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP4_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP5_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP6_PIN": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX0": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX1": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX2": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX3": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX4": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX5": null,
        "XIPHY_BYTE_TEST_20_CTL2BS_REFCLK_EN_UPP_SMX6": null,
        "XIPHY_BYTE_TEST_20_CTRL_RST_LOW": null,
        "XIPHY_BYTE_TEST_20_CTRL_RST_UPP": null,
        "XIPHY_BYTE_TEST_20_DIV_CLK_OUT_LOW_PIN": null,
        "XIPHY_BYTE_TEST_20_DIV_CLK_OUT_UPP_PIN": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST0": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST1": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST2": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST3": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST4": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST5": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST6": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST7": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST8": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST9": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST10": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST11": null,
        "XIPHY_BYTE_TEST_20_IDELAY_RST12": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST0": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST1": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST2": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST3": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST4": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST5": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST6": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST7": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST8": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST9": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST10": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST11": null,
        "XIPHY_BYTE_TEST_20_ODELAY_RST12": null,
        "XIPHY_BYTE_TEST_20_PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT": null,
        "XIPHY_BYTE_TEST_20_PHY2CLB_DBG_CLK_STOP_FLG_OUT": null,
        "XIPHY_BYTE_TEST_20_PHY2CLB_DBG_CLK_STOP_OUT": null,
        "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT0": null,
        "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT1": null,
        "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT2": null,
        "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT3": null,
        "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT4": null,
        "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT5": null,
        "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT6": null,
        "XIPHY_BYTE_TEST_20_PHY2CLB_SCAN_OUT7": null,
        "XIPHY_BYTE_TEST_20_RCLK2PHY_CLKDR": null,
        "XIPHY_BYTE_TEST_20_RCLK2PHY_CLKDR_PIN": null,
        "XIPHY_BYTE_TEST_20_RCLK2PHY_SHIFTDR": null,
        "XIPHY_BYTE_TEST_20_RCLK2PHY_SHIFTDR_PIN": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST0": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST1": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST2": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST3": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST4": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST5": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST6": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST7": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST8": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST9": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST10": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST11": null,
        "XIPHY_BYTE_TEST_20_RXBIT_RST12": null,
        "XIPHY_BYTE_TEST_20_SCAN_INT_LOWER": null,
        "XIPHY_BYTE_TEST_20_SCAN_INT_UPPER": null,
        "XIPHY_BYTE_TEST_20_TRISTATE_ODELAY_RST0": null,
        "XIPHY_BYTE_TEST_20_TRISTATE_ODELAY_RST1": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST0": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST1": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST2": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST3": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST4": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST5": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST6": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST7": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST8": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST9": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST10": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST11": null,
        "XIPHY_BYTE_TEST_20_TXBIT_RST12": null,
        "XIPHY_BYTE_TEST_20_TXBIT_TRI_RST0": null,
        "XIPHY_BYTE_TEST_20_TXBIT_TRI_RST1": null,
        "XIPHY_BYTE_TEST_20_XIPHY_CLK_STOP_CTRL_LOW": null,
        "XIPHY_BYTE_TEST_20_XIPHY_CLK_STOP_CTRL_UPP": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN0_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN1_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN2_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN3_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN4_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN5_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_BS_DQS_EN6_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE0_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE1_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE2_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE3_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE4_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE5_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE6_PIN": null,
        "XIPHY_CONTROL_18_BS2CTL_RIU_TX_DATA_PHASE7_PIN": null,
        "XIPHY_CONTROL_18_BS_RESET_TRI": null,
        "XIPHY_CONTROL_18_CLB2PHY_CTRL_RST_PIN": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDCS0_0": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDCS0_1": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDCS0_2": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDCS0_3": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDCS1_0": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDCS1_1": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDCS1_2": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDCS1_3": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDEN0": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDEN1": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDEN2": null,
        "XIPHY_CONTROL_18_CLB2PHY_RDEN3": null,
        "XIPHY_CONTROL_18_CLB2PHY_T_B0": null,
        "XIPHY_CONTROL_18_CLB2PHY_T_B1": null,
        "XIPHY_CONTROL_18_CLB2PHY_T_B2": null,
        "XIPHY_CONTROL_18_CLB2PHY_T_B3": null,
        "XIPHY_CONTROL_18_CLB2PHY_WRCS0_0": null,
        "XIPHY_CONTROL_18_CLB2PHY_WRCS0_1": null,
        "XIPHY_CONTROL_18_CLB2PHY_WRCS0_2": null,
        "XIPHY_CONTROL_18_CLB2PHY_WRCS0_3": null,
        "XIPHY_CONTROL_18_CLB2PHY_WRCS1_0": null,
        "XIPHY_CONTROL_18_CLB2PHY_WRCS1_1": null,
        "XIPHY_CONTROL_18_CLB2PHY_WRCS1_2": null,
        "XIPHY_CONTROL_18_CLB2PHY_WRCS1_3": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR0": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR0_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR1": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR1_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR2": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR2_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR3": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR3_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR4": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR4_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR5": null,
        "XIPHY_CONTROL_18_CLB2RIU_ADDR5_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_NIBBLE_SEL": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA0": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA0_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA1": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA1_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA2": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA2_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA3": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA3_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA4": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA4_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA5": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA5_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA6": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA6_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA7": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA7_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA8": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA8_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA9": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA9_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA10": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA10_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA11": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA11_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA12": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA12_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA13": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA13_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA14": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA14_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA15": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_DATA15_PIN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_EN": null,
        "XIPHY_CONTROL_18_CLB2RIU_WR_EN_PIN": null,
        "XIPHY_CONTROL_18_CLK_FROM_EXT": null,
        "XIPHY_CONTROL_18_CLK_FROM_EXT_PIN": null,
        "XIPHY_CONTROL_18_CLK_STOP_PIN": null,
        "XIPHY_CONTROL_18_CLK_TO_EXT_NORTH": null,
        "XIPHY_CONTROL_18_CLK_TO_EXT_SOUTH": null,
        "XIPHY_CONTROL_18_CTRL_DLY_TEST_IN": null,
        "XIPHY_CONTROL_18_CTRL_DLY_TEST_OUT": null,
        "XIPHY_CONTROL_18_DDR_CLK_OUT0": null,
        "XIPHY_CONTROL_18_DDR_CLK_OUT1": null,
        "XIPHY_CONTROL_18_DDR_CLK_OUT2": null,
        "XIPHY_CONTROL_18_DDR_CLK_OUT3": null,
        "XIPHY_CONTROL_18_DDR_CLK_OUT4": null,
        "XIPHY_CONTROL_18_DDR_CLK_OUT5": null,
        "XIPHY_CONTROL_18_DDR_CLK_OUT6": null,
        "XIPHY_CONTROL_18_DDR_CLK_OUT7": null,
        "XIPHY_CONTROL_18_DIV2_CLK_OUT0": null,
        "XIPHY_CONTROL_18_DIV2_CLK_OUT1": null,
        "XIPHY_CONTROL_18_DIV2_CLK_OUT2": null,
        "XIPHY_CONTROL_18_DIV2_CLK_OUT3": null,
        "XIPHY_CONTROL_18_DIV2_CLK_OUT4": null,
        "XIPHY_CONTROL_18_DIV2_CLK_OUT5": null,
        "XIPHY_CONTROL_18_DIV2_CLK_OUT6": null,
        "XIPHY_CONTROL_18_DIV2_CLK_OUT7": null,
        "XIPHY_CONTROL_18_DIV_CLK_OUT0": null,
        "XIPHY_CONTROL_18_DIV_CLK_OUT1": null,
        "XIPHY_CONTROL_18_DIV_CLK_OUT2": null,
        "XIPHY_CONTROL_18_DIV_CLK_OUT3": null,
        "XIPHY_CONTROL_18_DIV_CLK_OUT4": null,
        "XIPHY_CONTROL_18_DIV_CLK_OUT5": null,
        "XIPHY_CONTROL_18_DIV_CLK_OUT6": null,
        "XIPHY_CONTROL_18_DIV_CLK_OUT7": null,
        "XIPHY_CONTROL_18_DQS_IN0_PIN": null,
        "XIPHY_CONTROL_18_DQS_IN1_PIN": null,
        "XIPHY_CONTROL_18_DQS_IN2_PIN": null,
        "XIPHY_CONTROL_18_DQS_IN3_PIN": null,
        "XIPHY_CONTROL_18_DQS_IN4_PIN": null,
        "XIPHY_CONTROL_18_DQS_IN5_PIN": null,
        "XIPHY_CONTROL_18_DQS_IN6_PIN": null,
        "XIPHY_CONTROL_18_DYNAMIC_MODE_EN0": null,
        "XIPHY_CONTROL_18_DYNAMIC_MODE_EN1": null,
        "XIPHY_CONTROL_18_DYNAMIC_MODE_EN2": null,
        "XIPHY_CONTROL_18_DYNAMIC_MODE_EN3": null,
        "XIPHY_CONTROL_18_DYNAMIC_MODE_EN4": null,
        "XIPHY_CONTROL_18_DYNAMIC_MODE_EN5": null,
        "XIPHY_CONTROL_18_DYNAMIC_MODE_EN6": null,
        "XIPHY_CONTROL_18_DYNAMIC_MODE_EN7": null,
        "XIPHY_CONTROL_18_DYN_DCI_OUT0": null,
        "XIPHY_CONTROL_18_DYN_DCI_OUT1": null,
        "XIPHY_CONTROL_18_DYN_DCI_OUT2": null,
        "XIPHY_CONTROL_18_DYN_DCI_OUT3": null,
        "XIPHY_CONTROL_18_DYN_DCI_OUT4": null,
        "XIPHY_CONTROL_18_DYN_DCI_OUT5": null,
        "XIPHY_CONTROL_18_DYN_DCI_OUT6": null,
        "XIPHY_CONTROL_18_EN_DIV_DLY_OE0": null,
        "XIPHY_CONTROL_18_EN_DIV_DLY_OE1": null,
        "XIPHY_CONTROL_18_EN_DIV_DLY_OE2": null,
        "XIPHY_CONTROL_18_EN_DIV_DLY_OE3": null,
        "XIPHY_CONTROL_18_EN_DIV_DLY_OE4": null,
        "XIPHY_CONTROL_18_EN_DIV_DLY_OE5": null,
        "XIPHY_CONTROL_18_EN_DIV_DLY_OE6": null,
        "XIPHY_CONTROL_18_EN_DIV_DLY_OE7": null,
        "XIPHY_CONTROL_18_EN_VTC": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY00_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY01_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY02_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY03_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY04_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY05_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_IDELAY06_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY00_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY01_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY02_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY03_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY04_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY05_17_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_0_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_1_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_2_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_3_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_4_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_5_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_6_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_7_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_8_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_9_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_10_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_11_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_12_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_13_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_14_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_15_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_16_PIN": null,
        "XIPHY_CONTROL_18_FIXDLYRATIO_ODELAY06_17_PIN": null,
        "XIPHY_CONTROL_18_FIXED_IDELAY00_PIN": null,
        "XIPHY_CONTROL_18_FIXED_IDELAY01_PIN": null,
        "XIPHY_CONTROL_18_FIXED_IDELAY02_PIN": null,
        "XIPHY_CONTROL_18_FIXED_IDELAY03_PIN": null,
        "XIPHY_CONTROL_18_FIXED_IDELAY04_PIN": null,
        "XIPHY_CONTROL_18_FIXED_IDELAY05_PIN": null,
        "XIPHY_CONTROL_18_FIXED_IDELAY06_PIN": null,
        "XIPHY_CONTROL_18_FIXED_ODELAY00_PIN": null,
        "XIPHY_CONTROL_18_FIXED_ODELAY01_PIN": null,
        "XIPHY_CONTROL_18_FIXED_ODELAY02_PIN": null,
        "XIPHY_CONTROL_18_FIXED_ODELAY03_PIN": null,
        "XIPHY_CONTROL_18_FIXED_ODELAY04_PIN": null,
        "XIPHY_CONTROL_18_FIXED_ODELAY05_PIN": null,
        "XIPHY_CONTROL_18_FIXED_ODELAY06_PIN": null,
        "XIPHY_CONTROL_18_FORCE_OE_B": null,
        "XIPHY_CONTROL_18_IDELAY00_IN0_PIN": null,
        "XIPHY_CONTROL_18_IDELAY00_IN1_PIN": null,
        "XIPHY_CONTROL_18_IDELAY00_IN2_PIN": null,
        "XIPHY_CONTROL_18_IDELAY00_IN3_PIN": null,
        "XIPHY_CONTROL_18_IDELAY00_IN4_PIN": null,
        "XIPHY_CONTROL_18_IDELAY00_IN5_PIN": null,
        "XIPHY_CONTROL_18_IDELAY00_IN6_PIN": null,
        "XIPHY_CONTROL_18_IDELAY00_IN7_PIN": null,
        "XIPHY_CONTROL_18_IDELAY00_IN8_PIN": null,
        "XIPHY_CONTROL_18_IDELAY00_OUT0": null,
        "XIPHY_CONTROL_18_IDELAY00_OUT1": null,
        "XIPHY_CONTROL_18_IDELAY00_OUT2": null,
        "XIPHY_CONTROL_18_IDELAY00_OUT3": null,
        "XIPHY_CONTROL_18_IDELAY00_OUT4": null,
        "XIPHY_CONTROL_18_IDELAY00_OUT5": null,
        "XIPHY_CONTROL_18_IDELAY00_OUT6": null,
        "XIPHY_CONTROL_18_IDELAY00_OUT7": null,
        "XIPHY_CONTROL_18_IDELAY00_OUT8": null,
        "XIPHY_CONTROL_18_IDELAY01_IN0_PIN": null,
        "XIPHY_CONTROL_18_IDELAY01_IN1_PIN": null,
        "XIPHY_CONTROL_18_IDELAY01_IN2_PIN": null,
        "XIPHY_CONTROL_18_IDELAY01_IN3_PIN": null,
        "XIPHY_CONTROL_18_IDELAY01_IN4_PIN": null,
        "XIPHY_CONTROL_18_IDELAY01_IN5_PIN": null,
        "XIPHY_CONTROL_18_IDELAY01_IN6_PIN": null,
        "XIPHY_CONTROL_18_IDELAY01_IN7_PIN": null,
        "XIPHY_CONTROL_18_IDELAY01_IN8_PIN": null,
        "XIPHY_CONTROL_18_IDELAY01_OUT0": null,
        "XIPHY_CONTROL_18_IDELAY01_OUT1": null,
        "XIPHY_CONTROL_18_IDELAY01_OUT2": null,
        "XIPHY_CONTROL_18_IDELAY01_OUT3": null,
        "XIPHY_CONTROL_18_IDELAY01_OUT4": null,
        "XIPHY_CONTROL_18_IDELAY01_OUT5": null,
        "XIPHY_CONTROL_18_IDELAY01_OUT6": null,
        "XIPHY_CONTROL_18_IDELAY01_OUT7": null,
        "XIPHY_CONTROL_18_IDELAY01_OUT8": null,
        "XIPHY_CONTROL_18_IDELAY02_IN0_PIN": null,
        "XIPHY_CONTROL_18_IDELAY02_IN1_PIN": null,
        "XIPHY_CONTROL_18_IDELAY02_IN2_PIN": null,
        "XIPHY_CONTROL_18_IDELAY02_IN3_PIN": null,
        "XIPHY_CONTROL_18_IDELAY02_IN4_PIN": null,
        "XIPHY_CONTROL_18_IDELAY02_IN5_PIN": null,
        "XIPHY_CONTROL_18_IDELAY02_IN6_PIN": null,
        "XIPHY_CONTROL_18_IDELAY02_IN7_PIN": null,
        "XIPHY_CONTROL_18_IDELAY02_IN8_PIN": null,
        "XIPHY_CONTROL_18_IDELAY02_OUT0": null,
        "XIPHY_CONTROL_18_IDELAY02_OUT1": null,
        "XIPHY_CONTROL_18_IDELAY02_OUT2": null,
        "XIPHY_CONTROL_18_IDELAY02_OUT3": null,
        "XIPHY_CONTROL_18_IDELAY02_OUT4": null,
        "XIPHY_CONTROL_18_IDELAY02_OUT5": null,
        "XIPHY_CONTROL_18_IDELAY02_OUT6": null,
        "XIPHY_CONTROL_18_IDELAY02_OUT7": null,
        "XIPHY_CONTROL_18_IDELAY02_OUT8": null,
        "XIPHY_CONTROL_18_IDELAY03_IN0_PIN": null,
        "XIPHY_CONTROL_18_IDELAY03_IN1_PIN": null,
        "XIPHY_CONTROL_18_IDELAY03_IN2_PIN": null,
        "XIPHY_CONTROL_18_IDELAY03_IN3_PIN": null,
        "XIPHY_CONTROL_18_IDELAY03_IN4_PIN": null,
        "XIPHY_CONTROL_18_IDELAY03_IN5_PIN": null,
        "XIPHY_CONTROL_18_IDELAY03_IN6_PIN": null,
        "XIPHY_CONTROL_18_IDELAY03_IN7_PIN": null,
        "XIPHY_CONTROL_18_IDELAY03_IN8_PIN": null,
        "XIPHY_CONTROL_18_IDELAY03_OUT0": null,
        "XIPHY_CONTROL_18_IDELAY03_OUT1": null,
        "XIPHY_CONTROL_18_IDELAY03_OUT2": null,
        "XIPHY_CONTROL_18_IDELAY03_OUT3": null,
        "XIPHY_CONTROL_18_IDELAY03_OUT4": null,
        "XIPHY_CONTROL_18_IDELAY03_OUT5": null,
        "XIPHY_CONTROL_18_IDELAY03_OUT6": null,
        "XIPHY_CONTROL_18_IDELAY03_OUT7": null,
        "XIPHY_CONTROL_18_IDELAY03_OUT8": null,
        "XIPHY_CONTROL_18_IDELAY04_IN0_PIN": null,
        "XIPHY_CONTROL_18_IDELAY04_IN1_PIN": null,
        "XIPHY_CONTROL_18_IDELAY04_IN2_PIN": null,
        "XIPHY_CONTROL_18_IDELAY04_IN3_PIN": null,
        "XIPHY_CONTROL_18_IDELAY04_IN4_PIN": null,
        "XIPHY_CONTROL_18_IDELAY04_IN5_PIN": null,
        "XIPHY_CONTROL_18_IDELAY04_IN6_PIN": null,
        "XIPHY_CONTROL_18_IDELAY04_IN7_PIN": null,
        "XIPHY_CONTROL_18_IDELAY04_IN8_PIN": null,
        "XIPHY_CONTROL_18_IDELAY04_OUT0": null,
        "XIPHY_CONTROL_18_IDELAY04_OUT1": null,
        "XIPHY_CONTROL_18_IDELAY04_OUT2": null,
        "XIPHY_CONTROL_18_IDELAY04_OUT3": null,
        "XIPHY_CONTROL_18_IDELAY04_OUT4": null,
        "XIPHY_CONTROL_18_IDELAY04_OUT5": null,
        "XIPHY_CONTROL_18_IDELAY04_OUT6": null,
        "XIPHY_CONTROL_18_IDELAY04_OUT7": null,
        "XIPHY_CONTROL_18_IDELAY04_OUT8": null,
        "XIPHY_CONTROL_18_IDELAY05_IN0_PIN": null,
        "XIPHY_CONTROL_18_IDELAY05_IN1_PIN": null,
        "XIPHY_CONTROL_18_IDELAY05_IN2_PIN": null,
        "XIPHY_CONTROL_18_IDELAY05_IN3_PIN": null,
        "XIPHY_CONTROL_18_IDELAY05_IN4_PIN": null,
        "XIPHY_CONTROL_18_IDELAY05_IN5_PIN": null,
        "XIPHY_CONTROL_18_IDELAY05_IN6_PIN": null,
        "XIPHY_CONTROL_18_IDELAY05_IN7_PIN": null,
        "XIPHY_CONTROL_18_IDELAY05_IN8_PIN": null,
        "XIPHY_CONTROL_18_IDELAY05_OUT0": null,
        "XIPHY_CONTROL_18_IDELAY05_OUT1": null,
        "XIPHY_CONTROL_18_IDELAY05_OUT2": null,
        "XIPHY_CONTROL_18_IDELAY05_OUT3": null,
        "XIPHY_CONTROL_18_IDELAY05_OUT4": null,
        "XIPHY_CONTROL_18_IDELAY05_OUT5": null,
        "XIPHY_CONTROL_18_IDELAY05_OUT6": null,
        "XIPHY_CONTROL_18_IDELAY05_OUT7": null,
        "XIPHY_CONTROL_18_IDELAY05_OUT8": null,
        "XIPHY_CONTROL_18_IDELAY06_IN0_PIN": null,
        "XIPHY_CONTROL_18_IDELAY06_IN1_PIN": null,
        "XIPHY_CONTROL_18_IDELAY06_IN2_PIN": null,
        "XIPHY_CONTROL_18_IDELAY06_IN3_PIN": null,
        "XIPHY_CONTROL_18_IDELAY06_IN4_PIN": null,
        "XIPHY_CONTROL_18_IDELAY06_IN5_PIN": null,
        "XIPHY_CONTROL_18_IDELAY06_IN6_PIN": null,
        "XIPHY_CONTROL_18_IDELAY06_IN7_PIN": null,
        "XIPHY_CONTROL_18_IDELAY06_IN8_PIN": null,
        "XIPHY_CONTROL_18_IDELAY06_OUT0": null,
        "XIPHY_CONTROL_18_IDELAY06_OUT1": null,
        "XIPHY_CONTROL_18_IDELAY06_OUT2": null,
        "XIPHY_CONTROL_18_IDELAY06_OUT3": null,
        "XIPHY_CONTROL_18_IDELAY06_OUT4": null,
        "XIPHY_CONTROL_18_IDELAY06_OUT5": null,
        "XIPHY_CONTROL_18_IDELAY06_OUT6": null,
        "XIPHY_CONTROL_18_IDELAY06_OUT7": null,
        "XIPHY_CONTROL_18_IDELAY06_OUT8": null,
        "XIPHY_CONTROL_18_IDELAY_CE_OUT0": null,
        "XIPHY_CONTROL_18_IDELAY_CE_OUT1": null,
        "XIPHY_CONTROL_18_IDELAY_CE_OUT2": null,
        "XIPHY_CONTROL_18_IDELAY_CE_OUT3": null,
        "XIPHY_CONTROL_18_IDELAY_CE_OUT4": null,
        "XIPHY_CONTROL_18_IDELAY_CE_OUT5": null,
        "XIPHY_CONTROL_18_IDELAY_CE_OUT6": null,
        "XIPHY_CONTROL_18_IDELAY_CTRL_CLK0": null,
        "XIPHY_CONTROL_18_IDELAY_CTRL_CLK1": null,
        "XIPHY_CONTROL_18_IDELAY_CTRL_CLK2": null,
        "XIPHY_CONTROL_18_IDELAY_CTRL_CLK3": null,
        "XIPHY_CONTROL_18_IDELAY_CTRL_CLK4": null,
        "XIPHY_CONTROL_18_IDELAY_CTRL_CLK5": null,
        "XIPHY_CONTROL_18_IDELAY_CTRL_CLK6": null,
        "XIPHY_CONTROL_18_IDELAY_INC_OUT0": null,
        "XIPHY_CONTROL_18_IDELAY_INC_OUT1": null,
        "XIPHY_CONTROL_18_IDELAY_INC_OUT2": null,
        "XIPHY_CONTROL_18_IDELAY_INC_OUT3": null,
        "XIPHY_CONTROL_18_IDELAY_INC_OUT4": null,
        "XIPHY_CONTROL_18_IDELAY_INC_OUT5": null,
        "XIPHY_CONTROL_18_IDELAY_INC_OUT6": null,
        "XIPHY_CONTROL_18_IDELAY_LD_OUT0": null,
        "XIPHY_CONTROL_18_IDELAY_LD_OUT1": null,
        "XIPHY_CONTROL_18_IDELAY_LD_OUT2": null,
        "XIPHY_CONTROL_18_IDELAY_LD_OUT3": null,
        "XIPHY_CONTROL_18_IDELAY_LD_OUT4": null,
        "XIPHY_CONTROL_18_IDELAY_LD_OUT5": null,
        "XIPHY_CONTROL_18_IDELAY_LD_OUT6": null,
        "XIPHY_CONTROL_18_IFIFO_BYPASS0": null,
        "XIPHY_CONTROL_18_IFIFO_BYPASS1": null,
        "XIPHY_CONTROL_18_IFIFO_BYPASS2": null,
        "XIPHY_CONTROL_18_IFIFO_BYPASS3": null,
        "XIPHY_CONTROL_18_IFIFO_BYPASS4": null,
        "XIPHY_CONTROL_18_IFIFO_BYPASS5": null,
        "XIPHY_CONTROL_18_IFIFO_BYPASS6": null,
        "XIPHY_CONTROL_18_LOCAL_DIV_CLK": null,
        "XIPHY_CONTROL_18_MASTER_PD_OUT": null,
        "XIPHY_CONTROL_18_NDQS_GT_IN_PIN": null,
        "XIPHY_CONTROL_18_NDQS_GT_OUT": null,
        "XIPHY_CONTROL_18_NDQS_OUT0": null,
        "XIPHY_CONTROL_18_NDQS_OUT1": null,
        "XIPHY_CONTROL_18_NDQS_OUT2": null,
        "XIPHY_CONTROL_18_NDQS_OUT3": null,
        "XIPHY_CONTROL_18_NDQS_OUT4": null,
        "XIPHY_CONTROL_18_NDQS_OUT5": null,
        "XIPHY_CONTROL_18_NDQS_OUT6": null,
        "XIPHY_CONTROL_18_ODELAY00_IN0_PIN": null,
        "XIPHY_CONTROL_18_ODELAY00_IN1_PIN": null,
        "XIPHY_CONTROL_18_ODELAY00_IN2_PIN": null,
        "XIPHY_CONTROL_18_ODELAY00_IN3_PIN": null,
        "XIPHY_CONTROL_18_ODELAY00_IN4_PIN": null,
        "XIPHY_CONTROL_18_ODELAY00_IN5_PIN": null,
        "XIPHY_CONTROL_18_ODELAY00_IN6_PIN": null,
        "XIPHY_CONTROL_18_ODELAY00_IN7_PIN": null,
        "XIPHY_CONTROL_18_ODELAY00_IN8_PIN": null,
        "XIPHY_CONTROL_18_ODELAY00_OUT0": null,
        "XIPHY_CONTROL_18_ODELAY00_OUT1": null,
        "XIPHY_CONTROL_18_ODELAY00_OUT2": null,
        "XIPHY_CONTROL_18_ODELAY00_OUT3": null,
        "XIPHY_CONTROL_18_ODELAY00_OUT4": null,
        "XIPHY_CONTROL_18_ODELAY00_OUT5": null,
        "XIPHY_CONTROL_18_ODELAY00_OUT6": null,
        "XIPHY_CONTROL_18_ODELAY00_OUT7": null,
        "XIPHY_CONTROL_18_ODELAY00_OUT8": null,
        "XIPHY_CONTROL_18_ODELAY01_IN0_PIN": null,
        "XIPHY_CONTROL_18_ODELAY01_IN1_PIN": null,
        "XIPHY_CONTROL_18_ODELAY01_IN2_PIN": null,
        "XIPHY_CONTROL_18_ODELAY01_IN3_PIN": null,
        "XIPHY_CONTROL_18_ODELAY01_IN4_PIN": null,
        "XIPHY_CONTROL_18_ODELAY01_IN5_PIN": null,
        "XIPHY_CONTROL_18_ODELAY01_IN6_PIN": null,
        "XIPHY_CONTROL_18_ODELAY01_IN7_PIN": null,
        "XIPHY_CONTROL_18_ODELAY01_IN8_PIN": null,
        "XIPHY_CONTROL_18_ODELAY01_OUT0": null,
        "XIPHY_CONTROL_18_ODELAY01_OUT1": null,
        "XIPHY_CONTROL_18_ODELAY01_OUT2": null,
        "XIPHY_CONTROL_18_ODELAY01_OUT3": null,
        "XIPHY_CONTROL_18_ODELAY01_OUT4": null,
        "XIPHY_CONTROL_18_ODELAY01_OUT5": null,
        "XIPHY_CONTROL_18_ODELAY01_OUT6": null,
        "XIPHY_CONTROL_18_ODELAY01_OUT7": null,
        "XIPHY_CONTROL_18_ODELAY01_OUT8": null,
        "XIPHY_CONTROL_18_ODELAY02_IN0_PIN": null,
        "XIPHY_CONTROL_18_ODELAY02_IN1_PIN": null,
        "XIPHY_CONTROL_18_ODELAY02_IN2_PIN": null,
        "XIPHY_CONTROL_18_ODELAY02_IN3_PIN": null,
        "XIPHY_CONTROL_18_ODELAY02_IN4_PIN": null,
        "XIPHY_CONTROL_18_ODELAY02_IN5_PIN": null,
        "XIPHY_CONTROL_18_ODELAY02_IN6_PIN": null,
        "XIPHY_CONTROL_18_ODELAY02_IN7_PIN": null,
        "XIPHY_CONTROL_18_ODELAY02_IN8_PIN": null,
        "XIPHY_CONTROL_18_ODELAY02_OUT0": null,
        "XIPHY_CONTROL_18_ODELAY02_OUT1": null,
        "XIPHY_CONTROL_18_ODELAY02_OUT2": null,
        "XIPHY_CONTROL_18_ODELAY02_OUT3": null,
        "XIPHY_CONTROL_18_ODELAY02_OUT4": null,
        "XIPHY_CONTROL_18_ODELAY02_OUT5": null,
        "XIPHY_CONTROL_18_ODELAY02_OUT6": null,
        "XIPHY_CONTROL_18_ODELAY02_OUT7": null,
        "XIPHY_CONTROL_18_ODELAY02_OUT8": null,
        "XIPHY_CONTROL_18_ODELAY03_IN0_PIN": null,
        "XIPHY_CONTROL_18_ODELAY03_IN1_PIN": null,
        "XIPHY_CONTROL_18_ODELAY03_IN2_PIN": null,
        "XIPHY_CONTROL_18_ODELAY03_IN3_PIN": null,
        "XIPHY_CONTROL_18_ODELAY03_IN4_PIN": null,
        "XIPHY_CONTROL_18_ODELAY03_IN5_PIN": null,
        "XIPHY_CONTROL_18_ODELAY03_IN6_PIN": null,
        "XIPHY_CONTROL_18_ODELAY03_IN7_PIN": null,
        "XIPHY_CONTROL_18_ODELAY03_IN8_PIN": null,
        "XIPHY_CONTROL_18_ODELAY03_OUT0": null,
        "XIPHY_CONTROL_18_ODELAY03_OUT1": null,
        "XIPHY_CONTROL_18_ODELAY03_OUT2": null,
        "XIPHY_CONTROL_18_ODELAY03_OUT3": null,
        "XIPHY_CONTROL_18_ODELAY03_OUT4": null,
        "XIPHY_CONTROL_18_ODELAY03_OUT5": null,
        "XIPHY_CONTROL_18_ODELAY03_OUT6": null,
        "XIPHY_CONTROL_18_ODELAY03_OUT7": null,
        "XIPHY_CONTROL_18_ODELAY03_OUT8": null,
        "XIPHY_CONTROL_18_ODELAY04_IN0_PIN": null,
        "XIPHY_CONTROL_18_ODELAY04_IN1_PIN": null,
        "XIPHY_CONTROL_18_ODELAY04_IN2_PIN": null,
        "XIPHY_CONTROL_18_ODELAY04_IN3_PIN": null,
        "XIPHY_CONTROL_18_ODELAY04_IN4_PIN": null,
        "XIPHY_CONTROL_18_ODELAY04_IN5_PIN": null,
        "XIPHY_CONTROL_18_ODELAY04_IN6_PIN": null,
        "XIPHY_CONTROL_18_ODELAY04_IN7_PIN": null,
        "XIPHY_CONTROL_18_ODELAY04_IN8_PIN": null,
        "XIPHY_CONTROL_18_ODELAY04_OUT0": null,
        "XIPHY_CONTROL_18_ODELAY04_OUT1": null,
        "XIPHY_CONTROL_18_ODELAY04_OUT2": null,
        "XIPHY_CONTROL_18_ODELAY04_OUT3": null,
        "XIPHY_CONTROL_18_ODELAY04_OUT4": null,
        "XIPHY_CONTROL_18_ODELAY04_OUT5": null,
        "XIPHY_CONTROL_18_ODELAY04_OUT6": null,
        "XIPHY_CONTROL_18_ODELAY04_OUT7": null,
        "XIPHY_CONTROL_18_ODELAY04_OUT8": null,
        "XIPHY_CONTROL_18_ODELAY05_IN0_PIN": null,
        "XIPHY_CONTROL_18_ODELAY05_IN1_PIN": null,
        "XIPHY_CONTROL_18_ODELAY05_IN2_PIN": null,
        "XIPHY_CONTROL_18_ODELAY05_IN3_PIN": null,
        "XIPHY_CONTROL_18_ODELAY05_IN4_PIN": null,
        "XIPHY_CONTROL_18_ODELAY05_IN5_PIN": null,
        "XIPHY_CONTROL_18_ODELAY05_IN6_PIN": null,
        "XIPHY_CONTROL_18_ODELAY05_IN7_PIN": null,
        "XIPHY_CONTROL_18_ODELAY05_IN8_PIN": null,
        "XIPHY_CONTROL_18_ODELAY05_OUT0": null,
        "XIPHY_CONTROL_18_ODELAY05_OUT1": null,
        "XIPHY_CONTROL_18_ODELAY05_OUT2": null,
        "XIPHY_CONTROL_18_ODELAY05_OUT3": null,
        "XIPHY_CONTROL_18_ODELAY05_OUT4": null,
        "XIPHY_CONTROL_18_ODELAY05_OUT5": null,
        "XIPHY_CONTROL_18_ODELAY05_OUT6": null,
        "XIPHY_CONTROL_18_ODELAY05_OUT7": null,
        "XIPHY_CONTROL_18_ODELAY05_OUT8": null,
        "XIPHY_CONTROL_18_ODELAY06_IN0_PIN": null,
        "XIPHY_CONTROL_18_ODELAY06_IN1_PIN": null,
        "XIPHY_CONTROL_18_ODELAY06_IN2_PIN": null,
        "XIPHY_CONTROL_18_ODELAY06_IN3_PIN": null,
        "XIPHY_CONTROL_18_ODELAY06_IN4_PIN": null,
        "XIPHY_CONTROL_18_ODELAY06_IN5_PIN": null,
        "XIPHY_CONTROL_18_ODELAY06_IN6_PIN": null,
        "XIPHY_CONTROL_18_ODELAY06_IN7_PIN": null,
        "XIPHY_CONTROL_18_ODELAY06_IN8_PIN": null,
        "XIPHY_CONTROL_18_ODELAY06_OUT0": null,
        "XIPHY_CONTROL_18_ODELAY06_OUT1": null,
        "XIPHY_CONTROL_18_ODELAY06_OUT2": null,
        "XIPHY_CONTROL_18_ODELAY06_OUT3": null,
        "XIPHY_CONTROL_18_ODELAY06_OUT4": null,
        "XIPHY_CONTROL_18_ODELAY06_OUT5": null,
        "XIPHY_CONTROL_18_ODELAY06_OUT6": null,
        "XIPHY_CONTROL_18_ODELAY06_OUT7": null,
        "XIPHY_CONTROL_18_ODELAY06_OUT8": null,
        "XIPHY_CONTROL_18_ODELAY_CE_OUT0": null,
        "XIPHY_CONTROL_18_ODELAY_CE_OUT1": null,
        "XIPHY_CONTROL_18_ODELAY_CE_OUT2": null,
        "XIPHY_CONTROL_18_ODELAY_CE_OUT3": null,
        "XIPHY_CONTROL_18_ODELAY_CE_OUT4": null,
        "XIPHY_CONTROL_18_ODELAY_CE_OUT5": null,
        "XIPHY_CONTROL_18_ODELAY_CE_OUT6": null,
        "XIPHY_CONTROL_18_ODELAY_CTRL_CLK0": null,
        "XIPHY_CONTROL_18_ODELAY_CTRL_CLK1": null,
        "XIPHY_CONTROL_18_ODELAY_CTRL_CLK2": null,
        "XIPHY_CONTROL_18_ODELAY_CTRL_CLK3": null,
        "XIPHY_CONTROL_18_ODELAY_CTRL_CLK4": null,
        "XIPHY_CONTROL_18_ODELAY_CTRL_CLK5": null,
        "XIPHY_CONTROL_18_ODELAY_CTRL_CLK6": null,
        "XIPHY_CONTROL_18_ODELAY_CTRL_CLK7": null,
        "XIPHY_CONTROL_18_ODELAY_INC_OUT0": null,
        "XIPHY_CONTROL_18_ODELAY_INC_OUT1": null,
        "XIPHY_CONTROL_18_ODELAY_INC_OUT2": null,
        "XIPHY_CONTROL_18_ODELAY_INC_OUT3": null,
        "XIPHY_CONTROL_18_ODELAY_INC_OUT4": null,
        "XIPHY_CONTROL_18_ODELAY_INC_OUT5": null,
        "XIPHY_CONTROL_18_ODELAY_INC_OUT6": null,
        "XIPHY_CONTROL_18_ODELAY_LD_OUT0": null,
        "XIPHY_CONTROL_18_ODELAY_LD_OUT1": null,
        "XIPHY_CONTROL_18_ODELAY_LD_OUT2": null,
        "XIPHY_CONTROL_18_ODELAY_LD_OUT3": null,
        "XIPHY_CONTROL_18_ODELAY_LD_OUT4": null,
        "XIPHY_CONTROL_18_ODELAY_LD_OUT5": null,
        "XIPHY_CONTROL_18_ODELAY_LD_OUT6": null,
        "XIPHY_CONTROL_18_PDQS_GT_IN_PIN": null,
        "XIPHY_CONTROL_18_PDQS_GT_OUT": null,
        "XIPHY_CONTROL_18_PDQS_OUT0": null,
        "XIPHY_CONTROL_18_PDQS_OUT1": null,
        "XIPHY_CONTROL_18_PDQS_OUT2": null,
        "XIPHY_CONTROL_18_PDQS_OUT3": null,
        "XIPHY_CONTROL_18_PDQS_OUT4": null,
        "XIPHY_CONTROL_18_PDQS_OUT5": null,
        "XIPHY_CONTROL_18_PDQS_OUT6": null,
        "XIPHY_CONTROL_18_PH0_DIV_720_0": null,
        "XIPHY_CONTROL_18_PH0_DIV_720_1": null,
        "XIPHY_CONTROL_18_PH0_DIV_720_2": null,
        "XIPHY_CONTROL_18_PH0_DIV_720_3": null,
        "XIPHY_CONTROL_18_PH0_DIV_720_4": null,
        "XIPHY_CONTROL_18_PH0_DIV_720_5": null,
        "XIPHY_CONTROL_18_PH0_DIV_720_6": null,
        "XIPHY_CONTROL_18_PH0_DIV_720_7": null,
        "XIPHY_CONTROL_18_PH1_DIV_720_0": null,
        "XIPHY_CONTROL_18_PH1_DIV_720_1": null,
        "XIPHY_CONTROL_18_PH1_DIV_720_2": null,
        "XIPHY_CONTROL_18_PH1_DIV_720_3": null,
        "XIPHY_CONTROL_18_PH1_DIV_720_4": null,
        "XIPHY_CONTROL_18_PH1_DIV_720_5": null,
        "XIPHY_CONTROL_18_PH1_DIV_720_6": null,
        "XIPHY_CONTROL_18_PH1_DIV_720_7": null,
        "XIPHY_CONTROL_18_PH02_DIV2_360_0": null,
        "XIPHY_CONTROL_18_PH02_DIV2_360_1": null,
        "XIPHY_CONTROL_18_PH02_DIV2_360_2": null,
        "XIPHY_CONTROL_18_PH02_DIV2_360_3": null,
        "XIPHY_CONTROL_18_PH02_DIV2_360_4": null,
        "XIPHY_CONTROL_18_PH02_DIV2_360_5": null,
        "XIPHY_CONTROL_18_PH02_DIV2_360_6": null,
        "XIPHY_CONTROL_18_PH02_DIV2_360_7": null,
        "XIPHY_CONTROL_18_PH2_DIV_720_0": null,
        "XIPHY_CONTROL_18_PH2_DIV_720_1": null,
        "XIPHY_CONTROL_18_PH2_DIV_720_2": null,
        "XIPHY_CONTROL_18_PH2_DIV_720_3": null,
        "XIPHY_CONTROL_18_PH2_DIV_720_4": null,
        "XIPHY_CONTROL_18_PH2_DIV_720_5": null,
        "XIPHY_CONTROL_18_PH2_DIV_720_6": null,
        "XIPHY_CONTROL_18_PH2_DIV_720_7": null,
        "XIPHY_CONTROL_18_PH3_DIV_720_0": null,
        "XIPHY_CONTROL_18_PH3_DIV_720_1": null,
        "XIPHY_CONTROL_18_PH3_DIV_720_2": null,
        "XIPHY_CONTROL_18_PH3_DIV_720_3": null,
        "XIPHY_CONTROL_18_PH3_DIV_720_4": null,
        "XIPHY_CONTROL_18_PH3_DIV_720_5": null,
        "XIPHY_CONTROL_18_PH3_DIV_720_6": null,
        "XIPHY_CONTROL_18_PH3_DIV_720_7": null,
        "XIPHY_CONTROL_18_PH13_DIV2_360_0": null,
        "XIPHY_CONTROL_18_PH13_DIV2_360_1": null,
        "XIPHY_CONTROL_18_PH13_DIV2_360_2": null,
        "XIPHY_CONTROL_18_PH13_DIV2_360_3": null,
        "XIPHY_CONTROL_18_PH13_DIV2_360_4": null,
        "XIPHY_CONTROL_18_PH13_DIV2_360_5": null,
        "XIPHY_CONTROL_18_PH13_DIV2_360_6": null,
        "XIPHY_CONTROL_18_PH13_DIV2_360_7": null,
        "XIPHY_CONTROL_18_PHY2CLB_FIXDLY_RDY": null,
        "XIPHY_CONTROL_18_PHY2CLB_PHY_RDY": null,
        "XIPHY_CONTROL_18_PLL_CLK_EN": null,
        "XIPHY_CONTROL_18_PLL_CLK_PIN": null,
        "XIPHY_CONTROL_18_REFCLK": null,
        "XIPHY_CONTROL_18_REFCLK_DFD": null,
        "XIPHY_CONTROL_18_REFCLK_EN0": null,
        "XIPHY_CONTROL_18_REFCLK_EN1": null,
        "XIPHY_CONTROL_18_REFCLK_EN2": null,
        "XIPHY_CONTROL_18_REFCLK_EN3": null,
        "XIPHY_CONTROL_18_REFCLK_EN4": null,
        "XIPHY_CONTROL_18_REFCLK_EN5": null,
        "XIPHY_CONTROL_18_REFCLK_EN6": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA0": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA1": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA2": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA3": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA4": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA5": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA6": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA7": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA8": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA9": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA10": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA11": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA12": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA13": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA14": null,
        "XIPHY_CONTROL_18_RIU2CLB_RD_DATA15": null,
        "XIPHY_CONTROL_18_RIU2CLB_VALID": null,
        "XIPHY_CONTROL_18_RIU_CLK_PIN": null,
        "XIPHY_CONTROL_18_RX_BS_RESET0": null,
        "XIPHY_CONTROL_18_RX_BS_RESET1": null,
        "XIPHY_CONTROL_18_RX_BS_RESET2": null,
        "XIPHY_CONTROL_18_RX_BS_RESET3": null,
        "XIPHY_CONTROL_18_RX_BS_RESET4": null,
        "XIPHY_CONTROL_18_RX_BS_RESET5": null,
        "XIPHY_CONTROL_18_RX_BS_RESET6": null,
        "XIPHY_CONTROL_18_RX_DCC00_0": null,
        "XIPHY_CONTROL_18_RX_DCC00_1": null,
        "XIPHY_CONTROL_18_RX_DCC00_2": null,
        "XIPHY_CONTROL_18_RX_DCC00_3": null,
        "XIPHY_CONTROL_18_RX_DCC01_0": null,
        "XIPHY_CONTROL_18_RX_DCC01_1": null,
        "XIPHY_CONTROL_18_RX_DCC01_2": null,
        "XIPHY_CONTROL_18_RX_DCC01_3": null,
        "XIPHY_CONTROL_18_RX_DCC02_0": null,
        "XIPHY_CONTROL_18_RX_DCC02_1": null,
        "XIPHY_CONTROL_18_RX_DCC02_2": null,
        "XIPHY_CONTROL_18_RX_DCC02_3": null,
        "XIPHY_CONTROL_18_RX_DCC03_0": null,
        "XIPHY_CONTROL_18_RX_DCC03_1": null,
        "XIPHY_CONTROL_18_RX_DCC03_2": null,
        "XIPHY_CONTROL_18_RX_DCC03_3": null,
        "XIPHY_CONTROL_18_RX_DCC04_0": null,
        "XIPHY_CONTROL_18_RX_DCC04_1": null,
        "XIPHY_CONTROL_18_RX_DCC04_2": null,
        "XIPHY_CONTROL_18_RX_DCC04_3": null,
        "XIPHY_CONTROL_18_RX_DCC05_0": null,
        "XIPHY_CONTROL_18_RX_DCC05_1": null,
        "XIPHY_CONTROL_18_RX_DCC05_2": null,
        "XIPHY_CONTROL_18_RX_DCC05_3": null,
        "XIPHY_CONTROL_18_RX_DCC06_0": null,
        "XIPHY_CONTROL_18_RX_DCC06_1": null,
        "XIPHY_CONTROL_18_RX_DCC06_2": null,
        "XIPHY_CONTROL_18_RX_DCC06_3": null,
        "XIPHY_CONTROL_18_RX_NDQ0_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_NDQ1_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_NDQ2_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_NDQ3_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_NDQ4_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_NDQ5_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_NDQ6_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_PDQ0_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_PDQ1_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_PDQ2_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_PDQ3_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_PDQ4_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_PDQ5_IN_PIN": null,
        "XIPHY_CONTROL_18_RX_PDQ6_IN_PIN": null,
        "XIPHY_CONTROL_18_SCAN_INT_PIN": null,
        "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL0": null,
        "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL1": null,
        "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL2": null,
        "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL3": null,
        "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL4": null,
        "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL5": null,
        "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL6": null,
        "XIPHY_CONTROL_18_TOGGLE_DIV2_SEL7": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_CE_OUT": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN0_PIN": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN1_PIN": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN2_PIN": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN3_PIN": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN4_PIN": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN5_PIN": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN6_PIN": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN7_PIN": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_IN8_PIN": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_INC_OUT": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_LD_OUT": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT0": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT1": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT2": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT3": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT4": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT5": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT6": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT7": null,
        "XIPHY_CONTROL_18_TRISTATE_ODELAY_OUT8": null,
        "XIPHY_CONTROL_18_TRISTATE_VTC_READY_PIN": null,
        "XIPHY_CONTROL_18_TX_BS_RESET0": null,
        "XIPHY_CONTROL_18_TX_BS_RESET1": null,
        "XIPHY_CONTROL_18_TX_BS_RESET2": null,
        "XIPHY_CONTROL_18_TX_BS_RESET3": null,
        "XIPHY_CONTROL_18_TX_BS_RESET4": null,
        "XIPHY_CONTROL_18_TX_BS_RESET5": null,
        "XIPHY_CONTROL_18_TX_BS_RESET6": null,
        "XIPHY_CONTROL_18_TX_DATA_PHASE0": null,
        "XIPHY_CONTROL_18_TX_DATA_PHASE1": null,
        "XIPHY_CONTROL_18_TX_DATA_PHASE2": null,
        "XIPHY_CONTROL_18_TX_DATA_PHASE3": null,
        "XIPHY_CONTROL_18_TX_DATA_PHASE4": null,
        "XIPHY_CONTROL_18_TX_DATA_PHASE5": null,
        "XIPHY_CONTROL_18_TX_DATA_PHASE6": null,
        "XIPHY_CONTROL_18_TX_DATA_PHASE7": null,
        "XIPHY_CONTROL_18_VTC_READY_IDELAY00_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_IDELAY01_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_IDELAY02_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_IDELAY03_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_IDELAY04_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_IDELAY05_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_IDELAY06_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_ODELAY00_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_ODELAY01_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_ODELAY02_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_ODELAY03_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_ODELAY04_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_ODELAY05_PIN": null,
        "XIPHY_CONTROL_18_VTC_READY_ODELAY06_PIN": null,
        "XIPHY_CONTROL_18_WL_TRAIN0": null,
        "XIPHY_CONTROL_18_WL_TRAIN1": null,
        "XIPHY_CONTROL_18_WL_TRAIN2": null,
        "XIPHY_CONTROL_18_WL_TRAIN3": null,
        "XIPHY_CONTROL_18_WL_TRAIN4": null,
        "XIPHY_CONTROL_18_WL_TRAIN5": null,
        "XIPHY_CONTROL_18_WL_TRAIN6": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN0_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN1_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN2_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN3_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN4_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_BS_DQS_EN5_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE0_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE1_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE2_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE3_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE4_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE5_PIN": null,
        "XIPHY_CONTROL_19_BS2CTL_RIU_TX_DATA_PHASE7_PIN": null,
        "XIPHY_CONTROL_19_BS_RESET_TRI": null,
        "XIPHY_CONTROL_19_CLB2PHY_CTRL_RST_PIN": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDCS0_0": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDCS0_1": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDCS0_2": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDCS0_3": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDCS1_0": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDCS1_1": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDCS1_2": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDCS1_3": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDEN0": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDEN1": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDEN2": null,
        "XIPHY_CONTROL_19_CLB2PHY_RDEN3": null,
        "XIPHY_CONTROL_19_CLB2PHY_T_B0": null,
        "XIPHY_CONTROL_19_CLB2PHY_T_B1": null,
        "XIPHY_CONTROL_19_CLB2PHY_T_B2": null,
        "XIPHY_CONTROL_19_CLB2PHY_T_B3": null,
        "XIPHY_CONTROL_19_CLB2PHY_WRCS0_0": null,
        "XIPHY_CONTROL_19_CLB2PHY_WRCS0_1": null,
        "XIPHY_CONTROL_19_CLB2PHY_WRCS0_2": null,
        "XIPHY_CONTROL_19_CLB2PHY_WRCS0_3": null,
        "XIPHY_CONTROL_19_CLB2PHY_WRCS1_0": null,
        "XIPHY_CONTROL_19_CLB2PHY_WRCS1_1": null,
        "XIPHY_CONTROL_19_CLB2PHY_WRCS1_2": null,
        "XIPHY_CONTROL_19_CLB2PHY_WRCS1_3": null,
        "XIPHY_CONTROL_19_CLB2RIU_ADDR0_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_ADDR1_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_ADDR2_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_ADDR3_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_ADDR4_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_ADDR5_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_NIBBLE_SEL": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA0_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA1_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA2_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA3_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA4_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA5_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA6_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA7_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA8_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA9_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA10_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA11_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA12_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA13_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA14_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_DATA15_PIN": null,
        "XIPHY_CONTROL_19_CLB2RIU_WR_EN_PIN": null,
        "XIPHY_CONTROL_19_CLK_FROM_EXT": null,
        "XIPHY_CONTROL_19_CLK_FROM_EXT_PIN": null,
        "XIPHY_CONTROL_19_CLK_STOP_PIN": null,
        "XIPHY_CONTROL_19_CLK_TO_EXT_NORTH": null,
        "XIPHY_CONTROL_19_CLK_TO_EXT_SOUTH": null,
        "XIPHY_CONTROL_19_CTRL_DLY_TEST_IN": null,
        "XIPHY_CONTROL_19_CTRL_DLY_TEST_OUT": null,
        "XIPHY_CONTROL_19_DDR_CLK_OUT0": null,
        "XIPHY_CONTROL_19_DDR_CLK_OUT1": null,
        "XIPHY_CONTROL_19_DDR_CLK_OUT2": null,
        "XIPHY_CONTROL_19_DDR_CLK_OUT3": null,
        "XIPHY_CONTROL_19_DDR_CLK_OUT4": null,
        "XIPHY_CONTROL_19_DDR_CLK_OUT5": null,
        "XIPHY_CONTROL_19_DDR_CLK_OUT6": null,
        "XIPHY_CONTROL_19_DDR_CLK_OUT7": null,
        "XIPHY_CONTROL_19_DIV2_CLK_OUT0": null,
        "XIPHY_CONTROL_19_DIV2_CLK_OUT1": null,
        "XIPHY_CONTROL_19_DIV2_CLK_OUT2": null,
        "XIPHY_CONTROL_19_DIV2_CLK_OUT3": null,
        "XIPHY_CONTROL_19_DIV2_CLK_OUT4": null,
        "XIPHY_CONTROL_19_DIV2_CLK_OUT5": null,
        "XIPHY_CONTROL_19_DIV2_CLK_OUT6": null,
        "XIPHY_CONTROL_19_DIV2_CLK_OUT7": null,
        "XIPHY_CONTROL_19_DIV_CLK_OUT0": null,
        "XIPHY_CONTROL_19_DIV_CLK_OUT1": null,
        "XIPHY_CONTROL_19_DIV_CLK_OUT2": null,
        "XIPHY_CONTROL_19_DIV_CLK_OUT3": null,
        "XIPHY_CONTROL_19_DIV_CLK_OUT4": null,
        "XIPHY_CONTROL_19_DIV_CLK_OUT5": null,
        "XIPHY_CONTROL_19_DIV_CLK_OUT6": null,
        "XIPHY_CONTROL_19_DIV_CLK_OUT7": null,
        "XIPHY_CONTROL_19_DQS_IN0_PIN": null,
        "XIPHY_CONTROL_19_DQS_IN1_PIN": null,
        "XIPHY_CONTROL_19_DQS_IN2_PIN": null,
        "XIPHY_CONTROL_19_DQS_IN3_PIN": null,
        "XIPHY_CONTROL_19_DQS_IN4_PIN": null,
        "XIPHY_CONTROL_19_DQS_IN5_PIN": null,
        "XIPHY_CONTROL_19_DYNAMIC_MODE_EN0": null,
        "XIPHY_CONTROL_19_DYNAMIC_MODE_EN1": null,
        "XIPHY_CONTROL_19_DYNAMIC_MODE_EN2": null,
        "XIPHY_CONTROL_19_DYNAMIC_MODE_EN3": null,
        "XIPHY_CONTROL_19_DYNAMIC_MODE_EN4": null,
        "XIPHY_CONTROL_19_DYNAMIC_MODE_EN5": null,
        "XIPHY_CONTROL_19_DYNAMIC_MODE_EN6": null,
        "XIPHY_CONTROL_19_DYNAMIC_MODE_EN7": null,
        "XIPHY_CONTROL_19_DYN_DCI_OUT0": null,
        "XIPHY_CONTROL_19_DYN_DCI_OUT1": null,
        "XIPHY_CONTROL_19_DYN_DCI_OUT2": null,
        "XIPHY_CONTROL_19_DYN_DCI_OUT3": null,
        "XIPHY_CONTROL_19_DYN_DCI_OUT4": null,
        "XIPHY_CONTROL_19_DYN_DCI_OUT5": null,
        "XIPHY_CONTROL_19_DYN_DCI_OUT6": null,
        "XIPHY_CONTROL_19_EN_DIV_DLY_OE0": null,
        "XIPHY_CONTROL_19_EN_DIV_DLY_OE1": null,
        "XIPHY_CONTROL_19_EN_DIV_DLY_OE2": null,
        "XIPHY_CONTROL_19_EN_DIV_DLY_OE3": null,
        "XIPHY_CONTROL_19_EN_DIV_DLY_OE4": null,
        "XIPHY_CONTROL_19_EN_DIV_DLY_OE5": null,
        "XIPHY_CONTROL_19_EN_DIV_DLY_OE6": null,
        "XIPHY_CONTROL_19_EN_DIV_DLY_OE7": null,
        "XIPHY_CONTROL_19_EN_VTC": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY00_17_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY01_17_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY02_17_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY03_17_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY04_17_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_IDELAY05_17_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY00_17_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY01_17_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY02_17_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY03_17_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY04_17_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_0_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_1_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_2_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_3_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_4_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_5_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_6_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_7_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_8_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_9_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_10_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_11_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_12_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_13_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_14_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_15_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_16_PIN": null,
        "XIPHY_CONTROL_19_FIXDLYRATIO_ODELAY05_17_PIN": null,
        "XIPHY_CONTROL_19_FIXED_IDELAY00_PIN": null,
        "XIPHY_CONTROL_19_FIXED_IDELAY01_PIN": null,
        "XIPHY_CONTROL_19_FIXED_IDELAY02_PIN": null,
        "XIPHY_CONTROL_19_FIXED_IDELAY03_PIN": null,
        "XIPHY_CONTROL_19_FIXED_IDELAY04_PIN": null,
        "XIPHY_CONTROL_19_FIXED_IDELAY05_PIN": null,
        "XIPHY_CONTROL_19_FIXED_ODELAY00_PIN": null,
        "XIPHY_CONTROL_19_FIXED_ODELAY01_PIN": null,
        "XIPHY_CONTROL_19_FIXED_ODELAY02_PIN": null,
        "XIPHY_CONTROL_19_FIXED_ODELAY03_PIN": null,
        "XIPHY_CONTROL_19_FIXED_ODELAY04_PIN": null,
        "XIPHY_CONTROL_19_FIXED_ODELAY05_PIN": null,
        "XIPHY_CONTROL_19_FORCE_OE_B": null,
        "XIPHY_CONTROL_19_IDELAY00_IN0_PIN": null,
        "XIPHY_CONTROL_19_IDELAY00_IN1_PIN": null,
        "XIPHY_CONTROL_19_IDELAY00_IN2_PIN": null,
        "XIPHY_CONTROL_19_IDELAY00_IN3_PIN": null,
        "XIPHY_CONTROL_19_IDELAY00_IN4_PIN": null,
        "XIPHY_CONTROL_19_IDELAY00_IN5_PIN": null,
        "XIPHY_CONTROL_19_IDELAY00_IN6_PIN": null,
        "XIPHY_CONTROL_19_IDELAY00_IN7_PIN": null,
        "XIPHY_CONTROL_19_IDELAY00_IN8_PIN": null,
        "XIPHY_CONTROL_19_IDELAY00_OUT0": null,
        "XIPHY_CONTROL_19_IDELAY00_OUT1": null,
        "XIPHY_CONTROL_19_IDELAY00_OUT2": null,
        "XIPHY_CONTROL_19_IDELAY00_OUT3": null,
        "XIPHY_CONTROL_19_IDELAY00_OUT4": null,
        "XIPHY_CONTROL_19_IDELAY00_OUT5": null,
        "XIPHY_CONTROL_19_IDELAY00_OUT6": null,
        "XIPHY_CONTROL_19_IDELAY00_OUT7": null,
        "XIPHY_CONTROL_19_IDELAY00_OUT8": null,
        "XIPHY_CONTROL_19_IDELAY01_IN0_PIN": null,
        "XIPHY_CONTROL_19_IDELAY01_IN1_PIN": null,
        "XIPHY_CONTROL_19_IDELAY01_IN2_PIN": null,
        "XIPHY_CONTROL_19_IDELAY01_IN3_PIN": null,
        "XIPHY_CONTROL_19_IDELAY01_IN4_PIN": null,
        "XIPHY_CONTROL_19_IDELAY01_IN5_PIN": null,
        "XIPHY_CONTROL_19_IDELAY01_IN6_PIN": null,
        "XIPHY_CONTROL_19_IDELAY01_IN7_PIN": null,
        "XIPHY_CONTROL_19_IDELAY01_IN8_PIN": null,
        "XIPHY_CONTROL_19_IDELAY01_OUT0": null,
        "XIPHY_CONTROL_19_IDELAY01_OUT1": null,
        "XIPHY_CONTROL_19_IDELAY01_OUT2": null,
        "XIPHY_CONTROL_19_IDELAY01_OUT3": null,
        "XIPHY_CONTROL_19_IDELAY01_OUT4": null,
        "XIPHY_CONTROL_19_IDELAY01_OUT5": null,
        "XIPHY_CONTROL_19_IDELAY01_OUT6": null,
        "XIPHY_CONTROL_19_IDELAY01_OUT7": null,
        "XIPHY_CONTROL_19_IDELAY01_OUT8": null,
        "XIPHY_CONTROL_19_IDELAY02_IN0_PIN": null,
        "XIPHY_CONTROL_19_IDELAY02_IN1_PIN": null,
        "XIPHY_CONTROL_19_IDELAY02_IN2_PIN": null,
        "XIPHY_CONTROL_19_IDELAY02_IN3_PIN": null,
        "XIPHY_CONTROL_19_IDELAY02_IN4_PIN": null,
        "XIPHY_CONTROL_19_IDELAY02_IN5_PIN": null,
        "XIPHY_CONTROL_19_IDELAY02_IN6_PIN": null,
        "XIPHY_CONTROL_19_IDELAY02_IN7_PIN": null,
        "XIPHY_CONTROL_19_IDELAY02_IN8_PIN": null,
        "XIPHY_CONTROL_19_IDELAY02_OUT0": null,
        "XIPHY_CONTROL_19_IDELAY02_OUT1": null,
        "XIPHY_CONTROL_19_IDELAY02_OUT2": null,
        "XIPHY_CONTROL_19_IDELAY02_OUT3": null,
        "XIPHY_CONTROL_19_IDELAY02_OUT4": null,
        "XIPHY_CONTROL_19_IDELAY02_OUT5": null,
        "XIPHY_CONTROL_19_IDELAY02_OUT6": null,
        "XIPHY_CONTROL_19_IDELAY02_OUT7": null,
        "XIPHY_CONTROL_19_IDELAY02_OUT8": null,
        "XIPHY_CONTROL_19_IDELAY03_IN0_PIN": null,
        "XIPHY_CONTROL_19_IDELAY03_IN1_PIN": null,
        "XIPHY_CONTROL_19_IDELAY03_IN2_PIN": null,
        "XIPHY_CONTROL_19_IDELAY03_IN3_PIN": null,
        "XIPHY_CONTROL_19_IDELAY03_IN4_PIN": null,
        "XIPHY_CONTROL_19_IDELAY03_IN5_PIN": null,
        "XIPHY_CONTROL_19_IDELAY03_IN6_PIN": null,
        "XIPHY_CONTROL_19_IDELAY03_IN7_PIN": null,
        "XIPHY_CONTROL_19_IDELAY03_IN8_PIN": null,
        "XIPHY_CONTROL_19_IDELAY03_OUT0": null,
        "XIPHY_CONTROL_19_IDELAY03_OUT1": null,
        "XIPHY_CONTROL_19_IDELAY03_OUT2": null,
        "XIPHY_CONTROL_19_IDELAY03_OUT3": null,
        "XIPHY_CONTROL_19_IDELAY03_OUT4": null,
        "XIPHY_CONTROL_19_IDELAY03_OUT5": null,
        "XIPHY_CONTROL_19_IDELAY03_OUT6": null,
        "XIPHY_CONTROL_19_IDELAY03_OUT7": null,
        "XIPHY_CONTROL_19_IDELAY03_OUT8": null,
        "XIPHY_CONTROL_19_IDELAY04_IN0_PIN": null,
        "XIPHY_CONTROL_19_IDELAY04_IN1_PIN": null,
        "XIPHY_CONTROL_19_IDELAY04_IN2_PIN": null,
        "XIPHY_CONTROL_19_IDELAY04_IN3_PIN": null,
        "XIPHY_CONTROL_19_IDELAY04_IN4_PIN": null,
        "XIPHY_CONTROL_19_IDELAY04_IN5_PIN": null,
        "XIPHY_CONTROL_19_IDELAY04_IN6_PIN": null,
        "XIPHY_CONTROL_19_IDELAY04_IN7_PIN": null,
        "XIPHY_CONTROL_19_IDELAY04_IN8_PIN": null,
        "XIPHY_CONTROL_19_IDELAY04_OUT0": null,
        "XIPHY_CONTROL_19_IDELAY04_OUT1": null,
        "XIPHY_CONTROL_19_IDELAY04_OUT2": null,
        "XIPHY_CONTROL_19_IDELAY04_OUT3": null,
        "XIPHY_CONTROL_19_IDELAY04_OUT4": null,
        "XIPHY_CONTROL_19_IDELAY04_OUT5": null,
        "XIPHY_CONTROL_19_IDELAY04_OUT6": null,
        "XIPHY_CONTROL_19_IDELAY04_OUT7": null,
        "XIPHY_CONTROL_19_IDELAY04_OUT8": null,
        "XIPHY_CONTROL_19_IDELAY05_IN0_PIN": null,
        "XIPHY_CONTROL_19_IDELAY05_IN1_PIN": null,
        "XIPHY_CONTROL_19_IDELAY05_IN2_PIN": null,
        "XIPHY_CONTROL_19_IDELAY05_IN3_PIN": null,
        "XIPHY_CONTROL_19_IDELAY05_IN4_PIN": null,
        "XIPHY_CONTROL_19_IDELAY05_IN5_PIN": null,
        "XIPHY_CONTROL_19_IDELAY05_IN6_PIN": null,
        "XIPHY_CONTROL_19_IDELAY05_IN7_PIN": null,
        "XIPHY_CONTROL_19_IDELAY05_IN8_PIN": null,
        "XIPHY_CONTROL_19_IDELAY05_OUT0": null,
        "XIPHY_CONTROL_19_IDELAY05_OUT1": null,
        "XIPHY_CONTROL_19_IDELAY05_OUT2": null,
        "XIPHY_CONTROL_19_IDELAY05_OUT3": null,
        "XIPHY_CONTROL_19_IDELAY05_OUT4": null,
        "XIPHY_CONTROL_19_IDELAY05_OUT5": null,
        "XIPHY_CONTROL_19_IDELAY05_OUT6": null,
        "XIPHY_CONTROL_19_IDELAY05_OUT7": null,
        "XIPHY_CONTROL_19_IDELAY05_OUT8": null,
        "XIPHY_CONTROL_19_IDELAY06_OUT0": null,
        "XIPHY_CONTROL_19_IDELAY06_OUT1": null,
        "XIPHY_CONTROL_19_IDELAY06_OUT2": null,
        "XIPHY_CONTROL_19_IDELAY06_OUT3": null,
        "XIPHY_CONTROL_19_IDELAY06_OUT4": null,
        "XIPHY_CONTROL_19_IDELAY06_OUT5": null,
        "XIPHY_CONTROL_19_IDELAY06_OUT6": null,
        "XIPHY_CONTROL_19_IDELAY06_OUT7": null,
        "XIPHY_CONTROL_19_IDELAY06_OUT8": null,
        "XIPHY_CONTROL_19_IDELAY_CE_OUT0": null,
        "XIPHY_CONTROL_19_IDELAY_CE_OUT1": null,
        "XIPHY_CONTROL_19_IDELAY_CE_OUT2": null,
        "XIPHY_CONTROL_19_IDELAY_CE_OUT3": null,
        "XIPHY_CONTROL_19_IDELAY_CE_OUT4": null,
        "XIPHY_CONTROL_19_IDELAY_CE_OUT5": null,
        "XIPHY_CONTROL_19_IDELAY_CE_OUT6": null,
        "XIPHY_CONTROL_19_IDELAY_CTRL_CLK0": null,
        "XIPHY_CONTROL_19_IDELAY_CTRL_CLK1": null,
        "XIPHY_CONTROL_19_IDELAY_CTRL_CLK2": null,
        "XIPHY_CONTROL_19_IDELAY_CTRL_CLK3": null,
        "XIPHY_CONTROL_19_IDELAY_CTRL_CLK4": null,
        "XIPHY_CONTROL_19_IDELAY_CTRL_CLK5": null,
        "XIPHY_CONTROL_19_IDELAY_CTRL_CLK6": null,
        "XIPHY_CONTROL_19_IDELAY_INC_OUT0": null,
        "XIPHY_CONTROL_19_IDELAY_INC_OUT1": null,
        "XIPHY_CONTROL_19_IDELAY_INC_OUT2": null,
        "XIPHY_CONTROL_19_IDELAY_INC_OUT3": null,
        "XIPHY_CONTROL_19_IDELAY_INC_OUT4": null,
        "XIPHY_CONTROL_19_IDELAY_INC_OUT5": null,
        "XIPHY_CONTROL_19_IDELAY_INC_OUT6": null,
        "XIPHY_CONTROL_19_IDELAY_LD_OUT0": null,
        "XIPHY_CONTROL_19_IDELAY_LD_OUT1": null,
        "XIPHY_CONTROL_19_IDELAY_LD_OUT2": null,
        "XIPHY_CONTROL_19_IDELAY_LD_OUT3": null,
        "XIPHY_CONTROL_19_IDELAY_LD_OUT4": null,
        "XIPHY_CONTROL_19_IDELAY_LD_OUT5": null,
        "XIPHY_CONTROL_19_IDELAY_LD_OUT6": null,
        "XIPHY_CONTROL_19_IFIFO_BYPASS0": null,
        "XIPHY_CONTROL_19_IFIFO_BYPASS1": null,
        "XIPHY_CONTROL_19_IFIFO_BYPASS2": null,
        "XIPHY_CONTROL_19_IFIFO_BYPASS3": null,
        "XIPHY_CONTROL_19_IFIFO_BYPASS4": null,
        "XIPHY_CONTROL_19_IFIFO_BYPASS5": null,
        "XIPHY_CONTROL_19_IFIFO_BYPASS6": null,
        "XIPHY_CONTROL_19_LOCAL_DIV_CLK": null,
        "XIPHY_CONTROL_19_MASTER_PD_OUT": null,
        "XIPHY_CONTROL_19_NDQS_GT_IN_PIN": null,
        "XIPHY_CONTROL_19_NDQS_GT_OUT": null,
        "XIPHY_CONTROL_19_NDQS_OUT0": null,
        "XIPHY_CONTROL_19_NDQS_OUT1": null,
        "XIPHY_CONTROL_19_NDQS_OUT2": null,
        "XIPHY_CONTROL_19_NDQS_OUT3": null,
        "XIPHY_CONTROL_19_NDQS_OUT4": null,
        "XIPHY_CONTROL_19_NDQS_OUT5": null,
        "XIPHY_CONTROL_19_NDQS_OUT6": null,
        "XIPHY_CONTROL_19_ODELAY00_IN0_PIN": null,
        "XIPHY_CONTROL_19_ODELAY00_IN1_PIN": null,
        "XIPHY_CONTROL_19_ODELAY00_IN2_PIN": null,
        "XIPHY_CONTROL_19_ODELAY00_IN3_PIN": null,
        "XIPHY_CONTROL_19_ODELAY00_IN4_PIN": null,
        "XIPHY_CONTROL_19_ODELAY00_IN5_PIN": null,
        "XIPHY_CONTROL_19_ODELAY00_IN6_PIN": null,
        "XIPHY_CONTROL_19_ODELAY00_IN7_PIN": null,
        "XIPHY_CONTROL_19_ODELAY00_IN8_PIN": null,
        "XIPHY_CONTROL_19_ODELAY00_OUT0": null,
        "XIPHY_CONTROL_19_ODELAY00_OUT1": null,
        "XIPHY_CONTROL_19_ODELAY00_OUT2": null,
        "XIPHY_CONTROL_19_ODELAY00_OUT3": null,
        "XIPHY_CONTROL_19_ODELAY00_OUT4": null,
        "XIPHY_CONTROL_19_ODELAY00_OUT5": null,
        "XIPHY_CONTROL_19_ODELAY00_OUT6": null,
        "XIPHY_CONTROL_19_ODELAY00_OUT7": null,
        "XIPHY_CONTROL_19_ODELAY00_OUT8": null,
        "XIPHY_CONTROL_19_ODELAY01_IN0_PIN": null,
        "XIPHY_CONTROL_19_ODELAY01_IN1_PIN": null,
        "XIPHY_CONTROL_19_ODELAY01_IN2_PIN": null,
        "XIPHY_CONTROL_19_ODELAY01_IN3_PIN": null,
        "XIPHY_CONTROL_19_ODELAY01_IN4_PIN": null,
        "XIPHY_CONTROL_19_ODELAY01_IN5_PIN": null,
        "XIPHY_CONTROL_19_ODELAY01_IN6_PIN": null,
        "XIPHY_CONTROL_19_ODELAY01_IN7_PIN": null,
        "XIPHY_CONTROL_19_ODELAY01_IN8_PIN": null,
        "XIPHY_CONTROL_19_ODELAY01_OUT0": null,
        "XIPHY_CONTROL_19_ODELAY01_OUT1": null,
        "XIPHY_CONTROL_19_ODELAY01_OUT2": null,
        "XIPHY_CONTROL_19_ODELAY01_OUT3": null,
        "XIPHY_CONTROL_19_ODELAY01_OUT4": null,
        "XIPHY_CONTROL_19_ODELAY01_OUT5": null,
        "XIPHY_CONTROL_19_ODELAY01_OUT6": null,
        "XIPHY_CONTROL_19_ODELAY01_OUT7": null,
        "XIPHY_CONTROL_19_ODELAY01_OUT8": null,
        "XIPHY_CONTROL_19_ODELAY02_IN0_PIN": null,
        "XIPHY_CONTROL_19_ODELAY02_IN1_PIN": null,
        "XIPHY_CONTROL_19_ODELAY02_IN2_PIN": null,
        "XIPHY_CONTROL_19_ODELAY02_IN3_PIN": null,
        "XIPHY_CONTROL_19_ODELAY02_IN4_PIN": null,
        "XIPHY_CONTROL_19_ODELAY02_IN5_PIN": null,
        "XIPHY_CONTROL_19_ODELAY02_IN6_PIN": null,
        "XIPHY_CONTROL_19_ODELAY02_IN7_PIN": null,
        "XIPHY_CONTROL_19_ODELAY02_IN8_PIN": null,
        "XIPHY_CONTROL_19_ODELAY02_OUT0": null,
        "XIPHY_CONTROL_19_ODELAY02_OUT1": null,
        "XIPHY_CONTROL_19_ODELAY02_OUT2": null,
        "XIPHY_CONTROL_19_ODELAY02_OUT3": null,
        "XIPHY_CONTROL_19_ODELAY02_OUT4": null,
        "XIPHY_CONTROL_19_ODELAY02_OUT5": null,
        "XIPHY_CONTROL_19_ODELAY02_OUT6": null,
        "XIPHY_CONTROL_19_ODELAY02_OUT7": null,
        "XIPHY_CONTROL_19_ODELAY02_OUT8": null,
        "XIPHY_CONTROL_19_ODELAY03_IN0_PIN": null,
        "XIPHY_CONTROL_19_ODELAY03_IN1_PIN": null,
        "XIPHY_CONTROL_19_ODELAY03_IN2_PIN": null,
        "XIPHY_CONTROL_19_ODELAY03_IN3_PIN": null,
        "XIPHY_CONTROL_19_ODELAY03_IN4_PIN": null,
        "XIPHY_CONTROL_19_ODELAY03_IN5_PIN": null,
        "XIPHY_CONTROL_19_ODELAY03_IN6_PIN": null,
        "XIPHY_CONTROL_19_ODELAY03_IN7_PIN": null,
        "XIPHY_CONTROL_19_ODELAY03_IN8_PIN": null,
        "XIPHY_CONTROL_19_ODELAY03_OUT0": null,
        "XIPHY_CONTROL_19_ODELAY03_OUT1": null,
        "XIPHY_CONTROL_19_ODELAY03_OUT2": null,
        "XIPHY_CONTROL_19_ODELAY03_OUT3": null,
        "XIPHY_CONTROL_19_ODELAY03_OUT4": null,
        "XIPHY_CONTROL_19_ODELAY03_OUT5": null,
        "XIPHY_CONTROL_19_ODELAY03_OUT6": null,
        "XIPHY_CONTROL_19_ODELAY03_OUT7": null,
        "XIPHY_CONTROL_19_ODELAY03_OUT8": null,
        "XIPHY_CONTROL_19_ODELAY04_IN0_PIN": null,
        "XIPHY_CONTROL_19_ODELAY04_IN1_PIN": null,
        "XIPHY_CONTROL_19_ODELAY04_IN2_PIN": null,
        "XIPHY_CONTROL_19_ODELAY04_IN3_PIN": null,
        "XIPHY_CONTROL_19_ODELAY04_IN4_PIN": null,
        "XIPHY_CONTROL_19_ODELAY04_IN5_PIN": null,
        "XIPHY_CONTROL_19_ODELAY04_IN6_PIN": null,
        "XIPHY_CONTROL_19_ODELAY04_IN7_PIN": null,
        "XIPHY_CONTROL_19_ODELAY04_IN8_PIN": null,
        "XIPHY_CONTROL_19_ODELAY04_OUT0": null,
        "XIPHY_CONTROL_19_ODELAY04_OUT1": null,
        "XIPHY_CONTROL_19_ODELAY04_OUT2": null,
        "XIPHY_CONTROL_19_ODELAY04_OUT3": null,
        "XIPHY_CONTROL_19_ODELAY04_OUT4": null,
        "XIPHY_CONTROL_19_ODELAY04_OUT5": null,
        "XIPHY_CONTROL_19_ODELAY04_OUT6": null,
        "XIPHY_CONTROL_19_ODELAY04_OUT7": null,
        "XIPHY_CONTROL_19_ODELAY04_OUT8": null,
        "XIPHY_CONTROL_19_ODELAY05_IN0_PIN": null,
        "XIPHY_CONTROL_19_ODELAY05_IN1_PIN": null,
        "XIPHY_CONTROL_19_ODELAY05_IN2_PIN": null,
        "XIPHY_CONTROL_19_ODELAY05_IN3_PIN": null,
        "XIPHY_CONTROL_19_ODELAY05_IN4_PIN": null,
        "XIPHY_CONTROL_19_ODELAY05_IN5_PIN": null,
        "XIPHY_CONTROL_19_ODELAY05_IN6_PIN": null,
        "XIPHY_CONTROL_19_ODELAY05_IN7_PIN": null,
        "XIPHY_CONTROL_19_ODELAY05_IN8_PIN": null,
        "XIPHY_CONTROL_19_ODELAY05_OUT0": null,
        "XIPHY_CONTROL_19_ODELAY05_OUT1": null,
        "XIPHY_CONTROL_19_ODELAY05_OUT2": null,
        "XIPHY_CONTROL_19_ODELAY05_OUT3": null,
        "XIPHY_CONTROL_19_ODELAY05_OUT4": null,
        "XIPHY_CONTROL_19_ODELAY05_OUT5": null,
        "XIPHY_CONTROL_19_ODELAY05_OUT6": null,
        "XIPHY_CONTROL_19_ODELAY05_OUT7": null,
        "XIPHY_CONTROL_19_ODELAY05_OUT8": null,
        "XIPHY_CONTROL_19_ODELAY06_OUT0": null,
        "XIPHY_CONTROL_19_ODELAY06_OUT1": null,
        "XIPHY_CONTROL_19_ODELAY06_OUT2": null,
        "XIPHY_CONTROL_19_ODELAY06_OUT3": null,
        "XIPHY_CONTROL_19_ODELAY06_OUT4": null,
        "XIPHY_CONTROL_19_ODELAY06_OUT5": null,
        "XIPHY_CONTROL_19_ODELAY06_OUT6": null,
        "XIPHY_CONTROL_19_ODELAY06_OUT7": null,
        "XIPHY_CONTROL_19_ODELAY06_OUT8": null,
        "XIPHY_CONTROL_19_ODELAY_CE_OUT0": null,
        "XIPHY_CONTROL_19_ODELAY_CE_OUT1": null,
        "XIPHY_CONTROL_19_ODELAY_CE_OUT2": null,
        "XIPHY_CONTROL_19_ODELAY_CE_OUT3": null,
        "XIPHY_CONTROL_19_ODELAY_CE_OUT4": null,
        "XIPHY_CONTROL_19_ODELAY_CE_OUT5": null,
        "XIPHY_CONTROL_19_ODELAY_CE_OUT6": null,
        "XIPHY_CONTROL_19_ODELAY_CTRL_CLK0": null,
        "XIPHY_CONTROL_19_ODELAY_CTRL_CLK1": null,
        "XIPHY_CONTROL_19_ODELAY_CTRL_CLK2": null,
        "XIPHY_CONTROL_19_ODELAY_CTRL_CLK3": null,
        "XIPHY_CONTROL_19_ODELAY_CTRL_CLK4": null,
        "XIPHY_CONTROL_19_ODELAY_CTRL_CLK5": null,
        "XIPHY_CONTROL_19_ODELAY_CTRL_CLK6": null,
        "XIPHY_CONTROL_19_ODELAY_CTRL_CLK7": null,
        "XIPHY_CONTROL_19_ODELAY_INC_OUT0": null,
        "XIPHY_CONTROL_19_ODELAY_INC_OUT1": null,
        "XIPHY_CONTROL_19_ODELAY_INC_OUT2": null,
        "XIPHY_CONTROL_19_ODELAY_INC_OUT3": null,
        "XIPHY_CONTROL_19_ODELAY_INC_OUT4": null,
        "XIPHY_CONTROL_19_ODELAY_INC_OUT5": null,
        "XIPHY_CONTROL_19_ODELAY_INC_OUT6": null,
        "XIPHY_CONTROL_19_ODELAY_LD_OUT0": null,
        "XIPHY_CONTROL_19_ODELAY_LD_OUT1": null,
        "XIPHY_CONTROL_19_ODELAY_LD_OUT2": null,
        "XIPHY_CONTROL_19_ODELAY_LD_OUT3": null,
        "XIPHY_CONTROL_19_ODELAY_LD_OUT4": null,
        "XIPHY_CONTROL_19_ODELAY_LD_OUT5": null,
        "XIPHY_CONTROL_19_ODELAY_LD_OUT6": null,
        "XIPHY_CONTROL_19_PDQS_GT_IN_PIN": null,
        "XIPHY_CONTROL_19_PDQS_GT_OUT": null,
        "XIPHY_CONTROL_19_PDQS_OUT0": null,
        "XIPHY_CONTROL_19_PDQS_OUT1": null,
        "XIPHY_CONTROL_19_PDQS_OUT2": null,
        "XIPHY_CONTROL_19_PDQS_OUT3": null,
        "XIPHY_CONTROL_19_PDQS_OUT4": null,
        "XIPHY_CONTROL_19_PDQS_OUT5": null,
        "XIPHY_CONTROL_19_PDQS_OUT6": null,
        "XIPHY_CONTROL_19_PH0_DIV_720_0": null,
        "XIPHY_CONTROL_19_PH0_DIV_720_1": null,
        "XIPHY_CONTROL_19_PH0_DIV_720_2": null,
        "XIPHY_CONTROL_19_PH0_DIV_720_3": null,
        "XIPHY_CONTROL_19_PH0_DIV_720_4": null,
        "XIPHY_CONTROL_19_PH0_DIV_720_5": null,
        "XIPHY_CONTROL_19_PH0_DIV_720_6": null,
        "XIPHY_CONTROL_19_PH0_DIV_720_7": null,
        "XIPHY_CONTROL_19_PH1_DIV_720_0": null,
        "XIPHY_CONTROL_19_PH1_DIV_720_1": null,
        "XIPHY_CONTROL_19_PH1_DIV_720_2": null,
        "XIPHY_CONTROL_19_PH1_DIV_720_3": null,
        "XIPHY_CONTROL_19_PH1_DIV_720_4": null,
        "XIPHY_CONTROL_19_PH1_DIV_720_5": null,
        "XIPHY_CONTROL_19_PH1_DIV_720_6": null,
        "XIPHY_CONTROL_19_PH1_DIV_720_7": null,
        "XIPHY_CONTROL_19_PH02_DIV2_360_0": null,
        "XIPHY_CONTROL_19_PH02_DIV2_360_1": null,
        "XIPHY_CONTROL_19_PH02_DIV2_360_2": null,
        "XIPHY_CONTROL_19_PH02_DIV2_360_3": null,
        "XIPHY_CONTROL_19_PH02_DIV2_360_4": null,
        "XIPHY_CONTROL_19_PH02_DIV2_360_5": null,
        "XIPHY_CONTROL_19_PH02_DIV2_360_6": null,
        "XIPHY_CONTROL_19_PH02_DIV2_360_7": null,
        "XIPHY_CONTROL_19_PH2_DIV_720_0": null,
        "XIPHY_CONTROL_19_PH2_DIV_720_1": null,
        "XIPHY_CONTROL_19_PH2_DIV_720_2": null,
        "XIPHY_CONTROL_19_PH2_DIV_720_3": null,
        "XIPHY_CONTROL_19_PH2_DIV_720_4": null,
        "XIPHY_CONTROL_19_PH2_DIV_720_5": null,
        "XIPHY_CONTROL_19_PH2_DIV_720_6": null,
        "XIPHY_CONTROL_19_PH2_DIV_720_7": null,
        "XIPHY_CONTROL_19_PH3_DIV_720_0": null,
        "XIPHY_CONTROL_19_PH3_DIV_720_1": null,
        "XIPHY_CONTROL_19_PH3_DIV_720_2": null,
        "XIPHY_CONTROL_19_PH3_DIV_720_3": null,
        "XIPHY_CONTROL_19_PH3_DIV_720_4": null,
        "XIPHY_CONTROL_19_PH3_DIV_720_5": null,
        "XIPHY_CONTROL_19_PH3_DIV_720_6": null,
        "XIPHY_CONTROL_19_PH3_DIV_720_7": null,
        "XIPHY_CONTROL_19_PH13_DIV2_360_0": null,
        "XIPHY_CONTROL_19_PH13_DIV2_360_1": null,
        "XIPHY_CONTROL_19_PH13_DIV2_360_2": null,
        "XIPHY_CONTROL_19_PH13_DIV2_360_3": null,
        "XIPHY_CONTROL_19_PH13_DIV2_360_4": null,
        "XIPHY_CONTROL_19_PH13_DIV2_360_5": null,
        "XIPHY_CONTROL_19_PH13_DIV2_360_6": null,
        "XIPHY_CONTROL_19_PH13_DIV2_360_7": null,
        "XIPHY_CONTROL_19_PHY2CLB_FIXDLY_RDY": null,
        "XIPHY_CONTROL_19_PHY2CLB_PHY_RDY": null,
        "XIPHY_CONTROL_19_PLL_CLK_EN": null,
        "XIPHY_CONTROL_19_PLL_CLK_PIN": null,
        "XIPHY_CONTROL_19_REFCLK": null,
        "XIPHY_CONTROL_19_REFCLK_DFD": null,
        "XIPHY_CONTROL_19_REFCLK_EN0": null,
        "XIPHY_CONTROL_19_REFCLK_EN1": null,
        "XIPHY_CONTROL_19_REFCLK_EN2": null,
        "XIPHY_CONTROL_19_REFCLK_EN3": null,
        "XIPHY_CONTROL_19_REFCLK_EN4": null,
        "XIPHY_CONTROL_19_REFCLK_EN5": null,
        "XIPHY_CONTROL_19_REFCLK_EN6": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA0": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA1": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA2": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA3": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA4": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA5": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA6": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA7": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA8": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA9": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA10": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA11": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA12": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA13": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA14": null,
        "XIPHY_CONTROL_19_RIU2CLB_RD_DATA15": null,
        "XIPHY_CONTROL_19_RIU2CLB_VALID": null,
        "XIPHY_CONTROL_19_RIU_CLK_PIN": null,
        "XIPHY_CONTROL_19_RX_BS_RESET0": null,
        "XIPHY_CONTROL_19_RX_BS_RESET1": null,
        "XIPHY_CONTROL_19_RX_BS_RESET2": null,
        "XIPHY_CONTROL_19_RX_BS_RESET3": null,
        "XIPHY_CONTROL_19_RX_BS_RESET4": null,
        "XIPHY_CONTROL_19_RX_BS_RESET5": null,
        "XIPHY_CONTROL_19_RX_BS_RESET6": null,
        "XIPHY_CONTROL_19_RX_DCC00_0": null,
        "XIPHY_CONTROL_19_RX_DCC00_1": null,
        "XIPHY_CONTROL_19_RX_DCC00_2": null,
        "XIPHY_CONTROL_19_RX_DCC00_3": null,
        "XIPHY_CONTROL_19_RX_DCC01_0": null,
        "XIPHY_CONTROL_19_RX_DCC01_1": null,
        "XIPHY_CONTROL_19_RX_DCC01_2": null,
        "XIPHY_CONTROL_19_RX_DCC01_3": null,
        "XIPHY_CONTROL_19_RX_DCC02_0": null,
        "XIPHY_CONTROL_19_RX_DCC02_1": null,
        "XIPHY_CONTROL_19_RX_DCC02_2": null,
        "XIPHY_CONTROL_19_RX_DCC02_3": null,
        "XIPHY_CONTROL_19_RX_DCC03_0": null,
        "XIPHY_CONTROL_19_RX_DCC03_1": null,
        "XIPHY_CONTROL_19_RX_DCC03_2": null,
        "XIPHY_CONTROL_19_RX_DCC03_3": null,
        "XIPHY_CONTROL_19_RX_DCC04_0": null,
        "XIPHY_CONTROL_19_RX_DCC04_1": null,
        "XIPHY_CONTROL_19_RX_DCC04_2": null,
        "XIPHY_CONTROL_19_RX_DCC04_3": null,
        "XIPHY_CONTROL_19_RX_DCC05_0": null,
        "XIPHY_CONTROL_19_RX_DCC05_1": null,
        "XIPHY_CONTROL_19_RX_DCC05_2": null,
        "XIPHY_CONTROL_19_RX_DCC05_3": null,
        "XIPHY_CONTROL_19_RX_DCC06_0": null,
        "XIPHY_CONTROL_19_RX_DCC06_1": null,
        "XIPHY_CONTROL_19_RX_DCC06_2": null,
        "XIPHY_CONTROL_19_RX_DCC06_3": null,
        "XIPHY_CONTROL_19_RX_NDQ0_IN_PIN": null,
        "XIPHY_CONTROL_19_RX_NDQ1_IN_PIN": null,
        "XIPHY_CONTROL_19_RX_NDQ2_IN_PIN": null,
        "XIPHY_CONTROL_19_RX_NDQ3_IN_PIN": null,
        "XIPHY_CONTROL_19_RX_NDQ4_IN_PIN": null,
        "XIPHY_CONTROL_19_RX_NDQ5_IN_PIN": null,
        "XIPHY_CONTROL_19_RX_PDQ0_IN_PIN": null,
        "XIPHY_CONTROL_19_RX_PDQ1_IN_PIN": null,
        "XIPHY_CONTROL_19_RX_PDQ2_IN_PIN": null,
        "XIPHY_CONTROL_19_RX_PDQ3_IN_PIN": null,
        "XIPHY_CONTROL_19_RX_PDQ4_IN_PIN": null,
        "XIPHY_CONTROL_19_RX_PDQ5_IN_PIN": null,
        "XIPHY_CONTROL_19_SCAN_INT_PIN": null,
        "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL0": null,
        "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL1": null,
        "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL2": null,
        "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL3": null,
        "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL4": null,
        "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL5": null,
        "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL6": null,
        "XIPHY_CONTROL_19_TOGGLE_DIV2_SEL7": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_CE_OUT": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN0_PIN": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN1_PIN": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN2_PIN": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN3_PIN": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN4_PIN": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN5_PIN": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN6_PIN": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN7_PIN": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_IN8_PIN": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_INC_OUT": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_LD_OUT": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT0": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT1": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT2": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT3": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT4": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT5": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT6": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT7": null,
        "XIPHY_CONTROL_19_TRISTATE_ODELAY_OUT8": null,
        "XIPHY_CONTROL_19_TRISTATE_VTC_READY_PIN": null,
        "XIPHY_CONTROL_19_TX_BS_RESET0": null,
        "XIPHY_CONTROL_19_TX_BS_RESET1": null,
        "XIPHY_CONTROL_19_TX_BS_RESET2": null,
        "XIPHY_CONTROL_19_TX_BS_RESET3": null,
        "XIPHY_CONTROL_19_TX_BS_RESET4": null,
        "XIPHY_CONTROL_19_TX_BS_RESET5": null,
        "XIPHY_CONTROL_19_TX_BS_RESET6": null,
        "XIPHY_CONTROL_19_TX_DATA_PHASE0": null,
        "XIPHY_CONTROL_19_TX_DATA_PHASE1": null,
        "XIPHY_CONTROL_19_TX_DATA_PHASE2": null,
        "XIPHY_CONTROL_19_TX_DATA_PHASE3": null,
        "XIPHY_CONTROL_19_TX_DATA_PHASE4": null,
        "XIPHY_CONTROL_19_TX_DATA_PHASE5": null,
        "XIPHY_CONTROL_19_TX_DATA_PHASE6": null,
        "XIPHY_CONTROL_19_TX_DATA_PHASE7": null,
        "XIPHY_CONTROL_19_VTC_READY_IDELAY00_PIN": null,
        "XIPHY_CONTROL_19_VTC_READY_IDELAY01_PIN": null,
        "XIPHY_CONTROL_19_VTC_READY_IDELAY02_PIN": null,
        "XIPHY_CONTROL_19_VTC_READY_IDELAY03_PIN": null,
        "XIPHY_CONTROL_19_VTC_READY_IDELAY04_PIN": null,
        "XIPHY_CONTROL_19_VTC_READY_IDELAY05_PIN": null,
        "XIPHY_CONTROL_19_VTC_READY_ODELAY00_PIN": null,
        "XIPHY_CONTROL_19_VTC_READY_ODELAY01_PIN": null,
        "XIPHY_CONTROL_19_VTC_READY_ODELAY02_PIN": null,
        "XIPHY_CONTROL_19_VTC_READY_ODELAY03_PIN": null,
        "XIPHY_CONTROL_19_VTC_READY_ODELAY04_PIN": null,
        "XIPHY_CONTROL_19_VTC_READY_ODELAY05_PIN": null,
        "XIPHY_CONTROL_19_WL_TRAIN0": null,
        "XIPHY_CONTROL_19_WL_TRAIN1": null,
        "XIPHY_CONTROL_19_WL_TRAIN2": null,
        "XIPHY_CONTROL_19_WL_TRAIN3": null,
        "XIPHY_CONTROL_19_WL_TRAIN4": null,
        "XIPHY_CONTROL_19_WL_TRAIN5": null,
        "XIPHY_CONTROL_19_WL_TRAIN6": null,
        "XIPHY_PLL_SELECT_16_D0": null,
        "XIPHY_PLL_SELECT_16_D0_PIN": null,
        "XIPHY_PLL_SELECT_16_D1": null,
        "XIPHY_PLL_SELECT_16_D1_PIN": null,
        "XIPHY_PLL_SELECT_16_PLL_CLK_EN_PIN": null,
        "XIPHY_PLL_SELECT_16_REFCLK_DFD_PIN": null,
        "XIPHY_PLL_SELECT_16_Z": null,
        "XIPHY_PLL_SELECT_17_D0_PIN": null,
        "XIPHY_PLL_SELECT_17_D1_PIN": null,
        "XIPHY_PLL_SELECT_17_PLL_CLK_EN_PIN": null,
        "XIPHY_PLL_SELECT_17_REFCLK_DFD_PIN": null,
        "XIPHY_PLL_SELECT_17_Z": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA0": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA1": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA2": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA3": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA4": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA5": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA6": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA7": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA8": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA9": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA10": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA11": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA12": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA13": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA14": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA15": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW0_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW1_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW2_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW3_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW4_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW5_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW6_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW7_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW8_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW9_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW10_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW11_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW12_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW13_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW14_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_LOW15_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP0_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP1_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP2_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP3_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP4_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP5_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP6_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP7_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP8_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP9_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP10_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP11_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP12_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP13_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP14_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_DATA_UPP15_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_VALID": null,
        "XIPHY_RIU_OR_0_RIU_RD_VALID_LOW_PIN": null,
        "XIPHY_RIU_OR_0_RIU_RD_VALID_UPP_PIN": null
    }
}
