$version Generated by VerilatedVcd $end
$date Thu Oct  6 15:08:06 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  8 % in [7:0] $end
  $var wire  8 & out [7:0] $end
  $var wire  1 $ reset $end
  $scope module accumulator $end
   $var wire  1 # clk $end
   $var wire  8 ' dff [7:0] $end
   $var wire  8 % in [7:0] $end
   $var wire  8 & out [7:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000 %
b00000000 &
b00000000 '
#1
1#
#2
0#
0$
#3
1#
#4
0#
#5
1#
#6
0#
b00000001 %
#7
1#
b00000001 &
b00000001 '
#8
0#
#9
1#
b00000010 &
b00000010 '
#10
0#
#11
1#
b00000011 &
b00000011 '
#12
0#
#13
1#
b00000100 &
b00000100 '
#14
0#
#15
1#
b00000101 &
b00000101 '
#16
0#
#17
1#
b00000110 &
b00000110 '
#18
0#
#19
1#
b00000111 &
b00000111 '
#20
0#
#21
1#
b00001000 &
b00001000 '
#22
0#
#23
1#
b00001001 &
b00001001 '
#24
0#
#25
1#
b00001010 &
b00001010 '
#26
0#
#27
1#
b00001011 &
b00001011 '
#28
0#
#29
1#
b00001100 &
b00001100 '
#30
0#
#31
1#
b00001101 &
b00001101 '
#32
0#
#33
1#
b00001110 &
b00001110 '
#34
0#
#35
1#
b00001111 &
b00001111 '
#36
0#
#37
1#
b00010000 &
b00010000 '
#38
0#
#39
1#
b00010001 &
b00010001 '
#40
0#
#41
1#
b00010010 &
b00010010 '
#42
0#
#43
1#
b00010011 &
b00010011 '
#44
0#
#45
1#
b00010100 &
b00010100 '
#46
0#
#47
1#
b00010101 &
b00010101 '
#48
0#
#49
1#
b00010110 &
b00010110 '
