--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Mojo\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1434 paths analyzed, 226 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.227ns.
--------------------------------------------------------------------------------
Slack:                  14.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/beep_cond/M_last_q (FF)
  Destination:          twitter/M_timer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.536ns (Levels of Logic = 1)
  Clock Path Skew:      -0.656ns (0.601 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/beep_cond/M_last_q to twitter/M_timer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   beep_button_IBUF
                                                       twitter/beep_cond/M_last_q
    SLICE_X19Y50.A2      net (fanout=7)        1.354   twitter/M_last_q
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y47.SR      net (fanout=4)        0.716   twitter/Mcount_M_timer_q_val
    SLICE_X18Y47.CLK     Tsrck                 0.429   twitter/M_timer_q[3]
                                                       twitter/M_timer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (2.466ns logic, 2.070ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack:                  14.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/beep_cond/M_last_q (FF)
  Destination:          twitter/M_timer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 1)
  Clock Path Skew:      -0.656ns (0.601 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/beep_cond/M_last_q to twitter/M_timer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   beep_button_IBUF
                                                       twitter/beep_cond/M_last_q
    SLICE_X19Y50.A2      net (fanout=7)        1.354   twitter/M_last_q
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y47.SR      net (fanout=4)        0.716   twitter/Mcount_M_timer_q_val
    SLICE_X18Y47.CLK     Tsrck                 0.418   twitter/M_timer_q[3]
                                                       twitter/M_timer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (2.455ns logic, 2.070ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  14.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/beep_cond/M_last_q (FF)
  Destination:          twitter/M_timer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.656ns (0.601 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/beep_cond/M_last_q to twitter/M_timer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   beep_button_IBUF
                                                       twitter/beep_cond/M_last_q
    SLICE_X19Y50.A2      net (fanout=7)        1.354   twitter/M_last_q
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y47.SR      net (fanout=4)        0.716   twitter/Mcount_M_timer_q_val
    SLICE_X18Y47.CLK     Tsrck                 0.395   twitter/M_timer_q[3]
                                                       twitter/M_timer_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (2.432ns logic, 2.070ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  14.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          twitter/M_timer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.095ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.689 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to twitter/M_timer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y50.A4      net (fanout=14)       3.261   M_reset_cond_out
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y47.SR      net (fanout=4)        0.716   twitter/Mcount_M_timer_q_val
    SLICE_X18Y47.CLK     Tsrck                 0.429   twitter/M_timer_q[3]
                                                       twitter/M_timer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (1.118ns logic, 3.977ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  14.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/beep_cond/M_last_q (FF)
  Destination:          twitter/M_timer_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 1)
  Clock Path Skew:      -0.656ns (0.601 - 1.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/beep_cond/M_last_q to twitter/M_timer_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   beep_button_IBUF
                                                       twitter/beep_cond/M_last_q
    SLICE_X19Y50.A2      net (fanout=7)        1.354   twitter/M_last_q
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y47.SR      net (fanout=4)        0.716   twitter/Mcount_M_timer_q_val
    SLICE_X18Y47.CLK     Tsrck                 0.381   twitter/M_timer_q[3]
                                                       twitter/M_timer_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (2.418ns logic, 2.070ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  14.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          twitter/M_timer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.084ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.689 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to twitter/M_timer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y50.A4      net (fanout=14)       3.261   M_reset_cond_out
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y47.SR      net (fanout=4)        0.716   twitter/Mcount_M_timer_q_val
    SLICE_X18Y47.CLK     Tsrck                 0.418   twitter/M_timer_q[3]
                                                       twitter/M_timer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (1.107ns logic, 3.977ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  14.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          twitter/M_timer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.689 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to twitter/M_timer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y50.A4      net (fanout=14)       3.261   M_reset_cond_out
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y47.SR      net (fanout=4)        0.716   twitter/Mcount_M_timer_q_val
    SLICE_X18Y47.CLK     Tsrck                 0.395   twitter/M_timer_q[3]
                                                       twitter/M_timer_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (1.084ns logic, 3.977ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  14.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          twitter/M_timer_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.689 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to twitter/M_timer_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y50.A4      net (fanout=14)       3.261   M_reset_cond_out
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y47.SR      net (fanout=4)        0.716   twitter/Mcount_M_timer_q_val
    SLICE_X18Y47.CLK     Tsrck                 0.381   twitter/M_timer_q[3]
                                                       twitter/M_timer_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (1.070ns logic, 3.977ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  14.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/beep_cond/M_last_q (FF)
  Destination:          twitter/M_timer_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.404ns (Levels of Logic = 1)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/beep_cond/M_last_q to twitter/M_timer_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   beep_button_IBUF
                                                       twitter/beep_cond/M_last_q
    SLICE_X19Y50.A2      net (fanout=7)        1.354   twitter/M_last_q
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y50.SR      net (fanout=4)        0.584   twitter/Mcount_M_timer_q_val
    SLICE_X18Y50.CLK     Tsrck                 0.429   twitter/M_timer_q[13]
                                                       twitter/M_timer_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.404ns (2.466ns logic, 1.938ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  14.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/beep_cond/M_last_q (FF)
  Destination:          twitter/M_timer_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 1)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/beep_cond/M_last_q to twitter/M_timer_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   beep_button_IBUF
                                                       twitter/beep_cond/M_last_q
    SLICE_X19Y50.A2      net (fanout=7)        1.354   twitter/M_last_q
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y50.SR      net (fanout=4)        0.584   twitter/Mcount_M_timer_q_val
    SLICE_X18Y50.CLK     Tsrck                 0.418   twitter/M_timer_q[13]
                                                       twitter/M_timer_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (2.455ns logic, 1.938ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack:                  15.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          twitter/M_timer_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.963ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.750 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to twitter/M_timer_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y50.A4      net (fanout=14)       3.261   M_reset_cond_out
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y50.SR      net (fanout=4)        0.584   twitter/Mcount_M_timer_q_val
    SLICE_X18Y50.CLK     Tsrck                 0.429   twitter/M_timer_q[13]
                                                       twitter/M_timer_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.963ns (1.118ns logic, 3.845ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/beep_cond/M_last_q (FF)
  Destination:          twitter/M_timer_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.361ns (Levels of Logic = 1)
  Clock Path Skew:      -0.586ns (0.298 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/beep_cond/M_last_q to twitter/M_timer_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   beep_button_IBUF
                                                       twitter/beep_cond/M_last_q
    SLICE_X19Y50.A2      net (fanout=7)        1.354   twitter/M_last_q
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y49.SR      net (fanout=4)        0.575   twitter/Mcount_M_timer_q_val
    SLICE_X18Y49.CLK     Tsrck                 0.395   twitter/M_timer_q[11]
                                                       twitter/M_timer_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.361ns (2.432ns logic, 1.929ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  15.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          twitter/M_timer_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.750 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to twitter/M_timer_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y50.A4      net (fanout=14)       3.261   M_reset_cond_out
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y50.SR      net (fanout=4)        0.584   twitter/Mcount_M_timer_q_val
    SLICE_X18Y50.CLK     Tsrck                 0.418   twitter/M_timer_q[13]
                                                       twitter/M_timer_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (1.107ns logic, 3.845ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  15.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/beep_cond/M_last_q (FF)
  Destination:          twitter/M_timer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.352ns (Levels of Logic = 1)
  Clock Path Skew:      -0.586ns (0.298 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/beep_cond/M_last_q to twitter/M_timer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   beep_button_IBUF
                                                       twitter/beep_cond/M_last_q
    SLICE_X19Y50.A2      net (fanout=7)        1.354   twitter/M_last_q
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y48.SR      net (fanout=4)        0.532   twitter/Mcount_M_timer_q_val
    SLICE_X18Y48.CLK     Tsrck                 0.429   twitter/M_timer_q[7]
                                                       twitter/M_timer_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.352ns (2.466ns logic, 1.886ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack:                  15.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/beep_cond/M_last_q (FF)
  Destination:          twitter/M_timer_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 1)
  Clock Path Skew:      -0.586ns (0.298 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/beep_cond/M_last_q to twitter/M_timer_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   beep_button_IBUF
                                                       twitter/beep_cond/M_last_q
    SLICE_X19Y50.A2      net (fanout=7)        1.354   twitter/M_last_q
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y49.SR      net (fanout=4)        0.575   twitter/Mcount_M_timer_q_val
    SLICE_X18Y49.CLK     Tsrck                 0.381   twitter/M_timer_q[11]
                                                       twitter/M_timer_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (2.418ns logic, 1.929ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack:                  15.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbers/ctr/M_ctr_q_0 (FF)
  Destination:          twitter/M_voltage_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.038ns (0.662 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbers/ctr/M_ctr_q_0 to twitter/M_voltage_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   M_ctr_q_3
                                                       numbers/ctr/M_ctr_q_0
    SLICE_X11Y35.A2      net (fanout=22)       1.272   M_ctr_q_0
    SLICE_X11Y35.A       Tilo                  0.259   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o[15]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>1
    SLICE_X11Y38.A6      net (fanout=1)        0.541   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o[15]
    SLICE_X11Y38.A       Tilo                  0.259   twitter/M_frequency_counter_q[15]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>3
    SLICE_X19Y50.CE      net (fanout=9)        1.698   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o
    SLICE_X19Y50.CLK     Tceck                 0.408   twitter/M_voltage_q_0
                                                       twitter/M_voltage_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.451ns logic, 3.511ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  15.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          twitter/M_timer_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.752 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to twitter/M_timer_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y50.A4      net (fanout=14)       3.261   M_reset_cond_out
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y49.SR      net (fanout=4)        0.575   twitter/Mcount_M_timer_q_val
    SLICE_X18Y49.CLK     Tsrck                 0.395   twitter/M_timer_q[11]
                                                       twitter/M_timer_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (1.084ns logic, 3.836ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          twitter/M_timer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.752 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to twitter/M_timer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y50.A4      net (fanout=14)       3.261   M_reset_cond_out
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y48.SR      net (fanout=4)        0.532   twitter/Mcount_M_timer_q_val
    SLICE_X18Y48.CLK     Tsrck                 0.429   twitter/M_timer_q[7]
                                                       twitter/M_timer_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (1.118ns logic, 3.793ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          twitter/M_timer_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.752 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to twitter/M_timer_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y50.A4      net (fanout=14)       3.261   M_reset_cond_out
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y49.SR      net (fanout=4)        0.575   twitter/Mcount_M_timer_q_val
    SLICE_X18Y49.CLK     Tsrck                 0.381   twitter/M_timer_q[11]
                                                       twitter/M_timer_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.906ns (1.070ns logic, 3.836ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  15.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/beep_cond/M_last_q (FF)
  Destination:          twitter/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.304ns (Levels of Logic = 1)
  Clock Path Skew:      -0.586ns (0.298 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/beep_cond/M_last_q to twitter/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   beep_button_IBUF
                                                       twitter/beep_cond/M_last_q
    SLICE_X19Y50.A2      net (fanout=7)        1.354   twitter/M_last_q
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y48.SR      net (fanout=4)        0.532   twitter/Mcount_M_timer_q_val
    SLICE_X18Y48.CLK     Tsrck                 0.381   twitter/M_timer_q[7]
                                                       twitter/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (2.418ns logic, 1.886ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack:                  15.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          twitter/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.752 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to twitter/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y50.A4      net (fanout=14)       3.261   M_reset_cond_out
    SLICE_X19Y50.A       Tilo                  0.259   twitter/M_voltage_q_0
                                                       twitter/Mcount_M_timer_q_val1
    SLICE_X18Y48.SR      net (fanout=4)        0.532   twitter/Mcount_M_timer_q_val
    SLICE_X18Y48.CLK     Tsrck                 0.381   twitter/M_timer_q[7]
                                                       twitter/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (1.070ns logic, 3.793ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/M_frequency_counter_q_7 (FF)
  Destination:          twitter/M_voltage_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.599ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.662 - 0.647)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/M_frequency_counter_q_7 to twitter/M_voltage_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.DMUX    Tshcko                0.518   twitter/M_frequency_counter_q[8]
                                                       twitter/M_frequency_counter_q_7
    SLICE_X11Y37.D3      net (fanout=2)        0.975   twitter/M_frequency_counter_q[7]
    SLICE_X11Y37.D       Tilo                  0.259   twitter/M_frequency_counter_q[13]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>2
    SLICE_X11Y38.A4      net (fanout=1)        0.482   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>1
    SLICE_X11Y38.A       Tilo                  0.259   twitter/M_frequency_counter_q[15]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>3
    SLICE_X19Y50.CE      net (fanout=9)        1.698   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o
    SLICE_X19Y50.CLK     Tceck                 0.408   twitter/M_voltage_q_0
                                                       twitter/M_voltage_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.599ns (1.444ns logic, 3.155ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  15.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/M_frequency_counter_q_10 (FF)
  Destination:          twitter/M_voltage_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.369ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.662 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/M_frequency_counter_q_10 to twitter/M_voltage_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BMUX    Tshcko                0.518   twitter/M_frequency_counter_q[13]
                                                       twitter/M_frequency_counter_q_10
    SLICE_X11Y37.D1      net (fanout=2)        0.745   twitter/M_frequency_counter_q[10]
    SLICE_X11Y37.D       Tilo                  0.259   twitter/M_frequency_counter_q[13]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>2
    SLICE_X11Y38.A4      net (fanout=1)        0.482   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>1
    SLICE_X11Y38.A       Tilo                  0.259   twitter/M_frequency_counter_q[15]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>3
    SLICE_X19Y50.CE      net (fanout=9)        1.698   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o
    SLICE_X19Y50.CLK     Tceck                 0.408   twitter/M_voltage_q_0
                                                       twitter/M_voltage_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.369ns (1.444ns logic, 2.925ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/beep_cond/M_last_q (FF)
  Destination:          twitter/M_timer_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.741ns (Levels of Logic = 1)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/beep_cond/M_last_q to twitter/M_timer_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   beep_button_IBUF
                                                       twitter/beep_cond/M_last_q
    SLICE_X16Y49.A1      net (fanout=7)        1.624   twitter/M_last_q
    SLICE_X16Y49.CLK     Tas                   0.339   twitter/M_timer_q[9]
                                                       twitter/M_timer_q_4_glue_set
                                                       twitter/M_timer_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (2.117ns logic, 1.624ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack:                  15.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/M_frequency_counter_q_2 (FF)
  Destination:          twitter/M_voltage_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.662 - 0.647)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/M_frequency_counter_q_2 to twitter/M_voltage_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   twitter/M_frequency_counter_q[8]
                                                       twitter/M_frequency_counter_q_2
    SLICE_X11Y35.A1      net (fanout=2)        0.733   twitter/M_frequency_counter_q[2]
    SLICE_X11Y35.A       Tilo                  0.259   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o[15]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>1
    SLICE_X11Y38.A6      net (fanout=1)        0.541   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o[15]
    SLICE_X11Y38.A       Tilo                  0.259   twitter/M_frequency_counter_q[15]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>3
    SLICE_X19Y50.CE      net (fanout=9)        1.698   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o
    SLICE_X19Y50.CLK     Tceck                 0.408   twitter/M_voltage_q_0
                                                       twitter/M_voltage_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.356ns logic, 2.972ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/M_frequency_counter_q_9 (FF)
  Destination:          twitter/M_voltage_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.662 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/M_frequency_counter_q_9 to twitter/M_voltage_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.AQ      Tcko                  0.430   twitter/M_frequency_counter_q[13]
                                                       twitter/M_frequency_counter_q_9
    SLICE_X11Y37.D2      net (fanout=2)        0.737   twitter/M_frequency_counter_q[9]
    SLICE_X11Y37.D       Tilo                  0.259   twitter/M_frequency_counter_q[13]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>2
    SLICE_X11Y38.A4      net (fanout=1)        0.482   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>1
    SLICE_X11Y38.A       Tilo                  0.259   twitter/M_frequency_counter_q[15]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>3
    SLICE_X19Y50.CE      net (fanout=9)        1.698   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o
    SLICE_X19Y50.CLK     Tceck                 0.408   twitter/M_voltage_q_0
                                                       twitter/M_voltage_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (1.356ns logic, 2.917ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/M_timer_q_4 (FF)
  Destination:          twitter/M_timer_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.298 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/M_timer_q_4 to twitter/M_timer_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.AQ      Tcko                  0.525   twitter/M_timer_q[9]
                                                       twitter/M_timer_q_4
    SLICE_X19Y47.A4      net (fanout=3)        0.886   twitter/M_timer_q[4]
    SLICE_X19Y47.A       Tilo                  0.259   twitter/out1
                                                       twitter/out2
    SLICE_X19Y49.C5      net (fanout=1)        1.128   twitter/out1
    SLICE_X19Y49.C       Tilo                  0.259   twitter/M_sound_q_0
                                                       twitter/out3
    SLICE_X19Y49.A1      net (fanout=10)       0.801   twitter/M_sound_d
    SLICE_X19Y49.CLK     Tas                   0.373   twitter/M_sound_q_0
                                                       twitter/M_timer_q_14_glue_set
                                                       twitter/M_timer_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (1.416ns logic, 2.815ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  15.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/M_timer_q_4 (FF)
  Destination:          twitter/M_timer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/M_timer_q_4 to twitter/M_timer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.AQ      Tcko                  0.525   twitter/M_timer_q[9]
                                                       twitter/M_timer_q_4
    SLICE_X19Y47.A4      net (fanout=3)        0.886   twitter/M_timer_q[4]
    SLICE_X19Y47.A       Tilo                  0.259   twitter/out1
                                                       twitter/out2
    SLICE_X19Y49.C5      net (fanout=1)        1.128   twitter/out1
    SLICE_X19Y49.C       Tilo                  0.259   twitter/M_sound_q_0
                                                       twitter/out3
    SLICE_X16Y49.D2      net (fanout=10)       0.830   twitter/M_sound_d
    SLICE_X16Y49.CLK     Tas                   0.339   twitter/M_timer_q[9]
                                                       twitter/M_timer_q_9_glue_set
                                                       twitter/M_timer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (1.382ns logic, 2.844ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  15.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbers/ctr/M_ctr_q_0 (FF)
  Destination:          twitter/M_frequency_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.178ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.623 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbers/ctr/M_ctr_q_0 to twitter/M_frequency_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   M_ctr_q_3
                                                       numbers/ctr/M_ctr_q_0
    SLICE_X11Y35.A2      net (fanout=22)       1.272   M_ctr_q_0
    SLICE_X11Y35.A       Tilo                  0.259   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o[15]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>1
    SLICE_X11Y38.A6      net (fanout=1)        0.541   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o[15]
    SLICE_X11Y38.A       Tilo                  0.259   twitter/M_frequency_counter_q[15]
                                                       twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o<15>3
    SLICE_X11Y36.D2      net (fanout=9)        0.949   twitter/M_frequency_counter_q[15]_GND_3_o_equal_8_o
    SLICE_X11Y36.CLK     Tas                   0.373   twitter/M_frequency_counter_q[8]
                                                       twitter/Mcount_M_frequency_counter_q_eqn_81
                                                       twitter/M_frequency_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.178ns (1.416ns logic, 2.762ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  15.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               twitter/M_timer_q_4 (FF)
  Destination:          twitter/M_timer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: twitter/M_timer_q_4 to twitter/M_timer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.AQ      Tcko                  0.525   twitter/M_timer_q[9]
                                                       twitter/M_timer_q_4
    SLICE_X19Y47.A4      net (fanout=3)        0.886   twitter/M_timer_q[4]
    SLICE_X19Y47.A       Tilo                  0.259   twitter/out1
                                                       twitter/out2
    SLICE_X19Y49.C5      net (fanout=1)        1.128   twitter/out1
    SLICE_X19Y49.C       Tilo                  0.259   twitter/M_sound_q_0
                                                       twitter/out3
    SLICE_X16Y49.C2      net (fanout=10)       0.768   twitter/M_sound_d
    SLICE_X16Y49.CLK     Tas                   0.339   twitter/M_timer_q[9]
                                                       twitter/M_timer_q_8_glue_set
                                                       twitter/M_timer_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.382ns logic, 2.782ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: beep_button_IBUF/CLK0
  Logical resource: twitter/beep_cond/M_last_q/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: numbers/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: numbers/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: numbers/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: numbers/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: numbers/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: numbers/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: numbers/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: numbers/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: numbers/ctr/M_ctr_q[11]/CLK
  Logical resource: numbers/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: numbers/ctr/M_ctr_q[11]/CLK
  Logical resource: numbers/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: numbers/ctr/M_ctr_q[11]/CLK
  Logical resource: numbers/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: numbers/ctr/M_ctr_q[11]/CLK
  Logical resource: numbers/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: numbers/ctr/M_ctr_q[15]/CLK
  Logical resource: numbers/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: numbers/ctr/M_ctr_q[15]/CLK
  Logical resource: numbers/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: numbers/ctr/M_ctr_q[15]/CLK
  Logical resource: numbers/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: numbers/ctr/M_ctr_q[15]/CLK
  Logical resource: numbers/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: numbers/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: numbers/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: numbers/ctr/M_ctr_q_18/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: twitter/M_timer_q[9]/CLK
  Logical resource: twitter/M_timer_q_4/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: twitter/M_timer_q[9]/CLK
  Logical resource: twitter/M_timer_q_6/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: twitter/M_timer_q[9]/CLK
  Logical resource: twitter/M_timer_q_8/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: twitter/M_timer_q[9]/CLK
  Logical resource: twitter/M_timer_q_9/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: twitter/M_timer_q[3]/CLK
  Logical resource: twitter/M_timer_q_0/CK
  Location pin: SLICE_X18Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: twitter/M_timer_q[3]/CLK
  Logical resource: twitter/M_timer_q_1/CK
  Location pin: SLICE_X18Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.227|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1434 paths, 0 nets, and 218 connections

Design statistics:
   Minimum period:   5.227ns{1}   (Maximum frequency: 191.314MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 03:36:31 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



