Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 31 13:56:52 2022
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_control_sets_placed.rpt
| Design       : lab5
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           29 |
| No           | No                    | Yes                    |              29 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------+------------------+------------------+----------------+
|      Clock Signal      |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+-------------------+------------------+------------------+----------------+
|  op3/state_reg[2]_2[0] |                   |                  |                2 |              4 |
|  op3/E[0]              |                   |                  |                2 |              4 |
|  op3/state_reg[2]_1[0] |                   |                  |                1 |              4 |
|  op3/state_reg[2]_3[0] |                   |                  |                2 |              4 |
|  clk20_BUFG            | b[2]_i_1_n_0      | op1/AR[0]        |                4 |              6 |
|  cd3/CLK               |                   |                  |                4 |              8 |
|  clk20_BUFG            |                   |                  |                3 |             10 |
|  clk20_BUFG            | op2/E[0]          | op1/AR[0]        |                4 |             10 |
|  clk20_BUFG            | ans[15]_i_1_n_0   | op1/AR[0]        |                6 |             16 |
|  clk20_BUFG            | guess[15]_i_1_n_0 | op1/AR[0]        |                4 |             16 |
|  clk20_BUFG            |                   | op1/AR[0]        |               13 |             29 |
|  clk_IBUF_BUFG         |                   |                  |               15 |             57 |
+------------------------+-------------------+------------------+------------------+----------------+


