Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 31 19:51:28 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.676    -1417.875                    700                 2110        0.117        0.000                      0                 2110        4.500        0.000                       0                   911  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.676    -1417.875                    700                 2110        0.117        0.000                      0                 2110        4.500        0.000                       0                   911  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          700  Failing Endpoints,  Worst Slack       -3.676ns,  Total Violation    -1417.875ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.676ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.599ns  (logic 4.008ns (29.472%)  route 9.591ns (70.528%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.539     5.123    sigma/pc/clk_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  sigma/pc/M_pc_q_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  sigma/pc/M_pc_q_reg[9]_rep__0/Q
                         net (fo=97, routed)          1.274     6.853    sigma/pc/M_pc_q_reg[9]_rep__0_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.977 r  sigma/pc/M_r_q[356]_i_34/O
                         net (fo=1, routed)           0.000     6.977    sigma/pc/M_r_q[356]_i_34_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  sigma/pc/M_r_q_reg[356]_i_26/O
                         net (fo=1, routed)           0.817     8.006    sigma/pc/M_r_q_reg[356]_i_26_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.299     8.305 r  sigma/pc/M_r_q[356]_i_10/O
                         net (fo=51, routed)          0.457     8.762    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  sigma/pc/io_led_OBUF[18]_inst_i_75/O
                         net (fo=2, routed)           0.823     9.709    sigma/pc/io_led_OBUF[18]_inst_i_75_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.833 r  sigma/pc/io_led_OBUF[18]_inst_i_50/O
                         net (fo=128, routed)         1.168    11.000    sigma/rf/M_rf_ra2[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.124 f  sigma/rf/ram_reg_i_241/O
                         net (fo=1, routed)           0.665    11.789    sigma/rf/ram_reg_i_241_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.913 f  sigma/rf/ram_reg_i_119/O
                         net (fo=4, routed)           0.581    12.494    sigma/pc/M_r_q[491]_i_16_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.153    12.647 r  sigma/pc/io_led_OBUF[19]_inst_i_6/O
                         net (fo=25, routed)          1.095    13.742    sigma/pc/p_0_out[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I0_O)        0.327    14.069 r  sigma/pc/io_led_OBUF[22]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.069    sigma/pc/io_led_OBUF[22]_inst_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.445 r  sigma/pc/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.445    sigma/pc/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  sigma/pc/io_led_OBUF[22]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.562    sigma/pc/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 f  sigma/pc/M_r_q_reg[491]_i_6/O[2]
                         net (fo=2, routed)           0.821    15.622    sigma/rf/io_led_OBUF[16]_inst_i_13_0[2]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.301    15.923 f  sigma/rf/io_led_OBUF[16]_inst_i_17/O
                         net (fo=1, routed)           0.149    16.072    sigma/rf/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.124    16.196 f  sigma/rf/io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.311    16.507    sigma/pc/io_led_OBUF[16]_inst_i_2_1
    SLICE_X13Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.631 r  sigma/pc/io_led_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.154    16.785    sigma/pc/io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124    16.909 r  sigma/pc/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.909    sigma/pc/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    17.147 r  sigma/pc/io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.461    17.609    sigma/pc/io_led_OBUF[0]
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.298    17.907 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.816    18.722    sigma/rf/M_rf_wd[0]
    SLICE_X10Y82         FDRE                                         r  sigma/rf/M_r_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.433    14.837    sigma/rf/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  sigma/rf/M_r_q_reg[32]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X10Y82         FDRE (Setup_fdre_C_D)       -0.013    15.047    sigma/rf/M_r_q_reg[32]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -18.722    
  -------------------------------------------------------------------
                         slack                                 -3.676    

Slack (VIOLATED) :        -3.662ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.554ns  (logic 4.008ns (29.570%)  route 9.546ns (70.430%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.539     5.123    sigma/pc/clk_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  sigma/pc/M_pc_q_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  sigma/pc/M_pc_q_reg[9]_rep__0/Q
                         net (fo=97, routed)          1.274     6.853    sigma/pc/M_pc_q_reg[9]_rep__0_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.977 r  sigma/pc/M_r_q[356]_i_34/O
                         net (fo=1, routed)           0.000     6.977    sigma/pc/M_r_q[356]_i_34_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  sigma/pc/M_r_q_reg[356]_i_26/O
                         net (fo=1, routed)           0.817     8.006    sigma/pc/M_r_q_reg[356]_i_26_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.299     8.305 r  sigma/pc/M_r_q[356]_i_10/O
                         net (fo=51, routed)          0.457     8.762    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  sigma/pc/io_led_OBUF[18]_inst_i_75/O
                         net (fo=2, routed)           0.823     9.709    sigma/pc/io_led_OBUF[18]_inst_i_75_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.833 r  sigma/pc/io_led_OBUF[18]_inst_i_50/O
                         net (fo=128, routed)         1.168    11.000    sigma/rf/M_rf_ra2[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.124 f  sigma/rf/ram_reg_i_241/O
                         net (fo=1, routed)           0.665    11.789    sigma/rf/ram_reg_i_241_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.913 f  sigma/rf/ram_reg_i_119/O
                         net (fo=4, routed)           0.581    12.494    sigma/pc/M_r_q[491]_i_16_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.153    12.647 r  sigma/pc/io_led_OBUF[19]_inst_i_6/O
                         net (fo=25, routed)          1.095    13.742    sigma/pc/p_0_out[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I0_O)        0.327    14.069 r  sigma/pc/io_led_OBUF[22]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.069    sigma/pc/io_led_OBUF[22]_inst_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.445 r  sigma/pc/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.445    sigma/pc/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  sigma/pc/io_led_OBUF[22]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.562    sigma/pc/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 f  sigma/pc/M_r_q_reg[491]_i_6/O[2]
                         net (fo=2, routed)           0.821    15.622    sigma/rf/io_led_OBUF[16]_inst_i_13_0[2]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.301    15.923 f  sigma/rf/io_led_OBUF[16]_inst_i_17/O
                         net (fo=1, routed)           0.149    16.072    sigma/rf/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.124    16.196 f  sigma/rf/io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.311    16.507    sigma/pc/io_led_OBUF[16]_inst_i_2_1
    SLICE_X13Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.631 r  sigma/pc/io_led_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.154    16.785    sigma/pc/io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124    16.909 r  sigma/pc/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.909    sigma/pc/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    17.147 r  sigma/pc/io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.461    17.609    sigma/pc/io_led_OBUF[0]
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.298    17.907 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.771    18.677    sigma/rf/M_rf_wd[0]
    SLICE_X15Y78         FDRE                                         r  sigma/rf/M_r_q_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.428    14.832    sigma/rf/clk_IBUF_BUFG
    SLICE_X15Y78         FDRE                                         r  sigma/rf/M_r_q_reg[160]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X15Y78         FDRE (Setup_fdre_C_D)       -0.040    15.015    sigma/rf/M_r_q_reg[160]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -18.677    
  -------------------------------------------------------------------
                         slack                                 -3.662    

Slack (VIOLATED) :        -3.583ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[416]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.469ns  (logic 4.008ns (29.757%)  route 9.461ns (70.243%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.539     5.123    sigma/pc/clk_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  sigma/pc/M_pc_q_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  sigma/pc/M_pc_q_reg[9]_rep__0/Q
                         net (fo=97, routed)          1.274     6.853    sigma/pc/M_pc_q_reg[9]_rep__0_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.977 r  sigma/pc/M_r_q[356]_i_34/O
                         net (fo=1, routed)           0.000     6.977    sigma/pc/M_r_q[356]_i_34_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  sigma/pc/M_r_q_reg[356]_i_26/O
                         net (fo=1, routed)           0.817     8.006    sigma/pc/M_r_q_reg[356]_i_26_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.299     8.305 r  sigma/pc/M_r_q[356]_i_10/O
                         net (fo=51, routed)          0.457     8.762    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  sigma/pc/io_led_OBUF[18]_inst_i_75/O
                         net (fo=2, routed)           0.823     9.709    sigma/pc/io_led_OBUF[18]_inst_i_75_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.833 r  sigma/pc/io_led_OBUF[18]_inst_i_50/O
                         net (fo=128, routed)         1.168    11.000    sigma/rf/M_rf_ra2[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.124 f  sigma/rf/ram_reg_i_241/O
                         net (fo=1, routed)           0.665    11.789    sigma/rf/ram_reg_i_241_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.913 f  sigma/rf/ram_reg_i_119/O
                         net (fo=4, routed)           0.581    12.494    sigma/pc/M_r_q[491]_i_16_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.153    12.647 r  sigma/pc/io_led_OBUF[19]_inst_i_6/O
                         net (fo=25, routed)          1.095    13.742    sigma/pc/p_0_out[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I0_O)        0.327    14.069 r  sigma/pc/io_led_OBUF[22]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.069    sigma/pc/io_led_OBUF[22]_inst_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.445 r  sigma/pc/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.445    sigma/pc/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  sigma/pc/io_led_OBUF[22]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.562    sigma/pc/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 f  sigma/pc/M_r_q_reg[491]_i_6/O[2]
                         net (fo=2, routed)           0.821    15.622    sigma/rf/io_led_OBUF[16]_inst_i_13_0[2]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.301    15.923 f  sigma/rf/io_led_OBUF[16]_inst_i_17/O
                         net (fo=1, routed)           0.149    16.072    sigma/rf/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.124    16.196 f  sigma/rf/io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.311    16.507    sigma/pc/io_led_OBUF[16]_inst_i_2_1
    SLICE_X13Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.631 r  sigma/pc/io_led_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.154    16.785    sigma/pc/io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124    16.909 r  sigma/pc/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.909    sigma/pc/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    17.147 r  sigma/pc/io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.461    17.609    sigma/pc/io_led_OBUF[0]
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.298    17.907 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.686    18.592    sigma/rf/M_rf_wd[0]
    SLICE_X15Y81         FDRE                                         r  sigma/rf/M_r_q_reg[416]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.430    14.834    sigma/rf/clk_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  sigma/rf/M_r_q_reg[416]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X15Y81         FDRE (Setup_fdre_C_D)       -0.047    15.010    sigma/rf/M_r_q_reg[416]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -18.592    
  -------------------------------------------------------------------
                         slack                                 -3.583    

Slack (VIOLATED) :        -3.577ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.469ns  (logic 4.008ns (29.757%)  route 9.461ns (70.243%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.539     5.123    sigma/pc/clk_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  sigma/pc/M_pc_q_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  sigma/pc/M_pc_q_reg[9]_rep__0/Q
                         net (fo=97, routed)          1.274     6.853    sigma/pc/M_pc_q_reg[9]_rep__0_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.977 r  sigma/pc/M_r_q[356]_i_34/O
                         net (fo=1, routed)           0.000     6.977    sigma/pc/M_r_q[356]_i_34_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  sigma/pc/M_r_q_reg[356]_i_26/O
                         net (fo=1, routed)           0.817     8.006    sigma/pc/M_r_q_reg[356]_i_26_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.299     8.305 r  sigma/pc/M_r_q[356]_i_10/O
                         net (fo=51, routed)          0.457     8.762    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  sigma/pc/io_led_OBUF[18]_inst_i_75/O
                         net (fo=2, routed)           0.823     9.709    sigma/pc/io_led_OBUF[18]_inst_i_75_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.833 r  sigma/pc/io_led_OBUF[18]_inst_i_50/O
                         net (fo=128, routed)         1.168    11.000    sigma/rf/M_rf_ra2[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.124 f  sigma/rf/ram_reg_i_241/O
                         net (fo=1, routed)           0.665    11.789    sigma/rf/ram_reg_i_241_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.913 f  sigma/rf/ram_reg_i_119/O
                         net (fo=4, routed)           0.581    12.494    sigma/pc/M_r_q[491]_i_16_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.153    12.647 r  sigma/pc/io_led_OBUF[19]_inst_i_6/O
                         net (fo=25, routed)          1.095    13.742    sigma/pc/p_0_out[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I0_O)        0.327    14.069 r  sigma/pc/io_led_OBUF[22]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.069    sigma/pc/io_led_OBUF[22]_inst_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.445 r  sigma/pc/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.445    sigma/pc/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  sigma/pc/io_led_OBUF[22]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.562    sigma/pc/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 f  sigma/pc/M_r_q_reg[491]_i_6/O[2]
                         net (fo=2, routed)           0.821    15.622    sigma/rf/io_led_OBUF[16]_inst_i_13_0[2]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.301    15.923 f  sigma/rf/io_led_OBUF[16]_inst_i_17/O
                         net (fo=1, routed)           0.149    16.072    sigma/rf/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.124    16.196 f  sigma/rf/io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.311    16.507    sigma/pc/io_led_OBUF[16]_inst_i_2_1
    SLICE_X13Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.631 r  sigma/pc/io_led_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.154    16.785    sigma/pc/io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124    16.909 r  sigma/pc/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.909    sigma/pc/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    17.147 r  sigma/pc/io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.461    17.609    sigma/pc/io_led_OBUF[0]
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.298    17.907 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.686    18.592    sigma/rf/M_rf_wd[0]
    SLICE_X15Y80         FDRE                                         r  sigma/rf/M_r_q_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.429    14.833    sigma/rf/clk_IBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  sigma/rf/M_r_q_reg[224]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X15Y80         FDRE (Setup_fdre_C_D)       -0.040    15.016    sigma/rf/M_r_q_reg[224]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -18.592    
  -------------------------------------------------------------------
                         slack                                 -3.577    

Slack (VIOLATED) :        -3.565ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[272]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.458ns  (logic 4.008ns (29.781%)  route 9.450ns (70.219%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.539     5.123    sigma/pc/clk_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  sigma/pc/M_pc_q_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  sigma/pc/M_pc_q_reg[9]_rep__0/Q
                         net (fo=97, routed)          1.274     6.853    sigma/pc/M_pc_q_reg[9]_rep__0_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.977 r  sigma/pc/M_r_q[356]_i_34/O
                         net (fo=1, routed)           0.000     6.977    sigma/pc/M_r_q[356]_i_34_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  sigma/pc/M_r_q_reg[356]_i_26/O
                         net (fo=1, routed)           0.817     8.006    sigma/pc/M_r_q_reg[356]_i_26_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.299     8.305 r  sigma/pc/M_r_q[356]_i_10/O
                         net (fo=51, routed)          0.457     8.762    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  sigma/pc/io_led_OBUF[18]_inst_i_75/O
                         net (fo=2, routed)           0.823     9.709    sigma/pc/io_led_OBUF[18]_inst_i_75_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.833 r  sigma/pc/io_led_OBUF[18]_inst_i_50/O
                         net (fo=128, routed)         1.168    11.000    sigma/rf/M_rf_ra2[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.124 f  sigma/rf/ram_reg_i_241/O
                         net (fo=1, routed)           0.665    11.789    sigma/rf/ram_reg_i_241_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.913 f  sigma/rf/ram_reg_i_119/O
                         net (fo=4, routed)           0.581    12.494    sigma/pc/M_r_q[491]_i_16_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.153    12.647 r  sigma/pc/io_led_OBUF[19]_inst_i_6/O
                         net (fo=25, routed)          1.095    13.742    sigma/pc/p_0_out[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I0_O)        0.327    14.069 r  sigma/pc/io_led_OBUF[22]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.069    sigma/pc/io_led_OBUF[22]_inst_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.445 r  sigma/pc/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.445    sigma/pc/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  sigma/pc/io_led_OBUF[22]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.562    sigma/pc/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 f  sigma/pc/M_r_q_reg[491]_i_6/O[2]
                         net (fo=2, routed)           0.821    15.622    sigma/rf/io_led_OBUF[16]_inst_i_13_0[2]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.301    15.923 f  sigma/rf/io_led_OBUF[16]_inst_i_17/O
                         net (fo=1, routed)           0.149    16.072    sigma/rf/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.124    16.196 f  sigma/rf/io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.311    16.507    sigma/pc/io_led_OBUF[16]_inst_i_2_1
    SLICE_X13Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.631 r  sigma/pc/io_led_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.154    16.785    sigma/pc/io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124    16.909 r  sigma/pc/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.909    sigma/pc/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    17.147 r  sigma/pc/io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.461    17.609    sigma/pc/io_led_OBUF[0]
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.298    17.907 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.675    18.581    sigma/rf/M_rf_wd[0]
    SLICE_X13Y81         FDRE                                         r  sigma/rf/M_r_q_reg[272]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.430    14.834    sigma/rf/clk_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  sigma/rf/M_r_q_reg[272]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)       -0.040    15.017    sigma/rf/M_r_q_reg[272]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -18.581    
  -------------------------------------------------------------------
                         slack                                 -3.565    

Slack (VIOLATED) :        -3.548ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[64]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.414ns  (logic 4.008ns (29.879%)  route 9.406ns (70.121%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.539     5.123    sigma/pc/clk_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  sigma/pc/M_pc_q_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  sigma/pc/M_pc_q_reg[9]_rep__0/Q
                         net (fo=97, routed)          1.274     6.853    sigma/pc/M_pc_q_reg[9]_rep__0_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.977 r  sigma/pc/M_r_q[356]_i_34/O
                         net (fo=1, routed)           0.000     6.977    sigma/pc/M_r_q[356]_i_34_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  sigma/pc/M_r_q_reg[356]_i_26/O
                         net (fo=1, routed)           0.817     8.006    sigma/pc/M_r_q_reg[356]_i_26_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.299     8.305 r  sigma/pc/M_r_q[356]_i_10/O
                         net (fo=51, routed)          0.457     8.762    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  sigma/pc/io_led_OBUF[18]_inst_i_75/O
                         net (fo=2, routed)           0.823     9.709    sigma/pc/io_led_OBUF[18]_inst_i_75_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.833 r  sigma/pc/io_led_OBUF[18]_inst_i_50/O
                         net (fo=128, routed)         1.168    11.000    sigma/rf/M_rf_ra2[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.124 f  sigma/rf/ram_reg_i_241/O
                         net (fo=1, routed)           0.665    11.789    sigma/rf/ram_reg_i_241_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.913 f  sigma/rf/ram_reg_i_119/O
                         net (fo=4, routed)           0.581    12.494    sigma/pc/M_r_q[491]_i_16_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.153    12.647 r  sigma/pc/io_led_OBUF[19]_inst_i_6/O
                         net (fo=25, routed)          1.095    13.742    sigma/pc/p_0_out[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I0_O)        0.327    14.069 r  sigma/pc/io_led_OBUF[22]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.069    sigma/pc/io_led_OBUF[22]_inst_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.445 r  sigma/pc/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.445    sigma/pc/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  sigma/pc/io_led_OBUF[22]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.562    sigma/pc/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 f  sigma/pc/M_r_q_reg[491]_i_6/O[2]
                         net (fo=2, routed)           0.821    15.622    sigma/rf/io_led_OBUF[16]_inst_i_13_0[2]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.301    15.923 f  sigma/rf/io_led_OBUF[16]_inst_i_17/O
                         net (fo=1, routed)           0.149    16.072    sigma/rf/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.124    16.196 f  sigma/rf/io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.311    16.507    sigma/pc/io_led_OBUF[16]_inst_i_2_1
    SLICE_X13Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.631 r  sigma/pc/io_led_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.154    16.785    sigma/pc/io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124    16.909 r  sigma/pc/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.909    sigma/pc/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    17.147 r  sigma/pc/io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.461    17.609    sigma/pc/io_led_OBUF[0]
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.298    17.907 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.631    18.537    sigma/rf/M_rf_wd[0]
    SLICE_X15Y79         FDRE                                         r  sigma/rf/M_r_q_reg[64]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.429    14.833    sigma/rf/clk_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  sigma/rf/M_r_q_reg[64]_lopt_replica/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X15Y79         FDRE (Setup_fdre_C_D)       -0.066    14.990    sigma/rf/M_r_q_reg[64]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -18.537    
  -------------------------------------------------------------------
                         slack                                 -3.548    

Slack (VIOLATED) :        -3.544ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.449ns  (logic 4.008ns (29.801%)  route 9.441ns (70.199%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.539     5.123    sigma/pc/clk_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  sigma/pc/M_pc_q_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  sigma/pc/M_pc_q_reg[9]_rep__0/Q
                         net (fo=97, routed)          1.274     6.853    sigma/pc/M_pc_q_reg[9]_rep__0_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.977 r  sigma/pc/M_r_q[356]_i_34/O
                         net (fo=1, routed)           0.000     6.977    sigma/pc/M_r_q[356]_i_34_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  sigma/pc/M_r_q_reg[356]_i_26/O
                         net (fo=1, routed)           0.817     8.006    sigma/pc/M_r_q_reg[356]_i_26_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.299     8.305 r  sigma/pc/M_r_q[356]_i_10/O
                         net (fo=51, routed)          0.457     8.762    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  sigma/pc/io_led_OBUF[18]_inst_i_75/O
                         net (fo=2, routed)           0.823     9.709    sigma/pc/io_led_OBUF[18]_inst_i_75_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.833 r  sigma/pc/io_led_OBUF[18]_inst_i_50/O
                         net (fo=128, routed)         1.168    11.000    sigma/rf/M_rf_ra2[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.124 f  sigma/rf/ram_reg_i_241/O
                         net (fo=1, routed)           0.665    11.789    sigma/rf/ram_reg_i_241_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.913 f  sigma/rf/ram_reg_i_119/O
                         net (fo=4, routed)           0.581    12.494    sigma/pc/M_r_q[491]_i_16_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.153    12.647 r  sigma/pc/io_led_OBUF[19]_inst_i_6/O
                         net (fo=25, routed)          1.095    13.742    sigma/pc/p_0_out[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I0_O)        0.327    14.069 r  sigma/pc/io_led_OBUF[22]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.069    sigma/pc/io_led_OBUF[22]_inst_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.445 r  sigma/pc/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.445    sigma/pc/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  sigma/pc/io_led_OBUF[22]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.562    sigma/pc/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 f  sigma/pc/M_r_q_reg[491]_i_6/O[2]
                         net (fo=2, routed)           0.821    15.622    sigma/rf/io_led_OBUF[16]_inst_i_13_0[2]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.301    15.923 f  sigma/rf/io_led_OBUF[16]_inst_i_17/O
                         net (fo=1, routed)           0.149    16.072    sigma/rf/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.124    16.196 f  sigma/rf/io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.311    16.507    sigma/pc/io_led_OBUF[16]_inst_i_2_1
    SLICE_X13Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.631 r  sigma/pc/io_led_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.154    16.785    sigma/pc/io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124    16.909 r  sigma/pc/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.909    sigma/pc/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    17.147 r  sigma/pc/io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.461    17.609    sigma/pc/io_led_OBUF[0]
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.298    17.907 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.665    18.572    sigma/rf/M_rf_wd[0]
    SLICE_X14Y79         FDRE                                         r  sigma/rf/M_r_q_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.429    14.833    sigma/rf/clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  sigma/rf/M_r_q_reg[192]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X14Y79         FDRE (Setup_fdre_C_D)       -0.028    15.028    sigma/rf/M_r_q_reg[192]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -18.572    
  -------------------------------------------------------------------
                         slack                                 -3.544    

Slack (VIOLATED) :        -3.541ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.435ns  (logic 4.008ns (29.833%)  route 9.427ns (70.167%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.539     5.123    sigma/pc/clk_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  sigma/pc/M_pc_q_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  sigma/pc/M_pc_q_reg[9]_rep__0/Q
                         net (fo=97, routed)          1.274     6.853    sigma/pc/M_pc_q_reg[9]_rep__0_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.977 r  sigma/pc/M_r_q[356]_i_34/O
                         net (fo=1, routed)           0.000     6.977    sigma/pc/M_r_q[356]_i_34_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  sigma/pc/M_r_q_reg[356]_i_26/O
                         net (fo=1, routed)           0.817     8.006    sigma/pc/M_r_q_reg[356]_i_26_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.299     8.305 r  sigma/pc/M_r_q[356]_i_10/O
                         net (fo=51, routed)          0.457     8.762    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  sigma/pc/io_led_OBUF[18]_inst_i_75/O
                         net (fo=2, routed)           0.823     9.709    sigma/pc/io_led_OBUF[18]_inst_i_75_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.833 r  sigma/pc/io_led_OBUF[18]_inst_i_50/O
                         net (fo=128, routed)         1.168    11.000    sigma/rf/M_rf_ra2[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.124 f  sigma/rf/ram_reg_i_241/O
                         net (fo=1, routed)           0.665    11.789    sigma/rf/ram_reg_i_241_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.913 f  sigma/rf/ram_reg_i_119/O
                         net (fo=4, routed)           0.581    12.494    sigma/pc/M_r_q[491]_i_16_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.153    12.647 r  sigma/pc/io_led_OBUF[19]_inst_i_6/O
                         net (fo=25, routed)          1.095    13.742    sigma/pc/p_0_out[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I0_O)        0.327    14.069 r  sigma/pc/io_led_OBUF[22]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.069    sigma/pc/io_led_OBUF[22]_inst_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.445 r  sigma/pc/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.445    sigma/pc/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  sigma/pc/io_led_OBUF[22]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.562    sigma/pc/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 f  sigma/pc/M_r_q_reg[491]_i_6/O[2]
                         net (fo=2, routed)           0.821    15.622    sigma/rf/io_led_OBUF[16]_inst_i_13_0[2]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.301    15.923 f  sigma/rf/io_led_OBUF[16]_inst_i_17/O
                         net (fo=1, routed)           0.149    16.072    sigma/rf/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.124    16.196 f  sigma/rf/io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.311    16.507    sigma/pc/io_led_OBUF[16]_inst_i_2_1
    SLICE_X13Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.631 r  sigma/pc/io_led_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.154    16.785    sigma/pc/io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124    16.909 r  sigma/pc/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.909    sigma/pc/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    17.147 r  sigma/pc/io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.461    17.609    sigma/pc/io_led_OBUF[0]
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.298    17.907 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.651    18.558    sigma/rf/M_rf_wd[0]
    SLICE_X9Y81          FDRE                                         r  sigma/rf/M_r_q_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.430    14.834    sigma/rf/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  sigma/rf/M_r_q_reg[256]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.040    15.017    sigma/rf/M_r_q_reg[256]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -18.558    
  -------------------------------------------------------------------
                         slack                                 -3.541    

Slack (VIOLATED) :        -3.540ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.457ns  (logic 4.008ns (29.784%)  route 9.449ns (70.216%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.539     5.123    sigma/pc/clk_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  sigma/pc/M_pc_q_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  sigma/pc/M_pc_q_reg[9]_rep__0/Q
                         net (fo=97, routed)          1.274     6.853    sigma/pc/M_pc_q_reg[9]_rep__0_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.977 r  sigma/pc/M_r_q[356]_i_34/O
                         net (fo=1, routed)           0.000     6.977    sigma/pc/M_r_q[356]_i_34_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  sigma/pc/M_r_q_reg[356]_i_26/O
                         net (fo=1, routed)           0.817     8.006    sigma/pc/M_r_q_reg[356]_i_26_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.299     8.305 r  sigma/pc/M_r_q[356]_i_10/O
                         net (fo=51, routed)          0.457     8.762    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  sigma/pc/io_led_OBUF[18]_inst_i_75/O
                         net (fo=2, routed)           0.823     9.709    sigma/pc/io_led_OBUF[18]_inst_i_75_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.833 r  sigma/pc/io_led_OBUF[18]_inst_i_50/O
                         net (fo=128, routed)         1.168    11.000    sigma/rf/M_rf_ra2[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.124 f  sigma/rf/ram_reg_i_241/O
                         net (fo=1, routed)           0.665    11.789    sigma/rf/ram_reg_i_241_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.913 f  sigma/rf/ram_reg_i_119/O
                         net (fo=4, routed)           0.581    12.494    sigma/pc/M_r_q[491]_i_16_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.153    12.647 r  sigma/pc/io_led_OBUF[19]_inst_i_6/O
                         net (fo=25, routed)          1.095    13.742    sigma/pc/p_0_out[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I0_O)        0.327    14.069 r  sigma/pc/io_led_OBUF[22]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.069    sigma/pc/io_led_OBUF[22]_inst_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.445 r  sigma/pc/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.445    sigma/pc/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  sigma/pc/io_led_OBUF[22]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.562    sigma/pc/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 f  sigma/pc/M_r_q_reg[491]_i_6/O[2]
                         net (fo=2, routed)           0.821    15.622    sigma/rf/io_led_OBUF[16]_inst_i_13_0[2]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.301    15.923 f  sigma/rf/io_led_OBUF[16]_inst_i_17/O
                         net (fo=1, routed)           0.149    16.072    sigma/rf/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.124    16.196 f  sigma/rf/io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.311    16.507    sigma/pc/io_led_OBUF[16]_inst_i_2_1
    SLICE_X13Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.631 r  sigma/pc/io_led_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.154    16.785    sigma/pc/io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124    16.909 r  sigma/pc/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.909    sigma/pc/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    17.147 r  sigma/pc/io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.461    17.609    sigma/pc/io_led_OBUF[0]
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.298    17.907 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.673    18.580    sigma/rf/M_rf_wd[0]
    SLICE_X12Y79         FDRE                                         r  sigma/rf/M_r_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.429    14.833    sigma/rf/clk_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  sigma/rf/M_r_q_reg[0]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X12Y79         FDRE (Setup_fdre_C_D)       -0.016    15.040    sigma/rf/M_r_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -18.580    
  -------------------------------------------------------------------
                         slack                                 -3.540    

Slack (VIOLATED) :        -3.536ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.414ns  (logic 4.008ns (29.879%)  route 9.406ns (70.121%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.539     5.123    sigma/pc/clk_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  sigma/pc/M_pc_q_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  sigma/pc/M_pc_q_reg[9]_rep__0/Q
                         net (fo=97, routed)          1.274     6.853    sigma/pc/M_pc_q_reg[9]_rep__0_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.977 r  sigma/pc/M_r_q[356]_i_34/O
                         net (fo=1, routed)           0.000     6.977    sigma/pc/M_r_q[356]_i_34_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  sigma/pc/M_r_q_reg[356]_i_26/O
                         net (fo=1, routed)           0.817     8.006    sigma/pc/M_r_q_reg[356]_i_26_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.299     8.305 r  sigma/pc/M_r_q[356]_i_10/O
                         net (fo=51, routed)          0.457     8.762    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  sigma/pc/io_led_OBUF[18]_inst_i_75/O
                         net (fo=2, routed)           0.823     9.709    sigma/pc/io_led_OBUF[18]_inst_i_75_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.833 r  sigma/pc/io_led_OBUF[18]_inst_i_50/O
                         net (fo=128, routed)         1.168    11.000    sigma/rf/M_rf_ra2[0]
    SLICE_X7Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.124 f  sigma/rf/ram_reg_i_241/O
                         net (fo=1, routed)           0.665    11.789    sigma/rf/ram_reg_i_241_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.913 f  sigma/rf/ram_reg_i_119/O
                         net (fo=4, routed)           0.581    12.494    sigma/pc/M_r_q[491]_i_16_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.153    12.647 r  sigma/pc/io_led_OBUF[19]_inst_i_6/O
                         net (fo=25, routed)          1.095    13.742    sigma/pc/p_0_out[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I0_O)        0.327    14.069 r  sigma/pc/io_led_OBUF[22]_inst_i_39/O
                         net (fo=1, routed)           0.000    14.069    sigma/pc/io_led_OBUF[22]_inst_i_39_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.445 r  sigma/pc/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.445    sigma/pc/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  sigma/pc/io_led_OBUF[22]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.562    sigma/pc/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 f  sigma/pc/M_r_q_reg[491]_i_6/O[2]
                         net (fo=2, routed)           0.821    15.622    sigma/rf/io_led_OBUF[16]_inst_i_13_0[2]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.301    15.923 f  sigma/rf/io_led_OBUF[16]_inst_i_17/O
                         net (fo=1, routed)           0.149    16.072    sigma/rf/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.124    16.196 f  sigma/rf/io_led_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.311    16.507    sigma/pc/io_led_OBUF[16]_inst_i_2_1
    SLICE_X13Y80         LUT3 (Prop_lut3_I2_O)        0.124    16.631 r  sigma/pc/io_led_OBUF[16]_inst_i_6/O
                         net (fo=1, routed)           0.154    16.785    sigma/pc/io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124    16.909 r  sigma/pc/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.909    sigma/pc/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    17.147 r  sigma/pc/io_led_OBUF[16]_inst_i_1/O
                         net (fo=3, routed)           0.461    17.609    sigma/pc/io_led_OBUF[0]
    SLICE_X11Y80         LUT5 (Prop_lut5_I0_O)        0.298    17.907 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.631    18.537    sigma/rf/M_rf_wd[0]
    SLICE_X15Y79         FDRE                                         r  sigma/rf/M_r_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         1.429    14.833    sigma/rf/clk_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  sigma/rf/M_r_q_reg[64]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X15Y79         FDRE (Setup_fdre_C_D)       -0.054    15.002    sigma/rf/M_r_q_reg[64]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -18.537    
  -------------------------------------------------------------------
                         slack                                 -3.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.591     1.535    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  sigma/arith/rand/M_x_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  sigma/arith/rand/M_x_q_reg[31]/Q
                         net (fo=2, routed)           0.065     1.741    sigma/arith/rand/M_x_q[31]
    SLICE_X6Y39          LUT3 (Prop_lut3_I1_O)        0.045     1.786 r  sigma/arith/rand/M_w_q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.786    sigma/arith/rand/M_w_q[31]_i_1_n_0
    SLICE_X6Y39          FDSE                                         r  sigma/arith/rand/M_w_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.862     2.052    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X6Y39          FDSE                                         r  sigma/arith/rand/M_w_q_reg[31]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X6Y39          FDSE (Hold_fdse_C_D)         0.121     1.669    sigma/arith/rand/M_w_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.594     1.538    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X3Y42          FDSE                                         r  sigma/arith/rand/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDSE (Prop_fdse_C_Q)         0.141     1.679 r  sigma/arith/rand/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.066     1.745    sigma/arith/rand/M_x_q[5]
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.790 r  sigma/arith/rand/M_w_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    sigma/arith/rand/M_w_q[5]_i_1_n_0
    SLICE_X2Y42          FDSE                                         r  sigma/arith/rand/M_w_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.865     2.055    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X2Y42          FDSE                                         r  sigma/arith/rand/M_w_q_reg[5]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X2Y42          FDSE (Hold_fdse_C_D)         0.121     1.672    sigma/arith/rand/M_w_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.587     1.531    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=5, routed)           0.068     1.740    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  matrixwriter/M_sclk_counter_q[5]_i_1/O
                         net (fo=3, routed)           0.000     1.785    matrixwriter/M_sclk_counter_d[5]
    SLICE_X4Y32          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.856     2.046    matrixwriter/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092     1.636    matrixwriter/M_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.593     1.537    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X5Y43          FDSE                                         r  sigma/arith/rand/M_x_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDSE (Prop_fdse_C_Q)         0.141     1.678 r  sigma/arith/rand/M_x_q_reg[30]/Q
                         net (fo=2, routed)           0.069     1.747    sigma/arith/rand/M_x_q[30]
    SLICE_X4Y43          LUT3 (Prop_lut3_I1_O)        0.045     1.792 r  sigma/arith/rand/M_w_q[30]_i_1/O
                         net (fo=1, routed)           0.000     1.792    sigma/arith/rand/M_w_q[30]_i_1_n_0
    SLICE_X4Y43          FDSE                                         r  sigma/arith/rand/M_w_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.864     2.054    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X4Y43          FDSE                                         r  sigma/arith/rand/M_w_q_reg[30]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X4Y43          FDSE (Hold_fdse_C_D)         0.092     1.642    sigma/arith/rand/M_w_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.565     1.509    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X9Y42          FDSE                                         r  sigma/arith/rand/M_x_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDSE (Prop_fdse_C_Q)         0.141     1.650 r  sigma/arith/rand/M_x_q_reg[25]/Q
                         net (fo=2, routed)           0.098     1.748    sigma/arith/rand/M_x_q[25]
    SLICE_X8Y42          LUT5 (Prop_lut5_I3_O)        0.045     1.793 r  sigma/arith/rand/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.793    sigma/arith/rand/M_w_q[17]_i_1_n_0
    SLICE_X8Y42          FDSE                                         r  sigma/arith/rand/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.835     2.025    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X8Y42          FDSE                                         r  sigma/arith/rand/M_w_q_reg[17]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X8Y42          FDSE (Hold_fdse_C_D)         0.120     1.642    sigma/arith/rand/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.643%)  route 0.137ns (42.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.592     1.536    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  sigma/arith/rand/M_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sigma/arith/rand/M_x_q_reg[2]/Q
                         net (fo=3, routed)           0.137     1.813    sigma/arith/rand/M_x_q[2]
    SLICE_X2Y42          LUT4 (Prop_lut4_I3_O)        0.045     1.858 r  sigma/arith/rand/M_w_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    sigma/arith/rand/M_w_q[2]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  sigma/arith/rand/M_w_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.865     2.055    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  sigma/arith/rand/M_w_q_reg[2]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     1.696    sigma/arith/rand/M_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.594     1.538    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  sigma/arith/rand/M_x_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sigma/arith/rand/M_x_q_reg[18]/Q
                         net (fo=4, routed)           0.110     1.789    sigma/arith/rand/M_x_q[18]
    SLICE_X2Y40          LUT5 (Prop_lut5_I1_O)        0.045     1.834 r  sigma/arith/rand/M_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.834    sigma/arith/rand/M_w_q[18]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  sigma/arith/rand/M_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.865     2.055    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sigma/arith/rand/M_w_q_reg[18]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120     1.671    sigma/arith/rand/M_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.595     1.539    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  sigma/arith/rand/M_x_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  sigma/arith/rand/M_x_q_reg[24]/Q
                         net (fo=2, routed)           0.060     1.763    sigma/arith/rand/M_x_q[24]
    SLICE_X3Y43          LUT5 (Prop_lut5_I3_O)        0.045     1.808 r  sigma/arith/rand/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.808    sigma/arith/rand/M_w_q[16]_i_1_n_0
    SLICE_X3Y43          FDSE                                         r  sigma/arith/rand/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.866     2.056    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X3Y43          FDSE                                         r  sigma/arith/rand/M_w_q_reg[16]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X3Y43          FDSE (Hold_fdse_C_D)         0.092     1.644    sigma/arith/rand/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ramwriter/M_data_col_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramwriter/M_data_col_address_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.558     1.502    ramwriter/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  ramwriter/M_data_col_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  ramwriter/M_data_col_address_q_reg[0]/Q
                         net (fo=7, routed)           0.122     1.764    ramwriter/M_data_col_address_q_reg[0]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.048     1.812 r  ramwriter/M_data_col_address_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    ramwriter/p_0_in__0[2]
    SLICE_X8Y30          FDRE                                         r  ramwriter/M_data_col_address_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.826     2.016    ramwriter/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  ramwriter/M_data_col_address_q_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.131     1.646    ramwriter/M_data_col_address_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.780%)  route 0.063ns (23.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.595     1.539    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  sigma/arith/rand/M_x_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  sigma/arith/rand/M_x_q_reg[24]/Q
                         net (fo=2, routed)           0.063     1.766    sigma/arith/rand/M_x_q[24]
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.045     1.811 r  sigma/arith/rand/M_w_q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.811    sigma/arith/rand/M_w_q[24]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  sigma/arith/rand/M_w_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=910, routed)         0.866     2.056    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  sigma/arith/rand/M_w_q_reg[24]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.092     1.644    sigma/arith/rand/M_w_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   matrixram/top_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   matrixram/top_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13   matrixram/bottom_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13   matrixram/bottom_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30   sigma/data/ram/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y31    cnt/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y33    cnt/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y33    cnt/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y34    cnt/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y44    sigma/arith/rand/M_x_q_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y43    sigma/arith/rand/M_y_q_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44    sigma/arith/rand/M_y_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y71    sigma/rf/M_r_q_reg[106]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y71    sigma/rf/M_r_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y73    sigma/rf/M_r_q_reg[262]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y73    sigma/rf/M_r_q_reg[264]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y73    sigma/rf/M_r_q_reg[265]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y73    sigma/rf/M_r_q_reg[266]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y73    sigma/rf/M_r_q_reg[267]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61   ramwriter/M_data_q_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61   ramwriter/M_data_q_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61   ramwriter/M_data_q_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61   ramwriter/M_data_q_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y60   ramwriter/M_data_q_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y59   ramwriter/M_data_q_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y59   ramwriter/M_data_q_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y59   ramwriter/M_data_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y60   ramwriter/M_data_q_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y60   ramwriter/M_data_q_reg[21]/C



