$date
	Wed Oct 30 19:34:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$var reg 1 & setlow $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var wire 1 & setlow $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
1%
0$
0#
1"
0!
$end
#1
0%
#5
0"
#7
0&
#10
1!
1"
1$
#11
1&
#15
0"
#20
1"
0$
1#
#21
0!
1%
#22
0%
#25
0"
#30
1!
1"
1$
#35
0"
#40
0!
1"
