#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov  7 13:20:22 2023
# Process ID: 14044
# Current directory: D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent740 D:\WALID\EMSE ETUDES\SEMESTRE 9 2023\Co-design FPGA\ASCON_Implementation\ASCON_Implementation.xpr
# Log file: D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/vivado.log
# Journal file: D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation\vivado.jou
# Running On: DESKTOP-20VIVHH, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 4, Host memory: 16807 MB
#-----------------------------------------------------------
start_gui
open_project {D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ASCON_Implementation/ASCON_Implementation.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_files -from_files {{D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ascon_tb.vhd}} -to_files {{D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/Downloads/ascon_tb.vhd}} -filesets [get_filesets *]
update_compile_order -fileset sim_1
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/WALID/EMSE ETUDES/SEMESTRE 9 2023/Co-design FPGA/ascon_tb.vhd}}
