
---------- Begin Simulation Statistics ----------
host_inst_rate                                 128758                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333804                       # Number of bytes of host memory used
host_seconds                                   155.33                       # Real time elapsed on the host
host_tick_rate                              684451149                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.106316                       # Number of seconds simulated
sim_ticks                                106316296000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 33686.953419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30415.023317                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   118757358000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628463                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4262                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 107093122000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627703                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521060                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 75648.947931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 73713.316482                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     594222486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2989                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    358688998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4866                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 15545.272727                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 63152.007326                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672533                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             546                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       170998                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     34480996                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5902734                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 33780.243811                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 30474.777689                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369557                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    119351580486                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598566                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533177                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 107451810998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597338                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525926                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.628527                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            643.612088                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5902734                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 33780.243811                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 30474.777689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369557                       # number of overall hits
system.cpu.dcache.overall_miss_latency   119351580486                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598566                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533177                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 107451810998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597338                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525926                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524242                       # number of replacements
system.cpu.dcache.sampled_refs                3525092                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                643.612088                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2370742                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13520627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 36795.413507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 32896.862289                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13515089                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      203773000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5538                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               374                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    169846500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5163                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        48000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2617.174477                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        48000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13520627                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 36795.413507                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 32896.862289                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13515089                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       203773000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000410                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5538                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                374                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    169846500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5163                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.367987                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            188.409195                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13520627                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 36795.413507                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 32896.862289                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13515089                       # number of overall hits
system.cpu.icache.overall_miss_latency      203773000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000410                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5538                       # number of overall misses
system.cpu.icache.overall_mshr_hits               374                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    169846500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5164                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                188.409195                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13515089                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 78684.274218                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    234700633403                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               2982815                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     71394.044665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 55828.245222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            3                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            287718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.999256                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       4030                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       224932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.999008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  4029                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526224                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       73902.000459                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  79089.067093                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2629480                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            66271175500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.254307                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       896744                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    282341                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       48592481000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.174238                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  614402                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     928                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64497.844828                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 49000.538793                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            59854000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       928                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       45472500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  928                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.730529                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530257                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        73890.780040                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   78937.525771                       # average overall mshr miss latency
system.l2.demand_hits                         2629483                       # number of demand (read+write) hits
system.l2.demand_miss_latency             66558893500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.255158                       # miss rate for demand accesses
system.l2.demand_misses                        900774                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     282342                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        48817413000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.175180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   618431                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.265982                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000624                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4357.848295                       # Average occupied blocks per context
system.l2.occ_blocks::1                     10.222010                       # Average occupied blocks per context
system.l2.overall_accesses                    3530257                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       73890.780040                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  78727.764336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2629483                       # number of overall hits
system.l2.overall_miss_latency            66558893500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.255158                       # miss rate for overall accesses
system.l2.overall_misses                       900774                       # number of overall misses
system.l2.overall_mshr_hits                    282342                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      283518046403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.020109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3601246                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.880577                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2626597                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      1928492                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      5096302                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          3095786                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        72024                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3596297                       # number of replacements
system.l2.sampled_refs                        3600721                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4368.070306                       # Cycle average of tags in use
system.l2.total_refs                          2630432                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                100328901                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4391065                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4576967                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20602                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5241239                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5386402                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53891                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        80972                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     43256655                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.238431                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.746199                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     36984352     85.50%     85.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      3868956      8.94%     94.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1860297      4.30%     98.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138095      0.32%     99.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91594      0.21%     99.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       129865      0.30%     99.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        71232      0.16%     99.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31292      0.07%     99.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        80972      0.19%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     43256655                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20266                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21893006                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    11.230369                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              11.230369                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     28540594                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          345                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        88927                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33935408                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7617697                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6520463                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2935407                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1403                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       577900                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3997018                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3405800                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591218                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3829089                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3238500                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590589                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        167929                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167300                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             629                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5386402                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3246835                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10628079                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4366                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35323432                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        315623                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.047963                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3246835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4444956                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.314535                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     46192062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.764708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.979138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       38810878     84.02%     84.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         936061      2.03%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74600      0.16%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          62616      0.14%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4011169      8.68%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          56238      0.12%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          82153      0.18%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35237      0.08%     95.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2123110      4.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     46192062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              66111628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2328142                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              363276                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.127104                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4003409                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           167929                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12059593                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13660343                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.654254                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7890039                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.121638                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14252549                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        23127                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      18641329                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8756447                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        19996                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       184479                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32622589                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3835480                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18842                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14274257                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       421594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          856                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2935407                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1021746                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         5757                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        32887                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          265                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          572                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6245514                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        40383                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          572                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7282                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15845                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.089044                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.089044                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10276852     71.90%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4191      0.03%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3840011     26.87%     98.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169641      1.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14293099                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8947                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000626                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           68      0.76%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5057     56.52%     57.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3822     42.72%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     46192062                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.309428                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.696766                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     35986595     77.91%     77.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7768338     16.82%     94.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1178591      2.55%     97.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       988684      2.14%     99.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       167959      0.36%     99.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86541      0.19%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10719      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4408      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          227      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     46192062                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.127272                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32259312                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14293099                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22239888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          497                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31589582                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3246896                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3246835                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              61                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        66796                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2522                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8756447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       184479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              112303690                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     24506190                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4183589                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8250724                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        25721                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          948                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53201256                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33029273                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27482453                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6510046                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2935407                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      3989683                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19226508                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7517150                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled               1199963                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
