\hypertarget{union__hw__uart__wf7816}{}\section{\+\_\+hw\+\_\+uart\+\_\+wf7816 Union Reference}
\label{union__hw__uart__wf7816}\index{\+\_\+hw\+\_\+uart\+\_\+wf7816@{\+\_\+hw\+\_\+uart\+\_\+wf7816}}


H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+W\+F7816 -\/ U\+A\+RT 7816 Wait FD Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+uart.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__uart__wf7816_1_1__hw__uart__wf7816__bitfields}{\+\_\+hw\+\_\+uart\+\_\+wf7816\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__uart__wf7816_aaa480d96cd8cf7690004f41f41ec64c7}{}\label{union__hw__uart__wf7816_aaa480d96cd8cf7690004f41f41ec64c7}

\item 
struct \hyperlink{struct__hw__uart__wf7816_1_1__hw__uart__wf7816__bitfields}{\+\_\+hw\+\_\+uart\+\_\+wf7816\+::\+\_\+hw\+\_\+uart\+\_\+wf7816\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__uart__wf7816_a4c72d8f0681bf845598e2290b5654a48}{}\label{union__hw__uart__wf7816_a4c72d8f0681bf845598e2290b5654a48}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+W\+F7816 -\/ U\+A\+RT 7816 Wait FD Register (RW) 

Reset value\+: 0x01U

The W\+F7816 contains parameters that are used in the generation of various counters including GT, C\+GT, B\+GT, WT, and B\+WT. This register may be read at any time. This register must be written to only when C7816\mbox{[}I\+S\+O\+\_\+7816E\mbox{]} is not set. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+uart.\+h\end{DoxyCompactItemize}
