{"vcs1":{"timestamp_begin":1739966462.311965464, "rt":4.32, "ut":4.06, "st":0.20}}
{"vcselab":{"timestamp_begin":1739966466.715838470, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739966467.037246114, "rt":0.25, "ut":0.13, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739966462.014249646}
{"VCS_COMP_START_TIME": 1739966462.014249646}
{"VCS_COMP_END_TIME": 1739966467.353762949}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 288012}}
{"vcselab": {"peak_mem": 150360}}
