var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[31.5491, 15.383, 16.9061, 10.494, 1.31944], "total":[275303, 631016, 1230, 76, 589], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[200000, 275150, 467, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[16956, 19160, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 5 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 5 global loads and 2 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:66 (_DA_SA_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":66}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:67 (_SA_MV_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":67}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:68 (_DX_SX_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":68}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:69 (_SX_fX_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":69}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:70 (_TopOut_DTopOut_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":70}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:71 (_RightOut_DRightOut_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":71}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_DA", "compute_units":1, "type":"function", "total_percent":[8.93506, 1.50517, 6.97065, 2.37181, 0], "total_kernel_resources":[25570, 260178, 278, 0, 126], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:86)\\n - \'_14\' (a.cl:116)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":86}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":116}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DA_s0_i\' (a.cl:92)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":92}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_DA_s0_k\' (a.cl:89)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":89}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_DA_s0_kkk_iii\' (a.cl:94)", "type":"resource", "data":[7, 24, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":94}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 20 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 20 width by 1 depth"}]}, {"name":"kernel_DA.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 260, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 192, 0, 0, 0]}, {"name":"a.cl:89", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":89}]]}, {"name":"a.cl:92", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":92}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:78", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":78}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:89", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":89}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:92", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":92}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DA.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:131", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":131}]]}]}]}, {"name":"kernel_DA.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:86", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":86}]]}, {"name":"a.cl:87", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":87}]]}, {"name":"a.cl:89", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":89}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:86", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":86}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":87}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:89", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":89}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DA.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 19, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[60, 15, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:86", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":86}]]}, {"name":"a.cl:87", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":87}]]}, {"name":"a.cl:89", "type":"resource", "data":[27, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":89}]]}, {"name":"a.cl:92", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":92}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 16, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:86", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":86}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":87}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:92", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":92}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DA.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[187, 627, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[187, 627, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[61, 49, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:100", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":100}]]}, {"name":"a.cl:103", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":103}]]}, {"name":"a.cl:107", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":107}]]}, {"name":"a.cl:111", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":111}]]}, {"name":"a.cl:115", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":115}]]}, {"name":"a.cl:116", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":116}]]}, {"name":"a.cl:117", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":117}]]}, {"name":"a.cl:86", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":86}]]}, {"name":"a.cl:87", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":87}]]}, {"name":"a.cl:89", "type":"resource", "data":[26, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":89}]]}, {"name":"a.cl:92", "type":"resource", "data":[26, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":92}]]}, {"name":"a.cl:94", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":94}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1175, 2325, 0, 0, 117], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"a.cl:94", "type":"resource", "data":[28, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":94}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"20-bit Integer Add", "type":"resource", "count":1, "data":[20, 0, 0, 0, 0]}, {"name":"20-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:101", "type":"resource", "data":[5497, 63789, 69, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":101}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[5497, 63789, 69, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:104", "type":"resource", "data":[5497, 63789, 69, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":104}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[5497, 63789, 69, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:108", "type":"resource", "data":[5497, 63789, 69, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":108}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[5497, 63789, 69, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:112", "type":"resource", "data":[5497, 63789, 69, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":112}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[5497, 63789, 69, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:116", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":116}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:126", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":126}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_DRightOut", "compute_units":1, "type":"function", "total_percent":[1.04315, 0.652274, 0.449031, 0.145039, 0.0347222], "total_kernel_resources":[7893, 16760, 17, 1.5, 214], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"430"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_DRightOut_s0_i\' (a.cl:423)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":423}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_DRightOut_s0_iii\' (a.cl:425)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":425}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_DRightOut_s0_k\' (a.cl:420)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":420}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_DRightOut_s0_vi\' (a.cl:430)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":430}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"a.cl:418 (_RightOut_DRightOut_channel_array.s)", "type":"resource", "data":[0, 0, 0, 0, 128], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":418}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"256 bytes", "Implemented size":"1024 bytes", "Number of banks":"64 (banked on bits 2, 3, 4, 5, 6, 7)", "Bank width":"32 bits", "Bank depth":"1 word", "Total replication":"4", "Additional information":[{"type":"text", "text":"Requested size 256 bytes, implemented size 1024 bytes, replicated 4 times total, stall-free, 1 read and 64 writes. "}, {"type":"text", "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"420"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Banked on bits 2, 3, 4, 5, 6, 7 into 64 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n256B requested,\\n1024B implemented."}]}, {"name":"kernel_DRightOut.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 130, 0, 0, 0]}, {"name":"a.cl:420", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":420}]]}, {"name":"a.cl:423", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":423}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:414", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":414}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:420", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":420}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:423", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":423}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:446", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":446}]]}]}]}, {"name":"kernel_DRightOut.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[44, 233, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[44, 233, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[61, 20, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:211", "type":"resource", "data":[12, 11, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":211}]]}, {"name":"a.cl:420", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":420}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[46, 75, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:420", "type":"resource", "data":[221, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":420}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:435", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":435}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[123, 499, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[123, 499, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[126, 97, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:211", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":211}]]}, {"name":"a.cl:420", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":420}]]}, {"name":"a.cl:423", "type":"resource", "data":[59, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":423}]]}, {"name":"a.cl:432", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":432}]]}, {"name":"a.cl:435", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":435}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[90, 161, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:423", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":423}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[25, 120, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[25, 120, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[15, 26, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:211", "type":"resource", "data":[15, 26, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":211}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 17, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:428", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"418"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:432", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":432}]]}]}]}, {"name":"kernel_DRightOut.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1290, 6944, 0, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1290, 6944, 0, 0, 14]}]}, {"name":"Feedback", "type":"resource", "data":[163, 167, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 64, 0, 0, 0]}, {"name":"a.cl:211", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":211}]]}, {"name":"a.cl:420", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":420}]]}, {"name":"a.cl:423", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":423}]]}, {"name":"a.cl:425", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":425}]]}, {"name":"a.cl:432", "type":"resource", "data":[16, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":432}]]}, {"name":"a.cl:435", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":435}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[215, 384, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:425", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":425}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:427", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":427}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:428", "type":"resource", "data":[2142, 1512, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "children":[{"name":"Store", "type":"resource", "count":63, "data":[2142, 1512, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"418"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:432", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":432}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:439", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":439}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[293, 1412, 0, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[293, 1412, 0, 0, 12]}]}, {"name":"Feedback", "type":"resource", "data":[273, 379, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[59, 128, 0, 0, 0]}, {"name":"a.cl:420", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":420}]]}, {"name":"a.cl:423", "type":"resource", "data":[34, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":423}]]}, {"name":"a.cl:425", "type":"resource", "data":[18, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":425}]]}, {"name":"a.cl:427", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":427}]]}, {"name":"a.cl:430", "type":"resource", "data":[25, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":430}]]}, {"name":"a.cl:432", "type":"resource", "data":[38, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":432}]]}, {"name":"a.cl:439", "type":"resource", "data":[56, 96, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":439}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[196, 363, 0, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:423", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":423}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:430", "type":"resource", "data":[42.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":430}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:432", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":432}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"418"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:440", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":440}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:441", "type":"resource", "data":[391, 2128, 17, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":441}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"kernel_DRightOut.B8", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:432", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":432}]]}]}]}]}, {"name":"kernel_DTopOut", "compute_units":1, "type":"function", "total_percent":[0.348957, 0.210102, 0.156411, 0.145039, 0.0347222], "total_kernel_resources":[3261, 5838, 17, 1.5, 33], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_DTopOut_s0_i\' (a.cl:460)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":460}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_DTopOut_s0_k\' (a.cl:457)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":457}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_DTopOut_s0_kkk\' (a.cl:462)", "type":"resource", "data":[16, 92, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":462}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width,\\n1 reg, 32 width"}]}, {"name":"kernel_DTopOut.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 130, 0, 0, 0]}, {"name":"a.cl:457", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":457}]]}, {"name":"a.cl:460", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":460}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:451", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":451}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:457", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":457}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:460", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":460}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DTopOut.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:477", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":477}]]}]}]}, {"name":"kernel_DTopOut.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[11, 167, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[11, 167, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[49, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:457", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":457}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[46, 75, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:457", "type":"resource", "data":[221, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":457}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:469", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":469}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DTopOut.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 306, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[36, 306, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[102, 75, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:457", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":457}]]}, {"name":"a.cl:460", "type":"resource", "data":[59, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":460}]]}, {"name":"a.cl:469", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":469}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[79, 140, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:460", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":460}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DTopOut.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[115, 555, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[115, 555, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[113, 109, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[56, 96, 0, 0, 0]}, {"name":"a.cl:457", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":457}]]}, {"name":"a.cl:460", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":460}]]}, {"name":"a.cl:462", "type":"resource", "data":[39, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":462}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[130, 220, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:462", "type":"resource", "data":[53, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":462}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:464", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":464}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:472", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":472}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:473", "type":"resource", "data":[390, 2128, 17, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":473}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"kernel_DX", "compute_units":1, "type":"function", "total_percent":[0.576243, 0.372514, 0.238715, 0.426585, 0.121528], "total_kernel_resources":[6532, 8910, 50, 7, 21], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:174)\\n - \'_30\' (a.cl:194)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":174}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":194}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_DX_s0_i\' (a.cl:180)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":180}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_DX_s0_k\' (a.cl:177)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":177}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_DX_s0_kkk\' (a.cl:182)", "type":"resource", "data":[7, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":182}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth"}]}, {"name":"kernel_DX.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 279, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 192, 0, 0, 0]}, {"name":"a.cl:177", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":177}]]}, {"name":"a.cl:180", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":180}]]}, {"name":"a.cl:186", "type":"resource", "data":[0, 19, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":186}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:170", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":170}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:177", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":177}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:180", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":180}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DX.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:199", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":199}]]}]}]}, {"name":"kernel_DX.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:174", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":174}]]}, {"name":"a.cl:175", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":175}]]}, {"name":"a.cl:177", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":177}]]}, {"name":"a.cl:195", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":195}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:174", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":174}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:175", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":175}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:177", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":177}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:195", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":195}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DX.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 19, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[60, 15, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:174", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":174}]]}, {"name":"a.cl:175", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":175}]]}, {"name":"a.cl:177", "type":"resource", "data":[27, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":177}]]}, {"name":"a.cl:180", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":180}]]}, {"name":"a.cl:195", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":195}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 16, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:174", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":174}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:175", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":175}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:180", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":180}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:195", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":195}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_DX.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[369, 1940, 2, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[369, 1940, 2, 0, 12]}]}, {"name":"Feedback", "type":"resource", "data":[60, 46, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:174", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":174}]]}, {"name":"a.cl:175", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":175}]]}, {"name":"a.cl:177", "type":"resource", "data":[26, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":177}]]}, {"name":"a.cl:180", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":180}]]}, {"name":"a.cl:182", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":182}]]}, {"name":"a.cl:184", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":184}]]}, {"name":"a.cl:194", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":194}]]}, {"name":"a.cl:195", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":195}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[50, 81, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 3, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 2, 0, 0, 0]}]}, {"name":"a.cl:182", "type":"resource", "data":[20, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":182}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:187", "type":"resource", "data":[861, 508, 4, 7, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":187}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[861, 508, 4, 7, 0]}], "replace_name":"true"}, {"name":"a.cl:191", "type":"resource", "data":[3040, 4299, 42, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":191}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:192", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":192}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:194", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":194}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_SA", "compute_units":1, "type":"function", "total_percent":[0.166333, 0.126457, 0.0544142, 0, 0], "total_kernel_resources":[2160, 2031, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_SA_s0_i\' (a.cl:147)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":147}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_SA_s0_k\' (a.cl:144)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":144}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_SA_s0_kkk_iii\' (a.cl:149)", "type":"resource", "data":[8, 40, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":149}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 20"}, {"type":"brief", "text":"Register,\\n1 reg, 20 width"}]}, {"name":"kernel_SA.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 260, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 192, 0, 0, 0]}, {"name":"a.cl:144", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":144}]]}, {"name":"a.cl:147", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":147}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:138", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":138}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:144", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":144}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:147", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":147}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_SA.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:166", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":166}]]}]}]}, {"name":"kernel_SA.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:144", "type":"resource", "data":[33, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":144}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:144", "type":"resource", "data":[73, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":144}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_SA.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 11, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:144", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":144}]]}, {"name":"a.cl:147", "type":"resource", "data":[33, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":147}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 11, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:147", "type":"resource", "data":[73, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":147}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_SA.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6, 22, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[44, 13, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:144", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":144}]]}, {"name":"a.cl:147", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":147}]]}, {"name":"a.cl:149", "type":"resource", "data":[26, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":149}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 13, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:149", "type":"resource", "data":[29, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":149}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"20-bit Integer Add", "type":"resource", "count":1, "data":[20, 0, 0, 0, 0]}, {"name":"20-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:151", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":151}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:161", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":161}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_SX", "compute_units":1, "type":"function", "total_percent":[0.19085, 0.13846, 0.0675154, 0.273014, 0.0347222], "total_kernel_resources":[2264, 2520, 32, 1.5, 16], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_SX_cycle_temp\' (a.cl:210)\\n - \'_71\' (a.cl:266)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":210}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":266}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_SX_fX_channel_array\' (a.cl:206)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":206}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_SX_s0_outermost_loop\' (a.cl:218)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":218}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"a.cl:211 (_SX_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 32, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":211}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"16384 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n65536B requested,\\n65536B implemented."}]}, {"name":"kernel_SX.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 227, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 161, 0, 0, 0]}, {"name":"a.cl:209", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":209}]]}, {"name":"a.cl:218", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":218}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:203", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":203}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:209", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":209}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:217", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":217}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:218", "type":"resource", "data":[142, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":218}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_SX.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:269", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":269}]]}]}]}, {"name":"kernel_SX.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 303, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[38, 303, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[91, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:206", "type":"resource", "data":[43, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":206}]]}, {"name":"a.cl:210", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":210}]]}, {"name":"a.cl:218", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":218}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[91, 150, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:206", "type":"resource", "data":[53, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":206}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:218", "type":"resource", "data":[48, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":218}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:222", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":222}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:224", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":224}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:225", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":225}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:228", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":228}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:235", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":235}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"211"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:239", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":239}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:240", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":240}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:241", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":241}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:251", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":251}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"211"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:262", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":262}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:266", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":266}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_TopOut", "compute_units":1, "type":"function", "total_percent":[1.26851, 0.749046, 0.579829, 1.77459, 1.11111], "total_kernel_resources":[10599, 21642, 208, 64, 169], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"292"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_MV_shreg\' (a.cl:277)", "type":"resource", "data":[1631, 2400, 64, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":277}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 7 and depth 1"}, {"type":"text", "text":"64 registers of width 32 and depth 64"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 7 width by 1 depth,\\n64 regs, 32 width by 64 depth"}]}, {"name":"Private Variable: \\n - \'_TopOut_DTopOut_channel_array\' (a.cl:280)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":280}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_fX_s0_i\' (a.cl:288)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":288}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_fX_s0_iii\' (a.cl:292)", "type":"resource", "data":[14, 47, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":292}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_fX_s0_k\' (a.cl:285)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":285}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_fX_s0_kkk\' (a.cl:290)", "type":"resource", "data":[14, 54, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":290}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_TopOut.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 260, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 192, 0, 0, 0]}, {"name":"a.cl:285", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":285}]]}, {"name":"a.cl:288", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":288}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:272", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":272}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:285", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":285}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:288", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":288}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_TopOut.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:410", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":410}]]}]}]}, {"name":"kernel_TopOut.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 6, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6, 6, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:280", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":280}]]}, {"name":"a.cl:285", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":285}]]}, {"name":"a.cl:288", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":288}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 11, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:280", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":280}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:285", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":285}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_TopOut.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 6, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6, 6, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[40, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:280", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":280}]]}, {"name":"a.cl:285", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":285}]]}, {"name":"a.cl:288", "type":"resource", "data":[15, 12, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":288}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 18, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:280", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":280}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:288", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":288}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_TopOut.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 6, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6, 6, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 42, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:280", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":280}]]}, {"name":"a.cl:285", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":285}]]}, {"name":"a.cl:288", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":288}]]}, {"name":"a.cl:290", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":290}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[45, 60, 0, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:290", "type":"resource", "data":[52, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":290}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_TopOut.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1868, 12265, 91, 0, 152], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1868, 12265, 91, 0, 152]}]}, {"name":"Feedback", "type":"resource", "data":[996, 547, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:277", "type":"resource", "data":[224, 112, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":277}]]}, {"name":"a.cl:280", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":280}]]}, {"name":"a.cl:285", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":285}]]}, {"name":"a.cl:288", "type":"resource", "data":[33, 23, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":288}]]}, {"name":"a.cl:290", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":290}]]}, {"name":"a.cl:292", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":292}]]}, {"name":"a.cl:302", "type":"resource", "data":[224, 112, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":302}]]}, {"name":"a.cl:368", "type":"resource", "data":[224, 112, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":368}]]}, {"name":"a.cl:369", "type":"resource", "data":[224, 112, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":369}]]}, {"name":"a.cl:394", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":394}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1101, 2154, 53, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[6, 3, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 2, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 1, 0, 0, 0]}]}, {"name":"a.cl:277", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":277}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":64, "data":[112, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:288", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":288}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:292", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":292}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:302", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":302}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":64, "data":[112, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:307", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":307}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:310", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":310}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:335", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":335}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:338", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":338}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:339", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":339}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:340", "type":"resource", "data":[2048, 2048, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":340}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[2048, 2048, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:368", "type":"resource", "data":[128, 0, 0, 64, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":368}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":64, "data":[112, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}], "replace_name":"true"}, {"name":"a.cl:369", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":369}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":64, "data":[112, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:374", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":374}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:391", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":391}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:398", "type":"resource", "data":[11.5, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":398}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:401", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":401}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_TopOut.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 30, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 30, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[23, 38, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:405", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":405}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[200000,275150,467,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[16956,19160,0,0,0],"details":[{"text":"Global interconnect for 5 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 5 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,6150,52,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":66}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:66 (_DA_SA_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":67}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:67 (_SA_MV_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":68}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:68 (_DX_SX_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":69}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:69 (_SX_fX_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":70}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:70 (_TopOut_DTopOut_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":71}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:71 (_RightOut_DRightOut_channel)","type":"resource"}],"data":[66,18756,159,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[1381,2441,0,0,120],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:86)\\n - \'_14\' (a.cl:116)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_DA_s0_i\' (a.cl:92)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_DA_s0_k\' (a.cl:89)","type":"resource"},{"data":[7,24,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 20 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 20 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DA_s0_kkk_iii\' (a.cl:94)","type":"resource"},{"children":[{"count":4,"data":[192,845,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[196,846,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":89}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":89}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":89}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":89}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":89}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":89}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":89}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[313,71,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":89}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:89","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":92}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":92}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":92}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":92}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":92}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[82,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":92}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:92","type":"resource"},{"children":[{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":86}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":86}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":87}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":87}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":94}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[20,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":94}]],"name":"20-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":94}]],"name":"20-bit Integer Compare","type":"resource"}],"data":[28,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":94}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:94","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":101}]],"name":"Load","type":"resource"}],"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":101}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:101","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":104}]],"name":"Load","type":"resource"}],"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":104}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":108}]],"name":"Load","type":"resource"}],"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":108}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":112}]],"name":"Load","type":"resource"}],"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":112}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:112","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":116}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":116}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:116","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":126}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":126}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:126","replace_name":"true","type":"resource"}],"compute_units":1,"data":[25570,260178,278,0,126],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":86}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_DA","total_kernel_resources":[25570,260178,278,0,126],"total_percent":[8.93506,1.50517,6.97065,2.37181,0],"type":"function"},{"children":[{"data":[1272,1744,0,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_DRightOut_s0_i\' (a.cl:423)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_DRightOut_s0_iii\' (a.cl:425)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_DRightOut_s0_k\' (a.cl:420)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_DRightOut_s0_vi\' (a.cl:430)","type":"resource"},{"data":[0,0,0,0,128],"details":[{"Additional information":[{"text":"Requested size 256 bytes, implemented size 1024 bytes, replicated 4 times total, stall-free, 1 read and 64 writes. ","type":"text"},{"links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":420}],"text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Banked on bits 2, 3, 4, 5, 6, 7 into 64 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"32 bits","Implemented size":"1024 bytes","Number of banks":"64 (banked on bits 2, 3, 4, 5, 6, 7)","Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"256 bytes","Total replication":4,"type":"table"},{"text":"Stall-Free with Replication,\\n256B requested,\\n1024B implemented.","type":"brief"}],"name":"a.cl:418 (_RightOut_DRightOut_channel_array.s)","type":"resource"},{"children":[{"count":6,"data":[1775,9338,0,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1807,9338,0,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":420}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":420}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":420}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":420}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":420}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":420}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":420}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":420}]],"name":"33-bit Select","type":"resource"}],"data":[372,38,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":420}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:420","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":423}]],"name":"State","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":423}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":423}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":423}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":423}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":423}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":423}]],"name":"1-bit Or","type":"resource"}],"data":[115.5,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":423}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:423","type":"resource"},{"children":[{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":435}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":435}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:435","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[2176,1536,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":428}]],"name":"Store","type":"resource"}],"data":[2176,1536,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":428}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:428","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":425}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":425}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":425}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":425}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":425}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:425","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":427}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":427}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:427","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":432}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":432}]],"name":"Load","type":"resource"}],"data":[27,42,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":432}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:432","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":439}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":439}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:439","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":430}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":430}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":430}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":430}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":430}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":430}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:430","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":440}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":440}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:440","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":441}]],"name":"Store","type":"resource"}],"data":[391,2128,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":441}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:441","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7893,16760,17,1.5,214],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":418}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":430}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_DRightOut","total_kernel_resources":[7893,16760,17,1.5,214],"total_percent":[1.04315,0.652274,0.449031,0.145039,0.0347222],"type":"function"},{"children":[{"data":[539,645,0,0,24],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_DTopOut_s0_i\' (a.cl:460)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_DTopOut_s0_k\' (a.cl:457)","type":"resource"},{"data":[16,92,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 14 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_DTopOut_s0_kkk\' (a.cl:462)","type":"resource"},{"children":[{"count":4,"data":[162,1158,0,0,3],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[194,1158,0,0,3],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":457}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":457}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":457}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":457}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":457}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":457}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":457}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":457}]],"name":"33-bit Select","type":"resource"}],"data":[372,38,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":457}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:457","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":460}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":460}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":460}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":460}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":460}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":460}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[114,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":460}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:460","type":"resource"},{"children":[{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":469}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":469}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:469","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":462}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":462}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":462}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":462}]],"name":"32-bit Integer Add","type":"resource"}],"data":[53,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":462}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:462","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":464}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":464}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:464","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":472}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":472}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:472","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[390,2128,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":473}]],"name":"Store","type":"resource"}],"data":[390,2128,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":473}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:473","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3261,5838,17,1.5,33],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":457}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_DTopOut","total_kernel_resources":[3261,5838,17,1.5,33],"total_percent":[0.348957,0.210102,0.156411,0.145039,0.0347222],"type":"function"},{"children":[{"data":[255,194,2,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:174)\\n - \'_30\' (a.cl:194)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_DX_s0_i\' (a.cl:180)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_DX_s0_k\' (a.cl:177)","type":"resource"},{"data":[7,18,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_DX_s0_kkk\' (a.cl:182)","type":"resource"},{"children":[{"count":4,"data":[374,2158,2,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[378,2161,2,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":177}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":177}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":177}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":177}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":177}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":177}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":177}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[313,71,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":177}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:177","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":180}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":180}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":180}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":180}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":180}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[82,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":180}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:180","type":"resource"},{"children":[{"count":1,"data":[0,19,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":186}]],"name":"State","type":"resource"}],"data":[0,19,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":186}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:186","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":174}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":174}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:174","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":175}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":175}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:175","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":195}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":195}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:195","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":182}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":182}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":182}]],"name":"14-bit Integer Compare","type":"resource"}],"data":[20,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":182}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:182","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[861,508,4,7,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":187}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[861,508,4,7,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":187}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:187","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":191}]],"name":"Load","type":"resource"}],"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":191}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:191","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":192}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":192}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:192","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":194}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":194}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:194","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6532,8910,50,7,21],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":174}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_DX","total_kernel_resources":[6532,8910,50,7,21],"total_percent":[0.576243,0.372514,0.238715,0.426585,0.121528],"type":"function"},{"children":[{"data":[181,83,0,0,4],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_SA_s0_i\' (a.cl:147)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_SA_s0_k\' (a.cl:144)","type":"resource"},{"data":[8,40,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 20","type":"text"},{"text":"Register,\\n1 reg, 20 width","type":"brief"}],"name":"Private Variable: \\n - \'_SA_s0_kkk_iii\' (a.cl:149)","type":"resource"},{"children":[{"count":4,"data":[9,232,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[9,232,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":144}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":144}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":144}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":144}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":144}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":144}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":144}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":144}]],"name":"33-bit Select","type":"resource"}],"data":[340,71,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":144}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:144","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":147}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":147}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":147}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":147}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":147}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":147}]],"name":"33-bit Select","type":"resource"}],"data":[109,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":147}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:147","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":149}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[20,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":149}]],"name":"20-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":149}]],"name":"20-bit Integer Compare","type":"resource"}],"data":[29,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":149}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:149","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":151}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":151}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:151","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":161}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":161}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:161","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2160,2031,0,0,10],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":144}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_SA","total_kernel_resources":[2160,2031,0,0,10],"total_percent":[0.166333,0.126457,0.0544142,0,0],"type":"function"},{"children":[{"data":[203,209,0,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_SX_cycle_temp\' (a.cl:210)\\n - \'_71\' (a.cl:266)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_SX_fX_channel_array\' (a.cl:206)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_SX_s0_outermost_loop\' (a.cl:218)","type":"resource"},{"data":[0,0,32,0,0],"details":[{"Additional information":[{"text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"16384 words","Bank width":"32 bits","Implemented size":"65536 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n65536B requested,\\n65536B implemented.","type":"brief"}],"name":"a.cl:211 (_SX_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[42,464,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[42,464,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":209}]],"name":"State","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":209}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[55,78,0,1.5,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":209}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:209","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":218}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":218}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":218}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":218}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":218}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":218}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":218}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[190,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":218}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:218","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":217}]],"name":"32-bit Integer Add","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":217}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:217","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":206}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":206}]],"name":"33-bit Select","type":"resource"}],"data":[53,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":206}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:206","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":222}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":222}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:222","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":224}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":224}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:224","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":225}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":225}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:225","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":228}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":228}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:228","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":235}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":235}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:235","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":239}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":239}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:239","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":240}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":240}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:240","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":241}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":241}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:241","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":251}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":251}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:251","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":262}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":262}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:262","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":266}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":266}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:266","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2264,2520,32,1.5,16],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":206}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_SX","total_kernel_resources":[2264,2520,32,1.5,16],"total_percent":[0.19085,0.13846,0.0675154,0.273014,0.0347222],"type":"function"},{"children":[{"data":[2338,2927,53,0,11],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[1631,2400,64,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"64 registers of width 7 and depth 1","type":"text"},{"text":"64 registers of width 32 and depth 64","type":"text"},{"text":"Shift Register,\\n64 regs, 7 width by 1 depth,\\n64 regs, 32 width by 64 depth","type":"brief"}],"name":"Private Variable: \\n - \'_MV_shreg\' (a.cl:277)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_TopOut_DTopOut_channel_array\' (a.cl:280)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_fX_s0_i\' (a.cl:288)","type":"resource"},{"data":[14,47,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_fX_s0_iii\' (a.cl:292)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_fX_s0_k\' (a.cl:285)","type":"resource"},{"data":[14,54,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_fX_s0_kkk\' (a.cl:290)","type":"resource"},{"children":[{"count":6,"data":[1904,12505,91,0,152],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1910,12508,91,0,152],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":285}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":285}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":285}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":285}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":285}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":285}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":285}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[312,70,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":285}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:285","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":288}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":288}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":288}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":288}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":288}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":288}]],"name":"1-bit Or","type":"resource"}],"data":[81.5,2.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":288}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:288","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":280}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":280}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:280","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":290}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":290}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":290}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":290}]],"name":"32-bit Integer Add","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":290}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:290","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[112,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":277}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":277}]],"name":"7-bit Select","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":277}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:277","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":292}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":292}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":292}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":292}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":292}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:292","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[112,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":302}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":302}]],"name":"7-bit Select","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":302}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:302","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":307}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":307}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:307","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":310}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":310}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:310","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":335}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":335}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:335","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":338}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":338}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:338","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":339}]],"name":"1-bit Or","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":339}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:339","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[2048,2048,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":340}]],"name":"32-bit Select","type":"resource"}],"data":[2048,2048,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":340}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:340","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[112,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":368}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":368}]],"name":"7-bit Select","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":368}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[128,0,0,64,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":368}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:368","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[112,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":369}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":369}]],"name":"7-bit Select","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":369}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:369","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":374}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":374}]],"name":"32-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":374}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:374","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":391}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":391}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:391","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":398}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":398}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11.5,0.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":398}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:398","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":401}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":401}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:401","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":405}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":405}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl:405","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10599,21642,208,64,169],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":277}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl","line":292}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_TopOut","total_kernel_resources":[10599,21642,208,64,169],"total_percent":[1.26851,0.749046,0.579829,1.77459,1.11111],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[75303,355866,763,75.5,589],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[275303,631016,1230,76,589],"total_percent":[31.5491,15.383,16.9061,10.494,1.31944],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_DA", "children":[{"type":"bb", "id":3, "name":"kernel_DA.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":4, "name":"kernel_DA.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_DA.B2", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"7"}]}, {"type":"bb", "id":6, "name":"kernel_DA.B3", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"8"}]}, {"type":"bb", "id":7, "name":"kernel_DA.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":8, "name":"kernel_DA.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":9, "name":"kernel_DA.B6", "children":[{"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":101}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"234", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":104}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"234", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":108}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"234", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":112}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"234", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":126}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"252", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":16, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":94}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"17"}]}, {"type":"inst", "id":17, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"252", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"252", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":19, "name":"kernel_SA", "children":[{"type":"bb", "id":20, "name":"kernel_SA.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":21, "name":"kernel_SA.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":22, "name":"kernel_SA.B2", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"24"}]}, {"type":"bb", "id":23, "name":"kernel_SA.B3", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"25"}]}, {"type":"bb", "id":24, "name":"kernel_SA.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":25, "name":"kernel_SA.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":26, "name":"kernel_SA.B6", "children":[{"type":"inst", "id":27, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":151}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"11", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":28, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":161}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"11", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":30, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":149}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"31"}]}, {"type":"inst", "id":31, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":32, "name":"kernel_DX", "children":[{"type":"bb", "id":33, "name":"kernel_DX.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":34, "name":"kernel_DX.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":35, "name":"kernel_DX.B2", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"37"}]}, {"type":"bb", "id":36, "name":"kernel_DX.B3", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"38"}]}, {"type":"bb", "id":37, "name":"kernel_DX.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":38, "name":"kernel_DX.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":39, "name":"kernel_DX.B6", "children":[{"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":191}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"62", "Latency":"186", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"249", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":43, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":182}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"44"}]}, {"type":"inst", "id":44, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"249", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"249", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":45, "name":"kernel_SX", "children":[{"type":"bb", "id":46, "name":"kernel_SX.B0", "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":47, "name":"kernel_SX.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":48, "name":"kernel_SX.B2", "children":[{"type":"inst", "id":49, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":228}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"13", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":50, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":235}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_SX_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":51, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":251}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_SX_DB_0_ibuffer", "Start Cycle":"15", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":52, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":262}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"28", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":54, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":218}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"55"}]}, {"type":"inst", "id":55, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"28", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"28", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":56, "name":"Local Memory", "children":[{"type":"memsys", "id":57, "name":"_SX_DB_0_ibuffer", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":211}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"65536B requested\\n65536B implemented"}], "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"16384 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":61, "name":"kernel_TopOut", "children":[{"type":"bb", "id":62, "name":"kernel_TopOut.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":63, "name":"kernel_TopOut.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":64, "name":"kernel_TopOut.B2", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"66"}]}, {"type":"bb", "id":65, "name":"kernel_TopOut.B3", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"68"}]}, {"type":"bb", "id":66, "name":"kernel_TopOut.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":67, "name":"kernel_TopOut.B5", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"80"}]}, {"type":"bb", "id":68, "name":"kernel_TopOut.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":69, "name":"kernel_TopOut.B7", "children":[{"type":"inst", "id":71, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":307}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"9", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":72, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":310}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"9", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":73, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":401}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"147", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":77, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":292}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"78"}]}, {"type":"inst", "id":78, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"147", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"147", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":70, "name":"kernel_TopOut.B8", "children":[{"type":"inst", "id":75, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":405}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":79, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":80, "name":"End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":81, "name":"kernel_DRightOut", "children":[{"type":"bb", "id":82, "name":"kernel_DRightOut.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":83, "name":"kernel_DRightOut.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":84, "name":"kernel_DRightOut.B2", "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"159"}]}, {"type":"bb", "id":85, "name":"kernel_DRightOut.B3", "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"87"}]}, {"type":"bb", "id":86, "name":"kernel_DRightOut.B4", "children":[{"type":"inst", "id":91, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":158, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":159, "name":"End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":87, "name":"kernel_DRightOut.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":88, "name":"kernel_DRightOut.B6", "children":[{"type":"inst", "id":92, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":427}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"12", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":93, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":94, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":95, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":96, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":97, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":98, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":99, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":100, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":101, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":102, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":103, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":104, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":105, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":106, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":107, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":108, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":109, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":110, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":111, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":112, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":113, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":114, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":116, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":117, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":118, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":120, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":122, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":124, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":125, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":126, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":127, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":128, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":129, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":130, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":131, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":132, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":134, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":135, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":136, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":137, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":138, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":139, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":140, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":141, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":142, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":143, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":144, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":145, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":146, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":147, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":148, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":149, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":150, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":151, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":152, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":153, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":154, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":155, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":160, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":425}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"90"}]}, {"type":"inst", "id":161, "name":"End", "details":[{"type":"table", "Start Cycle":"23", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"23", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":89, "name":"kernel_DRightOut.B7", "children":[{"type":"inst", "id":156, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":432}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_RightOut_DRightOut_channel_array.s", "Start Cycle":"5", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":157, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"16", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":162, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":430}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"163"}]}, {"type":"inst", "id":163, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":90, "name":"kernel_DRightOut.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":164, "name":"Local Memory", "children":[{"type":"memsys", "id":165, "name":"_RightOut_DRightOut_channel_array.s", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":418}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"256B requested\\n1024B implemented"}], "Requested size":"256 bytes", "Implemented size":"1024 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"1 word", "Total replication":"4", "Additional Information":[{"type":"text", "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"420"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":358, "name":"kernel_DTopOut", "children":[{"type":"bb", "id":359, "name":"kernel_DTopOut.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":360, "name":"kernel_DTopOut.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":361, "name":"kernel_DTopOut.B2", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"363"}]}, {"type":"bb", "id":362, "name":"kernel_DTopOut.B3", "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"364"}]}, {"type":"bb", "id":363, "name":"kernel_DTopOut.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":364, "name":"kernel_DTopOut.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":365, "name":"kernel_DTopOut.B6", "children":[{"type":"inst", "id":366, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":464}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"17", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":367, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":473}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"23", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":368, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":462}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"369"}]}, {"type":"inst", "id":369, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"25", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"25", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":18, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"channel", "id":15, "name":"_DA_SA_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":77}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":42, "name":"_DX_SX_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":169}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":74, "name":"_RightOut_DRightOut_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":271}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":29, "name":"_SA_MV_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":137}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":53, "name":"_SX_fX_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":76, "name":"_TopOut_DTopOut_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":271}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}], "links":[{"from":14, "to":15}, {"from":7, "to":4}, {"from":7, "to":5}, {"from":3, "to":5}, {"from":8, "to":6}, {"from":5, "to":6}, {"from":8, "to":7}, {"from":17, "to":8}, {"from":17, "to":16}, {"from":6, "to":16}, {"from":10, "to":17}, {"from":11, "to":17}, {"from":12, "to":17}, {"from":13, "to":17}, {"from":14, "to":17}, {"from":16, "to":10}, {"from":16, "to":11}, {"from":16, "to":12}, {"from":16, "to":13}, {"from":10, "to":14}, {"from":11, "to":14}, {"from":12, "to":14}, {"from":13, "to":14}, {"from":18, "to":12}, {"from":18, "to":11}, {"from":18, "to":13}, {"from":18, "to":10}, {"from":15, "to":27}, {"from":28, "to":29}, {"from":24, "to":21}, {"from":24, "to":22}, {"from":20, "to":22}, {"from":25, "to":23}, {"from":22, "to":23}, {"from":25, "to":24}, {"from":31, "to":25}, {"from":31, "to":30}, {"from":23, "to":30}, {"from":27, "to":31}, {"from":28, "to":31}, {"from":30, "to":27}, {"from":27, "to":28}, {"from":41, "to":42}, {"from":37, "to":34}, {"from":37, "to":35}, {"from":33, "to":35}, {"from":38, "to":36}, {"from":35, "to":36}, {"from":38, "to":37}, {"from":44, "to":38}, {"from":44, "to":43}, {"from":36, "to":43}, {"from":40, "to":44}, {"from":41, "to":44}, {"from":43, "to":40}, {"from":40, "to":41}, {"from":18, "to":40}, {"from":42, "to":49}, {"from":52, "to":53}, {"from":57, "to":51}, {"from":50, "to":57}, {"from":55, "to":47}, {"from":55, "to":54}, {"from":46, "to":54}, {"from":49, "to":55}, {"from":50, "to":55}, {"from":51, "to":55}, {"from":52, "to":55}, {"from":54, "to":49}, {"from":49, "to":50}, {"from":49, "to":51}, {"from":50, "to":52}, {"from":51, "to":52}, {"from":29, "to":71}, {"from":53, "to":72}, {"from":73, "to":74}, {"from":75, "to":76}, {"from":66, "to":63}, {"from":66, "to":64}, {"from":62, "to":64}, {"from":68, "to":65}, {"from":64, "to":65}, {"from":68, "to":66}, {"from":80, "to":67}, {"from":65, "to":67}, {"from":80, "to":68}, {"from":78, "to":77}, {"from":67, "to":77}, {"from":71, "to":78}, {"from":72, "to":78}, {"from":73, "to":78}, {"from":78, "to":79}, {"from":75, "to":80}, {"from":77, "to":71}, {"from":77, "to":72}, {"from":71, "to":73}, {"from":72, "to":73}, {"from":79, "to":75}, {"from":74, "to":92}, {"from":165, "to":156}, {"from":91, "to":165}, {"from":93, "to":165}, {"from":94, "to":165}, {"from":95, "to":165}, {"from":96, "to":165}, {"from":97, "to":165}, {"from":98, "to":165}, {"from":99, "to":165}, {"from":100, "to":165}, {"from":101, "to":165}, {"from":102, "to":165}, {"from":103, "to":165}, {"from":104, "to":165}, {"from":105, "to":165}, {"from":106, "to":165}, {"from":107, "to":165}, {"from":108, "to":165}, {"from":109, "to":165}, {"from":110, "to":165}, {"from":111, "to":165}, {"from":112, "to":165}, {"from":113, "to":165}, {"from":114, "to":165}, {"from":115, "to":165}, {"from":116, "to":165}, {"from":117, "to":165}, {"from":118, "to":165}, {"from":119, "to":165}, {"from":120, "to":165}, {"from":121, "to":165}, {"from":122, "to":165}, {"from":123, "to":165}, {"from":124, "to":165}, {"from":125, "to":165}, {"from":126, "to":165}, {"from":127, "to":165}, {"from":128, "to":165}, {"from":129, "to":165}, {"from":130, "to":165}, {"from":131, "to":165}, {"from":132, "to":165}, {"from":133, "to":165}, {"from":134, "to":165}, {"from":135, "to":165}, {"from":136, "to":165}, {"from":137, "to":165}, {"from":138, "to":165}, {"from":139, "to":165}, {"from":140, "to":165}, {"from":141, "to":165}, {"from":142, "to":165}, {"from":143, "to":165}, {"from":144, "to":165}, {"from":145, "to":165}, {"from":146, "to":165}, {"from":147, "to":165}, {"from":148, "to":165}, {"from":149, "to":165}, {"from":150, "to":165}, {"from":151, "to":165}, {"from":152, "to":165}, {"from":153, "to":165}, {"from":154, "to":165}, {"from":155, "to":165}, {"from":159, "to":83}, {"from":159, "to":84}, {"from":82, "to":84}, {"from":87, "to":85}, {"from":84, "to":85}, {"from":87, "to":158}, {"from":91, "to":159}, {"from":90, "to":87}, {"from":90, "to":160}, {"from":85, "to":160}, {"from":92, "to":161}, {"from":93, "to":161}, {"from":94, "to":161}, {"from":95, "to":161}, {"from":96, "to":161}, {"from":97, "to":161}, {"from":98, "to":161}, {"from":99, "to":161}, {"from":100, "to":161}, {"from":101, "to":161}, {"from":102, "to":161}, {"from":103, "to":161}, {"from":104, "to":161}, {"from":105, "to":161}, {"from":106, "to":161}, {"from":107, "to":161}, {"from":108, "to":161}, {"from":109, "to":161}, {"from":110, "to":161}, {"from":111, "to":161}, {"from":112, "to":161}, {"from":113, "to":161}, {"from":114, "to":161}, {"from":115, "to":161}, {"from":116, "to":161}, {"from":117, "to":161}, {"from":118, "to":161}, {"from":119, "to":161}, {"from":120, "to":161}, {"from":121, "to":161}, {"from":122, "to":161}, {"from":123, "to":161}, {"from":124, "to":161}, {"from":125, "to":161}, {"from":126, "to":161}, {"from":127, "to":161}, {"from":128, "to":161}, {"from":129, "to":161}, {"from":130, "to":161}, {"from":131, "to":161}, {"from":132, "to":161}, {"from":133, "to":161}, {"from":134, "to":161}, {"from":135, "to":161}, {"from":136, "to":161}, {"from":137, "to":161}, {"from":138, "to":161}, {"from":139, "to":161}, {"from":140, "to":161}, {"from":141, "to":161}, {"from":142, "to":161}, {"from":143, "to":161}, {"from":144, "to":161}, {"from":145, "to":161}, {"from":146, "to":161}, {"from":147, "to":161}, {"from":148, "to":161}, {"from":149, "to":161}, {"from":150, "to":161}, {"from":151, "to":161}, {"from":152, "to":161}, {"from":153, "to":161}, {"from":154, "to":161}, {"from":155, "to":161}, {"from":163, "to":162}, {"from":161, "to":162}, {"from":156, "to":163}, {"from":157, "to":163}, {"from":163, "to":90}, {"from":158, "to":91}, {"from":160, "to":92}, {"from":92, "to":93}, {"from":92, "to":94}, {"from":92, "to":95}, {"from":92, "to":96}, {"from":92, "to":97}, {"from":92, "to":98}, {"from":92, "to":99}, {"from":92, "to":100}, {"from":92, "to":101}, {"from":92, "to":102}, {"from":92, "to":103}, {"from":92, "to":104}, {"from":92, "to":105}, {"from":92, "to":106}, {"from":92, "to":107}, {"from":92, "to":108}, {"from":92, "to":109}, {"from":92, "to":110}, {"from":92, "to":111}, {"from":92, "to":112}, {"from":92, "to":113}, {"from":92, "to":114}, {"from":92, "to":115}, {"from":92, "to":116}, {"from":92, "to":117}, {"from":92, "to":118}, {"from":92, "to":119}, {"from":92, "to":120}, {"from":92, "to":121}, {"from":92, "to":122}, {"from":92, "to":123}, {"from":92, "to":124}, {"from":92, "to":125}, {"from":92, "to":126}, {"from":92, "to":127}, {"from":92, "to":128}, {"from":92, "to":129}, {"from":92, "to":130}, {"from":92, "to":131}, {"from":92, "to":132}, {"from":92, "to":133}, {"from":92, "to":134}, {"from":92, "to":135}, {"from":92, "to":136}, {"from":92, "to":137}, {"from":92, "to":138}, {"from":92, "to":139}, {"from":92, "to":140}, {"from":92, "to":141}, {"from":92, "to":142}, {"from":92, "to":143}, {"from":92, "to":144}, {"from":92, "to":145}, {"from":92, "to":146}, {"from":92, "to":147}, {"from":92, "to":148}, {"from":92, "to":149}, {"from":92, "to":150}, {"from":92, "to":151}, {"from":92, "to":152}, {"from":92, "to":153}, {"from":92, "to":154}, {"from":92, "to":155}, {"from":162, "to":156}, {"from":156, "to":157}, {"from":157, "to":18}, {"from":76, "to":366}, {"from":363, "to":360}, {"from":363, "to":361}, {"from":359, "to":361}, {"from":364, "to":362}, {"from":361, "to":362}, {"from":364, "to":363}, {"from":369, "to":364}, {"from":369, "to":368}, {"from":362, "to":368}, {"from":366, "to":369}, {"from":367, "to":369}, {"from":368, "to":366}, {"from":366, "to":367}, {"from":367, "to":18}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_DA", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":77}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_DA.B6"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_DA.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":89}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DA.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":92}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DA.B6", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":94}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"101"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"104"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"108"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"112"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"126"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":98}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":120}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_SA", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":137}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_SA.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":144}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_SA.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":147}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_SA.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":149}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"151"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"161"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":155}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_DX", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":169}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_DX.B6"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_DX.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":177}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DX.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":180}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DX.B6", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":182}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"191"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"192"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_SX", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":202}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_SX.B2", "data":["Yes", "~1", "7"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":218}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"228"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"262"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"Kernel: kernel_TopOut", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":271}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck blocks: kernel_TopOut.B2, kernel_TopOut.B3, kernel_TopOut.B5, kernel_TopOut.B7"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_TopOut.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":285}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_TopOut.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":288}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_TopOut.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":290}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_TopOut.B7", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":292}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"307"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"310"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"401"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":295}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":298}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":314}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_DRightOut", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":413}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_DRightOut.B2", "data":["Yes", ">=1", "5"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":420}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DRightOut.B3", "data":["Yes", ">=1", "5"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":423}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"441"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DRightOut.B6", "data":["Yes", ">=1", "5"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":425}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_DRightOut.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"428"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"432"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DRightOut.B7", "data":["Yes", "~1", "5"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":430}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"441"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_DTopOut", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":450}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_DTopOut.B2", "data":["Yes", ">=1", "5"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":457}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DTopOut.B3", "data":["Yes", ">=1", "5"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":460}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_DTopOut.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":462}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"464"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"473"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"kernel_DA", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop kernel_DA.B6."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":77}]]}, {"name":"kernel_DRightOut", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_DA"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":413}]]}, {"name":"kernel_DTopOut", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_DA"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":450}]]}, {"name":"kernel_DX", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_DA"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":169}]]}, {"name":"kernel_SA", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_DA"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":137}]]}, {"name":"kernel_SX", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_DA"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":202}]]}, {"name":"kernel_TopOut", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_DA"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":271}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_DA", "data":[25570, 260178, 278, 0, 126], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":77}]]}, {"name":"kernel_DRightOut", "data":[7893, 16760, 17, 1.5, 214], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":413}]]}, {"name":"kernel_DTopOut", "data":[3261, 5838, 17, 1.5, 33], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":450}]]}, {"name":"kernel_DX", "data":[6532, 8910, 50, 7, 21], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":169}]]}, {"name":"kernel_SA", "data":[2160, 2031, 0, 0, 10], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":137}]]}, {"name":"kernel_SX", "data":[2264, 2520, 32, 1.5, 16], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":202}]]}, {"name":"kernel_TopOut", "data":[10599, 21642, 208, 64, 169], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":271}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[58279, 317879, 602, 75, 589]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[16956, 19160, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[200000, 275150, 467, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[66, 18756, 159, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[275303, 631016, 1230, 75, 589], "data_percent":[14.7517, 16.9061, 10.494, 1.31944]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":101}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":104}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":108}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":112}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":191}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Stratix 10, 1SX280HN2F43E2VG, dcp_bsp:pac_s10_dc"],"name":"Target Family, Device, Board"},{"data":["19.2.0 Build 57"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -high-effort -board=pac_s10_dc -no-interleaving=default -g a.cl -o a.aocx"],"name":"Command"},{"data":["Wed Dec 13 16:01:47 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \nTo generate the data, run a Quartus compile on the project created for this design. \nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fmax_iiJSON='{"basicblocks":{"kernel_DA.B0":{"name":"kernel_DA.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DA.B1":{"name":"kernel_DA.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DA.B2":{"name":"kernel_DA.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"89"}]}]}}, "kernel_DA.B3":{"name":"kernel_DA.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"92"}]}]}}, "kernel_DA.B4":{"name":"kernel_DA.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_DA.B5":{"name":"kernel_DA.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_DA.B6":{"name":"kernel_DA.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":252, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"94"}]}]}}, "kernel_SA.B0":{"name":"kernel_SA.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_SA.B1":{"name":"kernel_SA.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_SA.B2":{"name":"kernel_SA.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"144"}]}]}}, "kernel_SA.B3":{"name":"kernel_SA.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"147"}]}]}}, "kernel_SA.B4":{"name":"kernel_SA.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_SA.B5":{"name":"kernel_SA.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_SA.B6":{"name":"kernel_SA.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"149"}]}]}}, "kernel_DX.B0":{"name":"kernel_DX.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DX.B1":{"name":"kernel_DX.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DX.B2":{"name":"kernel_DX.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"177"}]}]}}, "kernel_DX.B3":{"name":"kernel_DX.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"180"}]}]}}, "kernel_DX.B4":{"name":"kernel_DX.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_DX.B5":{"name":"kernel_DX.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_DX.B6":{"name":"kernel_DX.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":249, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"182"}]}]}}, "kernel_SX.B0":{"name":"kernel_SX.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_SX.B1":{"name":"kernel_SX.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_SX.B2":{"name":"kernel_SX.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":28, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"218"}]}]}}, "kernel_TopOut.B0":{"name":"kernel_TopOut.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_TopOut.B1":{"name":"kernel_TopOut.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_TopOut.B2":{"name":"kernel_TopOut.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":7, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"285"}]}]}}, "kernel_TopOut.B3":{"name":"kernel_TopOut.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":7, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"288"}]}]}}, "kernel_TopOut.B4":{"name":"kernel_TopOut.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_TopOut.B5":{"name":"kernel_TopOut.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":7, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"290"}]}]}}, "kernel_TopOut.B6":{"name":"kernel_TopOut.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_TopOut.B7":{"name":"kernel_TopOut.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":147, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"292"}]}]}}, "kernel_TopOut.B8":{"name":"kernel_TopOut.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_DRightOut.B0":{"name":"kernel_DRightOut.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DRightOut.B1":{"name":"kernel_DRightOut.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DRightOut.B2":{"name":"kernel_DRightOut.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"420"}]}]}}, "kernel_DRightOut.B3":{"name":"kernel_DRightOut.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"423"}]}]}}, "kernel_DRightOut.B4":{"name":"kernel_DRightOut.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_DRightOut.B5":{"name":"kernel_DRightOut.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_DRightOut.B6":{"name":"kernel_DRightOut.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":23, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"425"}]}]}}, "kernel_DRightOut.B7":{"name":"kernel_DRightOut.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"430"}]}]}}, "kernel_DRightOut.B8":{"name":"kernel_DRightOut.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_DTopOut.B0":{"name":"kernel_DTopOut.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DTopOut.B1":{"name":"kernel_DTopOut.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_DTopOut.B2":{"name":"kernel_DTopOut.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"457"}]}]}}, "kernel_DTopOut.B3":{"name":"kernel_DTopOut.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"460"}]}]}}, "kernel_DTopOut.B4":{"name":"kernel_DTopOut.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_DTopOut.B5":{"name":"kernel_DTopOut.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_DTopOut.B6":{"name":"kernel_DTopOut.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":25, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":"462"}]}]}}}, "functions":{"kernel_DA":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":77}], "loop_hierachy":{"kernel_DA__no_loop":["kernel_DA.B0", "kernel_DA.B1"], "kernel_DA.B2":["kernel_DA.B2", "kernel_DA.B3", "kernel_DA.B4"], "kernel_DA.B3":["kernel_DA.B3", "kernel_DA.B6", "kernel_DA.B5"], "kernel_DA.B6":["kernel_DA.B6"]}}, "kernel_SA":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":137}], "loop_hierachy":{"kernel_SA__no_loop":["kernel_SA.B0", "kernel_SA.B1"], "kernel_SA.B2":["kernel_SA.B2", "kernel_SA.B3", "kernel_SA.B4"], "kernel_SA.B3":["kernel_SA.B3", "kernel_SA.B6", "kernel_SA.B5"], "kernel_SA.B6":["kernel_SA.B6"]}}, "kernel_DX":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":169}], "loop_hierachy":{"kernel_DX__no_loop":["kernel_DX.B0", "kernel_DX.B1"], "kernel_DX.B2":["kernel_DX.B2", "kernel_DX.B3", "kernel_DX.B4"], "kernel_DX.B3":["kernel_DX.B3", "kernel_DX.B6", "kernel_DX.B5"], "kernel_DX.B6":["kernel_DX.B6"]}}, "kernel_SX":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":202}], "loop_hierachy":{"kernel_SX__no_loop":["kernel_SX.B0", "kernel_SX.B1"], "kernel_SX.B2":["kernel_SX.B2"]}}, "kernel_TopOut":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":271}], "loop_hierachy":{"kernel_TopOut__no_loop":["kernel_TopOut.B0", "kernel_TopOut.B1"], "kernel_TopOut.B2":["kernel_TopOut.B2", "kernel_TopOut.B3", "kernel_TopOut.B4"], "kernel_TopOut.B3":["kernel_TopOut.B3", "kernel_TopOut.B5", "kernel_TopOut.B6"], "kernel_TopOut.B5":["kernel_TopOut.B5", "kernel_TopOut.B7", "kernel_TopOut.B8"], "kernel_TopOut.B7":["kernel_TopOut.B7"]}}, "kernel_DRightOut":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":413}], "loop_hierachy":{"kernel_DRightOut__no_loop":["kernel_DRightOut.B0", "kernel_DRightOut.B1"], "kernel_DRightOut.B2":["kernel_DRightOut.B2", "kernel_DRightOut.B3", "kernel_DRightOut.B4"], "kernel_DRightOut.B3":["kernel_DRightOut.B3", "kernel_DRightOut.B6", "kernel_DRightOut.B5"], "kernel_DRightOut.B6":["kernel_DRightOut.B6", "kernel_DRightOut.B7", "kernel_DRightOut.B8"], "kernel_DRightOut.B7":["kernel_DRightOut.B7"]}}, "kernel_DTopOut":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "line":450}], "loop_hierachy":{"kernel_DTopOut__no_loop":["kernel_DTopOut.B0", "kernel_DTopOut.B1"], "kernel_DTopOut.B2":["kernel_DTopOut.B2", "kernel_DTopOut.B3", "kernel_DTopOut.B4"], "kernel_DTopOut.B3":["kernel_DTopOut.B3", "kernel_DTopOut.B6", "kernel_DTopOut.B5"], "kernel_DTopOut.B6":["kernel_DTopOut.B6"]}}}}';
var fileJSON=[{"path":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/t2sp-s10/t2s/tests/performance/gbmv/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef struct { float s[64]; } _cga;\012typedef struct { float s; } _cga__1;\012channel _cga _DA_SA_channel __attribute__((depth(256))) ;\012channel _cga _SA_MV_channel __attribute__((depth(256))) ;\012channel float _DX_SX_channel __attribute__((depth(256))) ;\012channel _cga__1 _SX_fX_channel __attribute__((depth(256))) ;\012channel _cga__1 _TopOut_DTopOut_channel __attribute__((depth(256))) ;\012channel _cga _RightOut_DRightOut_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_DA\012#define __address_space__A_fX_serializer_c0_mem_channel __global\012#define __address_space__A_fX_serializer_c1_mem_channel __global\012#define __address_space__A_fX_serializer_c2_mem_channel __global\012#define __address_space__A_fX_serializer_c3_mem_channel __global\012__kernel void kernel_DA(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__A_fX_serializer_c0_mem_channel const float *restrict _A_fX_serializer_c0_mem_channel,\012 __address_space__A_fX_serializer_c1_mem_channel const float *restrict _A_fX_serializer_c1_mem_channel,\012 __address_space__A_fX_serializer_c2_mem_channel const float *restrict _A_fX_serializer_c2_mem_channel,\012 __address_space__A_fX_serializer_c3_mem_channel const float *restrict _A_fX_serializer_c3_mem_channel)\012{\012 _cga _DA_SA_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _A_extent_1 >> 13;\012 for (int _DA_s0_k = 0; _DA_s0_k < 0 + _0; _DA_s0_k++)\012 {\012  int _1 = _A_extent_0 >> 12;\012  for (int _DA_s0_i = 0; _DA_s0_i < 0 + _1; _DA_s0_i++)\012  {\012   for (int _DA_s0_kkk_iii = 0; _DA_s0_kkk_iii < 0 + 524288; _DA_s0_kkk_iii++)\012   {\012    float _DA_temp[64];\012    #pragma unroll\012    for (int _DA_s0_vi_t = 0; _DA_s0_vi_t < 0 + 16; _DA_s0_vi_t++)\012    {\012     int _2 = _addr_temp;\012     float _3 = _A_fX_serializer_c0_mem_channel[_2];\012     _DA_temp[_DA_s0_vi_t] = _3;\012     int _4 = _addr_temp;\012     float _5 = _A_fX_serializer_c1_mem_channel[_4];\012     int _6 = _DA_s0_vi_t + 16;\012     _DA_temp[_6] = _5;\012     int _7 = _addr_temp;\012     float _8 = _A_fX_serializer_c2_mem_channel[_7];\012     int _9 = _DA_s0_vi_t + 32;\012     _DA_temp[_9] = _8;\012     int _10 = _addr_temp;\012     float _11 = _A_fX_serializer_c3_mem_channel[_10];\012     int _12 = _DA_s0_vi_t + 48;\012     _DA_temp[_12] = _11;\012     int _13 = _addr_temp;\012     int _14 = _13 + 1;\012     _addr_temp = _14;\012    } // for _DA_s0_vi_t\012    #pragma unroll\012    for (int _DA_s0_vi = 0; _DA_s0_vi < 0 + 64; _DA_s0_vi++)\012    {\012     float _15 = _DA_temp[_DA_s0_vi];\012     _DA_SA_channel_array.s[_DA_s0_vi] = _15;\012     (void)_DA_s0_vi;\012    } // for _DA_s0_vi\012    write_channel_intel(_DA_SA_channel, _DA_SA_channel_array);\012    (void)_DA_SA_channel_array;\012   } // for _DA_s0_kkk_iii\012  } // for _DA_s0_i\012 } // for _DA_s0_k\012} // kernel kernel_DA\012#undef __address_space__A_fX_serializer_c0_mem_channel\012#undef __address_space__A_fX_serializer_c1_mem_channel\012#undef __address_space__A_fX_serializer_c2_mem_channel\012#undef __address_space__A_fX_serializer_c3_mem_channel\012// Address spaces for kernel_SA\012__kernel void kernel_SA(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 _cga _DA_SA_channel_array;\012 _cga _SA_MV_channel_array;\012 int _16 = _A_extent_1 >> 13;\012 for (int _SA_s0_k = 0; _SA_s0_k < 0 + _16; _SA_s0_k++)\012 {\012  int _17 = _A_extent_0 >> 12;\012  for (int _SA_s0_i = 0; _SA_s0_i < 0 + _17; _SA_s0_i++)\012  {\012   for (int _SA_s0_kkk_iii = 0; _SA_s0_kkk_iii < 0 + 524288; _SA_s0_kkk_iii++)\012   {\012    _cga __18 = read_channel_intel(_DA_SA_channel);\012    _DA_SA_channel_array = __18;\012    (void)__18;\012    #pragma unroll\012    for (int _SA_s0_vi = 0; _SA_s0_vi < 0 + 64; _SA_s0_vi++)\012    {\012     float __19 = _DA_SA_channel_array.s[_SA_s0_vi];\012     _SA_MV_channel_array.s[_SA_s0_vi] = __19;\012     (void)_SA_s0_vi;\012    } // for _SA_s0_vi\012    write_channel_intel(_SA_MV_channel, _SA_MV_channel_array);\012    (void)_SA_MV_channel_array;\012   } // for _SA_s0_kkk_iii\012  } // for _SA_s0_i\012 } // for _SA_s0_k\012} // kernel kernel_SA\012// Address spaces for kernel_DX\012#define __address_space__X_fX_serializer_mem_channel __global\012__kernel void kernel_DX(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__X_fX_serializer_mem_channel const float *restrict _X_fX_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _20 = _A_extent_1 >> 13;\012 for (int _DX_s0_k = 0; _DX_s0_k < 0 + _20; _DX_s0_k++)\012 {\012  int _21 = _A_extent_0 >> 12;\012  for (int _DX_s0_i = 0; _DX_s0_i < 0 + _21; _DX_s0_i++)\012  {\012   for (int _DX_s0_kkk = 0; _DX_s0_kkk < 0 + 8192; _DX_s0_kkk++)\012   {\012    int _22 = _addr_temp;\012    int _23 = _A_extent_0 >> 12;\012    int _24 = _23 * 8192;\012    int _25 = _22 / _24;\012    int _26 = _25 * 8192;\012    int _27 = _22 & 8191;\012    int _28 = _26 + _27;\012    float _29 = _X_fX_serializer_mem_channel[_28];\012    write_channel_intel(_DX_SX_channel, _29);\012    (void)_29;\012    int _30 = _22 + 1;\012    _addr_temp = _30;\012   } // for _DX_s0_kkk\012  } // for _DX_s0_i\012 } // for _DX_s0_k\012} // kernel kernel_DX\012#undef __address_space__X_fX_serializer_mem_channel\012// Address spaces for kernel_SX\012__kernel void kernel_SX(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 _cga__1 _SX_fX_channel_array;\012 int _31 = _A_extent_1 >> 13;\012 int _32 = _A_extent_0 >> 12;\012 int _33 = _31 * _32;\012 int _SX_cycle_temp;\012 float __attribute__((memory, numbanks(1), singlepump)) _SX_DB_0_ibuffer[2][8192];\012 _SX_cycle_temp = 516096;\012 int _34 = _A_extent_1 >> 13;\012 int _35 = _A_extent_0 >> 12;\012 int _36 = _34 * _35;\012 int _37 = _36 * 524288;\012 int _38 = _37 + 524288;\012 for (int _SX_s0_outermost_loop = 0; _SX_s0_outermost_loop < 0 + _38; _SX_s0_outermost_loop++)\012 {\012  int _39 = _SX_cycle_temp;\012  int _40 = _39 & 524287;\012  bool _41 = 516096 <= _40;\012  int _42 = _39 >> 19;\012  bool _43 = _42 < _33;\012  bool _44 = _41 && _43;\012  if (_44)\012  {\012   float __45 = read_channel_intel(_DX_SX_channel);\012   int _46 = _SX_cycle_temp;\012   int _47 = _46 >> 19;\012   int _48 = _47 & 1;\012   bool _49 = (bool)(_48);\012   int _50 = _46 & 524287;\012   int _51 = _50 & 8191;\012   _SX_DB_0_ibuffer[_49][_51] = __45;\012  } // if _44\012  int _52 = _SX_cycle_temp;\012  int _53 = _52 >> 19;\012  bool _54 = _53 <= _33;\012  bool _55 = 524287 < _52;\012  bool _56 = _54 && _55;\012  if (_56)\012  {\012   int _57 = _SX_cycle_temp;\012   int _58 = _57 >> 19;\012   int _59 = _58 & 1;\012   bool _60 = (bool)(_59);\012   bool _61 = !(_60);\012   int _62 = _57 >> 6;\012   int _63 = _62 & 8191;\012   float _64 = _SX_DB_0_ibuffer[_61][_63];\012   _SX_fX_channel_array.s = _64;\012   (void)_64;\012  } // if _56\012  int _65 = _SX_cycle_temp;\012  int _66 = _65 >> 19;\012  bool _67 = _66 <= _33;\012  bool _68 = 524287 < _65;\012  bool _69 = _67 && _68;\012  if (_69)\012  {\012   write_channel_intel(_SX_fX_channel, _SX_fX_channel_array);\012   (void)_SX_fX_channel_array;\012  } // if _69\012  int _70 = _SX_cycle_temp;\012  int _71 = _70 + 1;\012  _SX_cycle_temp = _71;\012 } // for _SX_s0_outermost_loop\012} // kernel kernel_SX\012// Address spaces for kernel_TopOut\012__kernel void kernel_TopOut(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 // produce RightOut\012 // produce MV\012 float _MV_shreg[65][64];\012 // produce fX\012 float _fX_shreg;\012 _cga__1 _TopOut_DTopOut_channel_array;\012 _cga _RightOut_DRightOut_channel_array;\012 _cga _SA_MV_channel_array;\012 _cga__1 _SX_fX_channel_array;\012 int _72 = _A_extent_1 >> 13;\012 for (int _fX_s0_k = 0; _fX_s0_k < 0 + _72; _fX_s0_k++)\012 {\012  int _73 = _A_extent_0 >> 12;\012  for (int _fX_s0_i = 0; _fX_s0_i < 0 + _73; _fX_s0_i++)\012  {\012   for (int _fX_s0_kkk = 0; _fX_s0_kkk < 0 + 8192; _fX_s0_kkk++)\012   {\012    for (int _fX_s0_iii = 0; _fX_s0_iii < 0 + 64; _fX_s0_iii++)\012    {\012     #pragma unroll\012     for (int _dummy_s0_vi = 0; _dummy_s0_vi < 0 + 64; _dummy_s0_vi++)\012     {\012      #pragma unroll\012      for (int _dummy__1_s0_l0 = 0; _dummy__1_s0_l0 < 0 + 64; _dummy__1_s0_l0++)\012      {\012       int _74 = 64 - _dummy__1_s0_l0;\012       int _75 = 63 - _dummy__1_s0_l0;\012       float _77 = _MV_shreg[_75][_dummy_s0_vi];\012       _MV_shreg[_74][_dummy_s0_vi] = _77;\012       (void)_77;\012      } // for _dummy__1_s0_l0\012     } // for _dummy_s0_vi\012     _cga __78 = read_channel_intel(_SA_MV_channel);\012     _SA_MV_channel_array = __78;\012     (void)__78;\012     _cga__1 __79 = read_channel_intel(_SX_fX_channel);\012     _SX_fX_channel_array = __79;\012     (void)__79;\012     #pragma unroll\012     for (int _fX_s0_vi = 0; _fX_s0_vi < 0 + 64; _fX_s0_vi++)\012     {\012      float _80;\012      bool _81 = _fX_s0_vi == 0;\012      if (_81)\012      {\012       _80 = _SX_fX_channel_array.s;\012      } // if _81\012      else\012      {\012       float _83 = _fX_shreg;\012       _80 = _83;\012      } // if _81 else\012      float _84 = _80;\012      _fX_shreg = _84;\012      (void)_84;\012      float _86 = _fX_shreg;\012      float _87 = __fpga_reg(__fpga_reg(_86));\012      _fX_shreg = _87;\012      (void)_87;\012      float _88;\012      bool _89 = _fX_s0_iii == 63;\012      bool _90 = _fX_s0_vi == 63;\012      bool _91 = _89 && _90;\012      bool _92 = _fX_s0_kkk == 0;\012      bool _93 = _91 || _92;\012      if (_93)\012      {\012       float _94 = float_from_bits(0 /* 0 */);\012       _88 = _94;\012      } // if _93\012      else\012      {\012       float _95;\012       bool _96 = _fX_s0_vi == 63;\012       if (_96)\012       {\012        int _97 = _fX_s0_vi + -63;\012        float _99 = _MV_shreg[63][_97];\012        _95 = _99;\012       } // if _96\012       else\012       {\012        int _100 = _fX_s0_vi + 1;\012        float _102 = _MV_shreg[64][_100];\012        _95 = _102;\012       } // if _96 else\012       float _103 = _95;\012       _88 = _103;\012      } // if _93 else\012      float _104 = _88;\012      float __105 = _SA_MV_channel_array.s[_fX_s0_vi];\012      float _107 = _fX_shreg;\012      float _108 = __105 * _107;\012      float _109 = _104 + _108;\012      _MV_shreg[0][_fX_s0_vi] = _109;\012      (void)_109;\012      float _110;\012      bool _111 = _fX_s0_vi == 0;\012      bool _112 = _fX_s0_iii == 0;\012      bool _113 = _111 && _112;\012      if (_113)\012      {\012       float _114 = float_from_bits(0 /* 0 */);\012       _110 = _114;\012      } // if _113\012      else\012      {\012       float _116 = _MV_shreg[0][_fX_s0_vi];\012       _110 = _116;\012      } // if _113 else\012      float _117 = _110;\012      _RightOut_DRightOut_channel_array.s[_fX_s0_vi] = _117;\012      (void)_fX_s0_vi;\012      bool _118 = _fX_s0_vi == 0;\012      bool _119 = _fX_s0_iii == 0;\012      bool _120 = _118 && _119;\012      if (_120)\012      {\012       float _122 = _MV_shreg[0][0];\012       _TopOut_DTopOut_channel_array.s = _122;\012       (void)_122;\012      } // if _120\012     } // for _fX_s0_vi\012     bool _123 = _fX_s0_kkk == 8191;\012     if (_123)\012     {\012      write_channel_intel(_RightOut_DRightOut_channel, _RightOut_DRightOut_channel_array);\012      (void)_RightOut_DRightOut_channel_array;\012     } // if _123\012    } // for _fX_s0_iii\012    write_channel_intel(_TopOut_DTopOut_channel, _TopOut_DTopOut_channel_array);\012    (void)_TopOut_DTopOut_channel_array;\012   } // for _fX_s0_kkk\012  } // for _fX_s0_i\012 } // for _fX_s0_k\012} // kernel kernel_TopOut\012// Address spaces for kernel_DRightOut\012#define __address_space__DRightOut __global\012__kernel void kernel_DRightOut(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__DRightOut float *restrict _DRightOut)\012{\012 _cga _RightOut_DRightOut_channel_array;\012 int _124 = _A_extent_1 >> 13;\012 for (int _DRightOut_s0_k = 0; _DRightOut_s0_k < 0 + _124; _DRightOut_s0_k++)\012 {\012  int _125 = _A_extent_0 >> 12;\012  for (int _DRightOut_s0_i = 0; _DRightOut_s0_i < 0 + _125; _DRightOut_s0_i++)\012  {\012   for (int _DRightOut_s0_iii = 0; _DRightOut_s0_iii < 0 + 64; _DRightOut_s0_iii++)\012   {\012    _cga __126 = read_channel_intel(_RightOut_DRightOut_channel);\012    _RightOut_DRightOut_channel_array = __126;\012    (void)__126;\012    for (int _DRightOut_s0_vi = 0; _DRightOut_s0_vi < 0 + 64; _DRightOut_s0_vi++)\012    {\012     float __127 = _RightOut_DRightOut_channel_array.s[_DRightOut_s0_vi];\012     int _128 = _A_extent_0 >> 12;\012     int _129 = _128 * _DRightOut_s0_k;\012     int _130 = _129 * 4096;\012     int _131 = _DRightOut_s0_i * 4096;\012     int _132 = _DRightOut_s0_iii * 64;\012     int _133 = _132 + _DRightOut_s0_vi;\012     int _134 = _131 + _133;\012     int _135 = _130 + _134;\012     _DRightOut[_135] = __127;\012    } // for _DRightOut_s0_vi\012   } // for _DRightOut_s0_iii\012  } // for _DRightOut_s0_i\012 } // for _DRightOut_s0_k\012} // kernel kernel_DRightOut\012#undef __address_space__DRightOut\012// Address spaces for kernel_DTopOut\012#define __address_space__DTopOut __global\012__kernel void kernel_DTopOut(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__DTopOut float *restrict _DTopOut)\012{\012 _cga__1 _TopOut_DTopOut_channel_array;\012 int _136 = _A_extent_1 >> 13;\012 for (int _DTopOut_s0_k = 0; _DTopOut_s0_k < 0 + _136; _DTopOut_s0_k++)\012 {\012  int _137 = _A_extent_0 >> 12;\012  for (int _DTopOut_s0_i = 0; _DTopOut_s0_i < 0 + _137; _DTopOut_s0_i++)\012  {\012   for (int _DTopOut_s0_kkk = 0; _DTopOut_s0_kkk < 0 + 8192; _DTopOut_s0_kkk++)\012   {\012    _cga__1 __138 = read_channel_intel(_TopOut_DTopOut_channel);\012    _TopOut_DTopOut_channel_array = __138;\012    (void)__138;\012    int _139 = _A_extent_0 >> 12;\012    int _140 = _139 * _DTopOut_s0_k;\012    int _141 = _140 * 8192;\012    int _142 = _DTopOut_s0_i * 8192;\012    int _143 = _142 + _DTopOut_s0_kkk;\012    int _144 = _141 + _143;\012    _DTopOut[_144] = _TopOut_DTopOut_channel_array.s;\012   } // for _DTopOut_s0_kkk\012  } // for _DTopOut_s0_i\012 } // for _DTopOut_s0_k\012} // kernel kernel_DTopOut\012#undef __address_space__DTopOut\012\012"}];
