// Seed: 440881650
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wand id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout supply0 id_4;
  input wire id_3;
  inout supply1 id_2;
  input wire id_1;
  wire [1 : (  1  )  +  1] id_10;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9,
      id_10,
      id_6,
      id_7
  );
  generate
    assign id_9 = id_7 ? id_7 : id_10;
  endgenerate
  assign id_4 = id_1 - -1;
  assign id_2 = "" !== 1;
endmodule
