Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 28 23:28:08 2025
| Host         : Acer-Predator running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_SnakeGame_control_sets_placed.rpt
| Design       : Top_SnakeGame
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   154 |
|    Minimum number of control sets                        |   154 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   710 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   154 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |   130 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |             346 |          117 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |            1795 |          663 |
| Yes          | Yes                   | No                     |              15 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+--------------------------------------+--------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |             Enable Signal            |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+--------------------------------------+--------------------------+------------------+----------------+--------------+
|  u_xadc/dclk_bufg                            |                                      |                          |                1 |              2 |         2.00 |
|  u_xadc/dclk_bufg                            |                                      | u_xadc/SR[0]             |                2 |              4 |         2.00 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/immune_cnt_2          | u_Clock_Divider/rst_sync |                1 |              4 |         4.00 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/immune_cnt_1          | u_Clock_Divider/rst_sync |                1 |              4 |         4.00 |
|  u_xadc/dclk_bufg                            | u_xadc/FSM_onehot_state[4]_i_1_n_0   | u_xadc/SR[0]             |                2 |              5 |         2.50 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/timer_out[4]_i_1_n_0  | u_Clock_Divider/rst_sync |                2 |              5 |         2.50 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Cannon_L/sel                       | u_Clock_Divider/rst_sync |                2 |              5 |         2.50 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Cannon_R/cannon_y[4]_i_1__0_n_0    | u_Clock_Divider/rst_sync |                1 |              5 |         5.00 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/len_1[6]_i_1_n_0      | u_Clock_Divider/rst_sync |                5 |              7 |         1.40 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/len_2[6]_i_1_n_0      | u_Clock_Divider/rst_sync |                5 |              7 |         1.40 |
|  u_xadc/dclk_bufg                            | u_xadc/di_drp[9]_i_1_n_0             | u_xadc/SR[0]             |                3 |             10 |         3.33 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Food_Generator/state_q[0]          | u_Clock_Divider/rst_sync |                3 |             10 |         3.33 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_VGA_Controller/v_count             | u_Clock_Divider/rst_sync |                4 |             10 |         2.50 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[36][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[37][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Food_Generator/food_x[5]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[35][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[38][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[39][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[41][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[42][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[2][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[31][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[5][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[49][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[61][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[54][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[62][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[63][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[6][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[4][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[56][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[51][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[53][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[8][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[52][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[58][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[50][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[55][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[7][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[57][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[60][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[48][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[9][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[59][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_x                  | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[11][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[20][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[33][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[24][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[27][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[10][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[21][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[32][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[34][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[37][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[39][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[14][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[36][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[18][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[19][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[29][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[42][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[12][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[35][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[3][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[15][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[23][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[13][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[26][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[28][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[16][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[25][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[22][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[17][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[31][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[2][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[7][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[38][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[40][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[30][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[41][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[43][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[44][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[45][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[4][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[6][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[8][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[51][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[49][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[46][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[63][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[52][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[60][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[58][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[62][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[59][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[48][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[54][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[57][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[55][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[50][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[53][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[56][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[61][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[5][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[9][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[47][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[25][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[28][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[16][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[1][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[23][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[11][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[17][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[29][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[18][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[10][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[14][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[20][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[19][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[22][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[26][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[27][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[15][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[21][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[24][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[12][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[13][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[43][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[45][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[46][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[3][4]_i_1_n_0    | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[40][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[44][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[47][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[30][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                3 |             11 |         3.67 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[32][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                5 |             11 |         2.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[33][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                6 |             11 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b1_y[34][4]_i_1_n_0   | u_Clock_Divider/rst_sync |                4 |             11 |         2.75 |
|  u_xadc/dclk_bufg                            | u_xadc/MEASURED_AUX1[15]_i_1_n_0     |                          |                5 |             16 |         3.20 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Sound_Controller/tone_cnt_1        | u_Clock_Divider/rst_sync |                4 |             16 |         4.00 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/score_1[0]_i_1_n_0    | u_Clock_Divider/rst_sync |                4 |             16 |         4.00 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/score_2[0]_i_1_n_0    | u_Clock_Divider/rst_sync |                4 |             16 |         4.00 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/b2_y[0][4]_i_1_n_0    | u_Clock_Divider/rst_sync |               12 |             22 |         1.83 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Cannon_L/bullet_px[9]_i_1_n_0      | u_Clock_Divider/rst_sync |                9 |             23 |         2.56 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Cannon_R/bullet_px[9]_i_1__0_n_0   | u_Clock_Divider/rst_sync |               10 |             24 |         2.40 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Snake_Engine/p_0_in                | u_Clock_Divider/rst_sync |                7 |             25 |         3.57 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Cannon_L/shoot_timer[0]_i_1_n_0    | u_Clock_Divider/rst_sync |                8 |             32 |         4.00 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Cannon_R/shoot_timer[0]_i_1__0_n_0 | u_Clock_Divider/rst_sync |                8 |             32 |         4.00 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Sound_Controller/timer_0           | u_Clock_Divider/rst_sync |                9 |             32 |         3.56 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Cannon_L/vel_y_fixed[1]_i_1_n_0    | u_Clock_Divider/rst_sync |               15 |             51 |         3.40 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 | u_Cannon_R/vel_y_fixed[1]_i_1__0_n_0 | u_Clock_Divider/rst_sync |               15 |             52 |         3.47 |
|  u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1 |                                      | u_Clock_Divider/rst_sync |              117 |            346 |         2.96 |
+----------------------------------------------+--------------------------------------+--------------------------+------------------+----------------+--------------+


