library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity fulladder is
    Port ( a : in  STD_LOGIC;
           b : in  STD_LOGIC;
           c_in : in  STD_LOGIC;
           sum : out  STD_LOGIC;
           c_out : out  STD_LOGIC);
end fulladder;

architecture dataflow of fulladder is
signal sig1,sig2,sig3 : std_logic;

begin
	sig1 <= a xor b;
	sum <= c_in xor sig1;
	sig2 <= c_in and sig1;
	sig3 <= a and b;
	c_out <= sig2 or sig3;
end Dataflow;
