
# Verilog Projects Portfolio  

This repository contains my **Verilog RTL design and testbench practice projects**.  

## ðŸ“‚ Folder Structure
verilog-projects/
â”‚â”€â”€ 01_mux/
â”‚ â”œâ”€â”€ mux2_1.v
â”‚ â”œâ”€â”€ mux2_1_tb.v
â”‚ â””â”€â”€ README.md
â”‚
â”‚â”€â”€ 02_d_latch/
â”‚ â”œâ”€â”€ d_latch.v
â”‚ â”œâ”€â”€ d_latch_tb.v
â”‚ â””â”€â”€ README.md
â”‚
â”‚â”€â”€ 03_t_latch/
â”‚ â”œâ”€â”€ t_latch.v
â”‚ â”œâ”€â”€ t_latch_tb.v
â”‚ â””â”€â”€ README.md
