{"vcs1":{"timestamp_begin":1740661215.894204314, "rt":3.38, "ut":3.16, "st":0.17}}
{"vcselab":{"timestamp_begin":1740661219.346267451, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1740661219.659361774, "rt":0.22, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740661215.621002789}
{"VCS_COMP_START_TIME": 1740661215.621002789}
{"VCS_COMP_END_TIME": 1740661219.945235544}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 286104}}
{"vcselab": {"peak_mem": 133968}}
