# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vlib work
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/tb_dffg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:21 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/tb_dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# End time: 16:26:21 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/mem.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:21 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 16:26:21 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/dffg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:21 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 16:26:21 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:25 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_regfile
# -- Compiling architecture sim of tb_regfile
# End time: 16:26:25 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:25 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regfile
# -- Compiling architecture behavior of regfile
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(37): (vcom-1136) Unknown identifier "to_integer".
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(40): (vcom-1136) Unknown identifier "to_integer".
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(48): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(48): (vcom-1590) Bad expression in actual part of association element 'we'.
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(48): (vcom-1436) Actual expression (infix expression) of formal "we" is not globally static.
# ** Note: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(54): VHDL Compiler exiting
# End time: 16:26:25 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:30 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regfile
# -- Compiling architecture behavior of regfile
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(37): (vcom-1136) Unknown identifier "to_integer".
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(40): (vcom-1136) Unknown identifier "to_integer".
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(48): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(48): (vcom-1590) Bad expression in actual part of association element 'we'.
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(48): (vcom-1436) Actual expression (infix expression) of formal "we" is not globally static.
# ** Note: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(54): VHDL Compiler exiting
# End time: 16:26:30 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:33 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_regfile
# -- Compiling architecture sim of tb_regfile
# End time: 16:26:33 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:38 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regfile
# -- Compiling architecture behavior of regfile
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(37): (vcom-1136) Unknown identifier "to_integer".
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(40): (vcom-1136) Unknown identifier "to_integer".
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(48): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(48): (vcom-1590) Bad expression in actual part of association element 'we'.
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(48): (vcom-1436) Actual expression (infix expression) of formal "we" is not globally static.
# ** Note: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(54): VHDL Compiler exiting
# End time: 16:26:38 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:29:03 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavior of regfile
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(49): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(49): (vcom-1590) Bad expression in actual part of association element 'we'.
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(49): (vcom-1436) Actual expression (infix expression) of formal "we" is not globally static.
# ** Note: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(55): VHDL Compiler exiting
# End time: 16:29:03 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:29:34 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_regfile
# -- Compiling architecture sim of tb_regfile
# End time: 16:29:34 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:29:38 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavior of regfile
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(49): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(49): (vcom-1590) Bad expression in actual part of association element 'we'.
# ** Error: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(49): (vcom-1436) Actual expression (infix expression) of formal "we" is not globally static.
# ** Note: /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd(55): VHDL Compiler exiting
# End time: 16:29:38 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:30:11 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity N_bit_reg
# -- Compiling architecture behavioral of N_bit_reg
# End time: 16:30:11 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:30:14 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_regfile
# -- Compiling architecture sim of tb_regfile
# End time: 16:30:14 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_regfile
# vsim work.tb_regfile 
# Start time: 16:30:39 on Feb 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd(39): (vopt-1447) Instance "uut" is bound to entity "work.regfile" that has no architectures.
# ** Warning: /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd(39): (vopt-3473) Component instance "uut : regfile" is not bound.
#         Region: /tb_regfile
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_regfile(sim)#1
# ** Error: (vsim-3173) Entity '/home/rafatmom/CprE381/Lab2/work.regfile' has no architecture.
# Load interrupted
# Error loading design
# End time: 16:30:39 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/dffg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:34:37 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 16:34:37 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/tb_dffg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:34:37 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/tb_dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# End time: 16:34:37 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/mem.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:34:37 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 16:34:37 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_dffg
# vsim work.tb_dffg 
# Start time: 16:34:47 on Feb 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_dffg(behavior)#1
add wave -position insertpoint sim:/tb_dffg/*
run 100
run 200
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:36:27 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/tb_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_reg_nbit
# -- Compiling architecture behavior of tb_reg_nbit
# End time: 16:36:27 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:36:27 on Feb 06,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab2/RegFile/N_bit_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_nbit
# -- Compiling architecture structural of reg_nbit
# End time: 16:36:27 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 16:36:34 on Feb 06,2025, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
vsim work.tb_regfile
# vsim work.tb_regfile 
# Start time: 16:36:41 on Feb 06,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_regfile(sim)#1
# ** Error: (vsim-3173) Entity '/home/rafatmom/CprE381/Lab2/work.regfile' has no architecture.
# Load interrupted
# Error loading design
# End time: 16:36:41 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
