# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../final_project_1_3/final_project_1_3.srcs/sources_1/new/saw_wav_gen.v" \
"../../../../../final_project_1_3/final_project_1_3.srcs/sources_1/new/sin_wav_gen.v" \
"../../../../../final_project_1_3/final_project_1_3.srcs/sources_1/new/sqr_wav_gen.v" \
"../../../../../final_project_1_3/final_project_1_3.srcs/sources_1/new/tri_wav_gen.v" \
"../../../../../final_project_1_3/final_project_1_3.srcs/sources_1/new/wav_selector.v" \
"../../../../../final_project_1_3/final_project_1_3.srcs/sim_1/new/wav_selector_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
