#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 13 14:53:35 2022
# Process ID: 6908
# Current directory: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9724 C:\Users\iic2343\Downloads\Proyecto Base Actividad 2\Proyecto Base Actividad 2\Proyecto Base.xpr
# Log file: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/vivado.log
# Journal file: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.xpr}
INFO: [Project 1-313] Project file moved from 'D:/User/Desktop/Proyecto Base Actividad 2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Recuperativo/Proyecto Base/Proyecto Base.ip_user_files', nor could it be found using path 'D:/User/Desktop/Recuperativo/Proyecto Base/Proyecto Base.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 693.215 ; gain = 98.066
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/Adder8.vhd} {C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/HA.vhd} {C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/FA.vhd} {C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/Reg.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Basys3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/Adder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/Debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/Display_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Display_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Basys3'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim'
"xelab -wto a35b2fba0be742e6ac0032a12eca4df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Basys3_behav xil_defaultlib.Basys3 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a35b2fba0be742e6ac0032a12eca4df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Basys3_behav xil_defaultlib.Basys3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] selected assignment statement does not cover all choices. 'others' clause is needed [C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit basys3 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Basys3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim'
"xelab -wto a35b2fba0be742e6ac0032a12eca4df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Basys3_behav xil_defaultlib.Basys3 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a35b2fba0be742e6ac0032a12eca4df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Basys3_behav xil_defaultlib.Basys3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] selected assignment statement does not cover all choices. 'others' clause is needed [C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit basys3 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Basys3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim'
"xelab -wto a35b2fba0be742e6ac0032a12eca4df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Basys3_behav xil_defaultlib.Basys3 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a35b2fba0be742e6ac0032a12eca4df6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Basys3_behav xil_defaultlib.Basys3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] selected assignment statement does not cover all choices. 'others' clause is needed [C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.srcs/sources_1/new/Display_Controller.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit basys3 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 4
[Tue Sep 13 16:03:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Sep 13 16:04:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 978.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1658.289 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1658.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1798.902 ; gain = 1059.320
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 13 16:17:58 2022] Launched synth_1...
Run output will be captured here: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/synth_1/runme.log
[Tue Sep 13 16:17:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-02:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1816.109 ; gain = 14.176
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B40F53A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Sep 13 16:30:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/synth_1/runme.log
[Tue Sep 13 16:30:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 13 16:31:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Sep 13 16:39:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/synth_1/runme.log
[Tue Sep 13 16:39:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 13 16:41:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/iic2343/Downloads/Proyecto Base Actividad 2/Proyecto Base Actividad 2/Proyecto Base.runs/impl_1/Basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B40F53A
