BARTLE, R.G. The Elements of Real Analysis. Wiley, New York, 1964.
BERMAN, A., ANt) PLEMMONS, R.J. Nonnegative Matrices in the Mathematical Sciences. Academic Press, Orlando, Fla., 1979.
BHATT, S. N., AND LEIGHTON, F. T. A framework for solving VLSI graph layout problems. J. Comput. Syst. Sci. 28, 2 (1984), 300-343.
BILARDI, G., PRACCHI, M., AND PREPARATA, F.P. A critique and appraisal of VLSI models of computation. In The Carnegie-Mellon University Conference on VLSI Systems and Computations (Oct. 19-21). H. T. Kung, Bob Sproull, and Guy Steele, Eds. Carnegie-Mellon Univ., Pittsburgh, Pa., 1981, pp. 81-88.
R. P. Brent , H. T. Kung, The chip complexity of binary arithmetic, Proceedings of the twelfth annual ACM symposium on Theory of computing, p.190-200, April 28-30, 1980, Los Angeles, California, United States[doi>10.1145/800141.804666]
Bernard Chazelle , Louis Monier, A model of computation for VLSI with related complexity results, Proceedings of the thirteenth annual ACM symposium on Theory of computing, p.318-325, May 11-13, 1981, Milwaukee, Wisconsin, United States[doi>10.1145/800076.802485]
CZERW|NSKI, P. AND RAMACHANDRAN, V. Optimal VLSI graph embeddings in variable aspect ratio rectangles, In Proceedings of the Conference on Information Sciences and Systems (Baltimore, Md., Mar.). The Johns Hopkins Univ., Baltimore, 1985, pp. 15-20.
JAEGER, R.C. Comments on "An optimized output stage for MOS integrated circuits." IEEE J. Solid State Circuits 10, 3 (June 1975), 185-186.
LEISERSON, C.E. Area efficient graph embeddings (for VLSI), In Proceedings of the 21st Annual Symposium on the Foundations of Computer Science, IEEE Computer Society (Oct.). IEEE, New York, 1980, pp. 270-281.
LIN, H. C. AND LINHOLM, L.W. An optimized output stage for MOS integrated circuits. IEEE j. Solid State Circuits 10, 2 (Apr. 1975), 106-110.
MEAD, C. A. AND CONWAY, L.C. Introduction to VLSI Design. Addison-Wesley, Reading, Mass., 1980.
MEAD, C. A. AND REM, M. Cost and performance of VLSI computing structures. IEEE J. Solid State Circuits 14, 2 (Apr. 1979), 455-462.
M. S. Paterson , W. L. Ruzzo , L. Snyder, Bounds on minimax edge length for complete binary trees, Proceedings of the thirteenth annual ACM symposium on Theory of computing, p.293-299, May 11-13, 1981, Milwaukee, Wisconsin, United States[doi>10.1145/800076.802481]
RAMACHANDRAN, V. Upper bounds for the area increase caused by local expansions in a VLSI layout. Advances in Computing Research. Vol. 2, VLSI Computation. F. P. Preparata, Ed. Jai Press, Greenwich, Conn., 1984, pp. 163-179.
Ruzzo, W. L. AND SNYDER, L. Minimum edge length planar embedding of trees. In The Carnegie- Mellon University Conference on VLSI Systems and Computations. H. T. Kung, Bob Sproull, and Guy Steele, Eds. (Oct. 19-21). Carnegie-Mellon Univ., Pittsburgh, Pa., 198 l, pp. 119-123.
C. D. Thompson, Area-time complexity for VLSI, Proceedings of the eleventh annual ACM symposium on Theory of computing, p.81-88, April 30-May 02, 1979, Atlanta, Georgia, United States[doi>10.1145/800135.804401]
THOMPSON, C.D. The VLSI complexity of sorting. In The Carnegie-Mellon University Conference on VLSI Systems and Computations, H. T. Kung, Bob Sproull, and Guy Steele, Eds. (Oct. 19-21). Carnegie-Mellon Univ., Pittsburgh, Pa., 1981, pp. 108-118.
VUILLEMIN, J. A combinatorial limit to the computing power of VLSI circuits. In Proceedings of the 21st Annual Symposium on the Foundations of Computer Science, IEEE Computer Society, (Oct.). IEEE, New York, 1980, pp. 294-300.
