#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun 15 18:54:12 2025
# Process ID         : 24384
# Current directory  : D:/ACA_Group9/hd-aca-25-3/work
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent32872 D:\ACA_Group9\hd-aca-25-3\work\work.xpr
# Log file           : D:/ACA_Group9/hd-aca-25-3/work/vivado.log
# Journal file       : D:/ACA_Group9/hd-aca-25-3/work\vivado.jou
# Running On         : Eins
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11400H @ 2.70GHz
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17023 MB
# Swap memory        : 4824 MB
# Total Virtual      : 21848 MB
# Available Virtual  : 10183 MB
#-----------------------------------------------------------
start_gui
open_project D:/ACA_Group9/hd-aca-25-3/work/work.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/ACA_Group9/hd-aca-25/work' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/ACA_Group9/hd-aca-25-3/work/work.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1712.621 ; gain = 470.762
update_compile_order -fileset sources_1
open_bd_design {D:/ACA_Group9/hd-aca-25-3/bd/design_1/design_1.bd}
Reading block design file <D:/ACA_Group9/hd-aca-25-3/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from block design file <D:/ACA_Group9/hd-aca-25-3/bd/design_1/design_1.bd>
pwd
D:/ACA_Group9/hd-aca-25-3/work
source ../scripts/add_ext_memory.tcl
# if {[llength [get_bd_cells processing_system7_0]] == 0} {
#     puts "Cell does not exist."
# 
#     create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
# 
# } else {
#     puts "Cell exists."
# }
Cell exists.
# set_property -dict [list \
# CONFIG.PCW_UIPARAM_DDR_ENABLE {0} \
# CONFIG.PCW_USE_M_AXI_GP0 {0} \
# CONFIG.PCW_USE_S_AXI_HP0 {1} \
# CONFIG.PCW_EN_CLK0_PORT {0} \
# ] [get_bd_cells processing_system7_0]
# set_property -dict [list \
# CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.221}  \
# CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.222}  \
# CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.217}  \
# CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.244}  \
# CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.05}  \
# CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.044}  \
# CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.035}  \
# CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.1}  \
# CONFIG.PCW_UIPARAM_DDR_ENABLE {1}  \
# CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}  \
# CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1}  \
# CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1}  \
# CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1}  \
# ] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.05 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.1 . PS DDR interfaces might fail when entering negative DQS skew values. 
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR  
# connect_bd_intf_net [get_bd_intf_pins processing_system7_0/DDR] [get_bd_intf_ports DDR]
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_0
# set_property -dict [list CONFIG.SI_PROTOCOL.VALUE_SRC USER CONFIG.MI_PROTOCOL.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER] [get_bd_cells axi_protocol_convert_0]
# set_property -dict [list \
#   CONFIG.DATA_WIDTH {64} \
#   CONFIG.MI_PROTOCOL {AXI3} \
#   CONFIG.TRANSLATION_MODE {2} \
# ] [get_bd_cells axi_protocol_convert_0]
# connect_bd_net [get_bd_pins axi_protocol_convert_0/aclk] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
# connect_bd_intf_net [get_bd_intf_pins axi_protocol_convert_0/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
# group_bd_cells ext_memory [get_bd_cells axi_protocol_convert_0] [get_bd_cells processing_system7_0]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ext_memory/S_AXI
# connect_bd_intf_net [get_bd_intf_pins ext_memory/S_AXI] [get_bd_intf_pins ext_memory/axi_protocol_convert_0/S_AXI]
# create_bd_pin -dir I ext_memory/aclk
# connect_bd_net [get_bd_pins ext_memory/aclk] [get_bd_pins ext_memory/axi_protocol_convert_0/aclk]
# create_bd_pin -dir I ext_memory/aresetn
# connect_bd_net [get_bd_pins ext_memory/aresetn] [get_bd_pins ext_memory/axi_protocol_convert_0/aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net'
undo
INFO: [Common 17-17] undo 'create_bd_pin'
undo
INFO: [Common 17-17] undo 'connect_bd_net'
undo
INFO: [Common 17-17] undo 'create_bd_pin'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net'
undo
INFO: [Common 17-17] undo 'create_bd_intf_pin'
undo
INFO: [Common 17-17] undo 'group_bd_cells'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net'
undo
INFO: [Common 17-17] undo 'connect_bd_net'
undo
INFO: [Common 17-17] undo 'set_property'
undo
INFO: [Common 17-17] undo 'set_property'
undo
INFO: [Common 17-17] undo 'create_bd_cell'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net'
undo
INFO: [Common 17-17] undo 'create_bd_intf_port'
undo
INFO: [Common 17-17] undo 'set_property'
undo
INFO: [Common 17-17] undo 'set_property'
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 15 18:56:50 2025...
