

================================================================
== Vivado HLS Report for 'Write_C_buf'
================================================================
* Date:           Sun Feb 28 10:35:39 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     3289| 10.000 ns | 32.890 us |    1|  3289|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |        0|     3288| 12 ~ 822 |          -|          -|  0 ~ 4 |    no    |
        | + Loop 1.1      |       10|      820|  10 ~ 82 |          -|          -| 1 ~ 10 |    no    |
        |  ++ Loop 1.1.1  |        8|       80|         8|          -|          -| 1 ~ 10 |    no    |
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      6|       0|     624|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     140|    -|
|Register         |        -|      -|     484|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      6|     484|     764|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln299_1_fu_269_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln299_2_fu_282_p2  |     *    |      0|  0|  62|          10|          10|
    |mul_ln299_fu_204_p2    |     *    |      0|  0|  20|          32|           3|
    |mul_ln301_1_fu_313_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln301_fu_308_p2    |     *    |      0|  0|  20|          32|           3|
    |add_ln299_1_fu_297_p2  |     +    |      0|  0|  32|          10|          10|
    |add_ln299_2_fu_263_p2  |     +    |      0|  0|  71|          64|           1|
    |add_ln299_fu_291_p2    |     +    |      0|  0|  32|          10|          10|
    |add_ln301_1_fu_328_p2  |     +    |      0|  0|  32|          10|          10|
    |add_ln301_fu_322_p2    |     +    |      0|  0|  32|          10|          10|
    |c_fu_218_p2            |     +    |      0|  0|  38|          31|           1|
    |cho_fu_334_p2          |     +    |      0|  0|  39|           1|          32|
    |p_1_idx8_fu_231_p2     |     +    |      0|  0|  71|          64|          64|
    |r_fu_198_p2            |     +    |      0|  0|  11|           3|           1|
    |sum1_fu_237_p2         |     +    |      0|  0|  32|          64|          64|
    |sum_fu_242_p2          |     +    |      0|  0|  32|          64|          64|
    |icmp_ln293_fu_193_p2   |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln295_fu_213_p2   |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln297_fu_257_p2   |   icmp   |      0|  0|  20|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      6|  0| 624|         565|         443|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |Out_buf_address0  |  15|          3|    9|         27|
    |Out_ddr_blk_n_AW  |   9|          2|    1|          2|
    |Out_ddr_blk_n_B   |   9|          2|    1|          2|
    |Out_ddr_blk_n_W   |   9|          2|    1|          2|
    |ap_NS_fsm         |  53|         12|    1|         12|
    |c_0_reg_143       |   9|          2|   31|         62|
    |cho_0_reg_165     |   9|          2|   32|         64|
    |p_0_idx_fu_72     |   9|          2|   64|        128|
    |p_2_rec_reg_154   |   9|          2|   64|        128|
    |r_0_reg_132       |   9|          2|    3|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             | 140|         31|  207|        433|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |Out_buf_load_reg_438  |  32|   0|   32|          0|
    |Out_ddr_addr_reg_409  |  32|   0|   32|          0|
    |add_ln299_2_reg_418   |  64|   0|   64|          0|
    |add_ln301_1_reg_428   |  10|   0|   10|          0|
    |ap_CS_fsm             |  11|   0|   11|          0|
    |c_0_reg_143           |  31|   0|   31|          0|
    |c_reg_399             |  31|   0|   31|          0|
    |cho_0_reg_165         |  32|   0|   32|          0|
    |cho_reg_433           |  32|   0|   32|          0|
    |mul_ln299_reg_391     |  32|   0|   32|          0|
    |p_0_idx_fu_72         |  64|   0|   64|          0|
    |p_2_rec_reg_154       |  64|   0|   64|          0|
    |r_0_reg_132           |   3|   0|    3|          0|
    |r_reg_386             |   3|   0|    3|          0|
    |sext_reg_373          |  30|   0|   64|         34|
    |trunc_ln299_reg_404   |  10|   0|   10|          0|
    |zext_ln293_reg_378    |   3|   0|   32|         29|
    +----------------------+----+----+-----+-----------+
    |Total                 | 484|   0|  547|         63|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   Write_C_buf   | return value |
|Out_buf_address0        | out |    9|  ap_memory |     Out_buf     |     array    |
|Out_buf_ce0             | out |    1|  ap_memory |     Out_buf     |     array    |
|Out_buf_we0             | out |    1|  ap_memory |     Out_buf     |     array    |
|Out_buf_d0              | out |   32|  ap_memory |     Out_buf     |     array    |
|Out_buf_q0              |  in |   32|  ap_memory |     Out_buf     |     array    |
|m_axi_Out_ddr_AWVALID   | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWREADY   |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWADDR    | out |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWID      | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWLEN     | out |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWSIZE    | out |    3|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWBURST   | out |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWLOCK    | out |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWCACHE   | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWPROT    | out |    3|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWQOS     | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWREGION  | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_AWUSER    | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WVALID    | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WREADY    |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WDATA     | out |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WSTRB     | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WLAST     | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WID       | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_WUSER     | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARVALID   | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARREADY   |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARADDR    | out |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARID      | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARLEN     | out |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARSIZE    | out |    3|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARBURST   | out |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARLOCK    | out |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARCACHE   | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARPROT    | out |    3|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARQOS     | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARREGION  | out |    4|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_ARUSER    | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RVALID    |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RREADY    | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RDATA     |  in |   32|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RLAST     |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RID       |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RUSER     |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_RRESP     |  in |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_BVALID    |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_BREADY    | out |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_BRESP     |  in |    2|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_BID       |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|m_axi_Out_ddr_BUSER     |  in |    1|    m_axi   |     Out_ddr     |    pointer   |
|Out_ddr_offset          |  in |   30|   ap_none  |  Out_ddr_offset |    scalar    |
|Out_ddr_offset1         |  in |   64|   ap_none  | Out_ddr_offset1 |    scalar    |
|row                     |  in |   32|   ap_none  |       row       |    scalar    |
|p_c_s                   |  in |   32|   ap_none  |      p_c_s      |    pointer   |
|p_chout_s               |  in |   32|   ap_none  |    p_chout_s    |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

