
---------- Begin Simulation Statistics ----------
final_tick                                85410733000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50093                       # Simulator instruction rate (inst/s)
host_mem_usage                                 873920                       # Number of bytes of host memory used
host_op_rate                                    95281                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1996.31                       # Real time elapsed on the host
host_tick_rate                               42784368                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085411                       # Number of seconds simulated
sim_ticks                                 85410733000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 114999744                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 70706420                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.708215                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.708215                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5272013                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3774970                       # number of floating regfile writes
system.cpu.idleCycles                        13712646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2365517                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24412224                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.430725                       # Inst execution rate
system.cpu.iew.exec_refs                     55070426                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21327084                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                10318937                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36564874                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              15188                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            175655                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23522240                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           265829196                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              33743342                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3525359                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             244398625                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  59405                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4453114                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2122353                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4526355                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          47408                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1713338                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         652179                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 263906146                       # num instructions consuming a value
system.cpu.iew.wb_count                     241025927                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.644809                       # average fanout of values written-back
system.cpu.iew.wb_producers                 170169062                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.410981                       # insts written-back per cycle
system.cpu.iew.wb_sent                      243202479                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                350400784                       # number of integer regfile reads
system.cpu.int_regfile_writes               189287300                       # number of integer regfile writes
system.cpu.ipc                               0.585407                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.585407                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4840785      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             185837610     74.96%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               175591      0.07%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27192      0.01%     76.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              136029      0.05%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18107      0.01%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               191921      0.08%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   50      0.00%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                91245      0.04%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              378936      0.15%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3910      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             189      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1171      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              88      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            266      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31482683     12.70%     90.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17968979      7.25%     97.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2995922      1.21%     98.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3773129      1.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              247923984                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8554053                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16281198                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7531997                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13606206                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4115245                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016599                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2542597     61.78%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7610      0.18%     61.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    568      0.01%     61.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   485      0.01%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   73      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     62.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 250991      6.10%     68.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                481582     11.70%     79.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            705132     17.13%     96.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           126187      3.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              238644391                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          641104731                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    233493930                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         327888346                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  265768225                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 247923984                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               60971                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        75619691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            313895                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          34027                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     75954787                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     157108821                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.578040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.223194                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            88027234     56.03%     56.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12839476      8.17%     64.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12118414      7.71%     71.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11174959      7.11%     79.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10554639      6.72%     85.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8286039      5.27%     91.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7393258      4.71%     95.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4403912      2.80%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2310890      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       157108821                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.451363                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2002313                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2676938                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36564874                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23522240                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               111193377                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        170821467                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1447767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       246745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        501674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11801                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4269369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2099                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8542540                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2100                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                31902883                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24048354                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2394777                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13822789                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12168699                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.033602                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1803579                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3526                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1882890                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             559465                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1323425                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       349655                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        73241384                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1963047                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    146417646                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.299089                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.298639                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        92993520     63.51%     63.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15204024     10.38%     73.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7644444      5.22%     79.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11068076      7.56%     86.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4367129      2.98%     89.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2349948      1.60%     91.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1785929      1.22%     92.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1458093      1.00%     93.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9546483      6.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    146417646                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9546483                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     44167202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44167202                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44821052                       # number of overall hits
system.cpu.dcache.overall_hits::total        44821052                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1372157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1372157                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1387136                       # number of overall misses
system.cpu.dcache.overall_misses::total       1387136                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31813581481                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31813581481                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31813581481                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31813581481                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45539359                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45539359                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46208188                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46208188                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030019                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030019                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23185.088500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23185.088500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22934.724123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22934.724123                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98027                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          766                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4449                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.033491                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.875000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       638952                       # number of writebacks
system.cpu.dcache.writebacks::total            638952                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       407573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       407573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       407573                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       407573                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       964584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       964584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       974505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       974505                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21853388983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21853388983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22124057983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22124057983                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021181                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021181                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021089                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22655.765577                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22655.765577                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22702.867592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22702.867592                       # average overall mshr miss latency
system.cpu.dcache.replacements                 972352                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29293297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29293297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1141481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1141481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22224524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22224524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30434778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30434778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037506                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037506                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19469.902697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19469.902697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       397448                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       397448                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       744033                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       744033                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12653318500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12653318500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17006.394206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17006.394206                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14873905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14873905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       230676                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       230676                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9589057481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9589057481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015272                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015272                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41569.376446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41569.376446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       220551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       220551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9200070483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9200070483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41714.027517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41714.027517                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       653850                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        653850                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        14979                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14979                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       668829                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       668829                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022396                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022396                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         9921                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         9921                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    270669000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    270669000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014833                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014833                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27282.431207                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27282.431207                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.805895                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45796938                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            972864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.074347                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.805895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          93389240                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         93389240                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 80998240                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29804873                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  41946383                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2236972                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2122353                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             12030807                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                446004                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              283043555                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1950887                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33753626                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21331572                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        229132                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         55596                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           85783036                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      155005367                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31902883                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14531743                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      68686257                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5122628                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         19                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 9187                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         67093                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1899                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  24267147                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1338300                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          157108821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.899721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.135770                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                109020819     69.39%     69.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2284056      1.45%     70.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3140704      2.00%     72.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3225026      2.05%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3653299      2.33%     77.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3851144      2.45%     79.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3120931      1.99%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2874904      1.83%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 25937938     16.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            157108821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.186762                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.907412                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     20757744                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20757744                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20757744                       # number of overall hits
system.cpu.icache.overall_hits::total        20757744                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3509391                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3509391                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3509391                       # number of overall misses
system.cpu.icache.overall_misses::total       3509391                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  51321147930                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  51321147930                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  51321147930                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  51321147930                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24267135                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24267135                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24267135                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24267135                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.144615                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.144615                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.144615                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.144615                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14623.946984                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14623.946984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14623.946984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14623.946984                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        27693                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1436                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.284819                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3296835                       # number of writebacks
system.cpu.icache.writebacks::total           3296835                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       210544                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       210544                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       210544                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       210544                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3298847                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3298847                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3298847                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3298847                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  45742903953                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45742903953                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  45742903953                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45742903953                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.135939                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.135939                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.135939                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.135939                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13866.330858                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13866.330858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13866.330858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13866.330858                       # average overall mshr miss latency
system.cpu.icache.replacements                3296835                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20757744                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20757744                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3509391                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3509391                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  51321147930                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  51321147930                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24267135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24267135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.144615                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.144615                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14623.946984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14623.946984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       210544                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       210544                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3298847                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3298847                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  45742903953                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45742903953                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.135939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.135939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13866.330858                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13866.330858                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.609121                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24056590                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3298846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.292426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.609121                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51833116                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51833116                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    24281233                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        344045                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2481125                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                11780206                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                16239                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               47408                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8419409                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                84823                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3219                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  85410733000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2122353                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 82623400                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                17209509                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10979                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  42280080                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12862500                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              276399737                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                157372                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1351108                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 217059                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10927063                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               1                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           301018020                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   679505148                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                407416230                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5766659                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 88439284                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     193                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 193                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8228662                       # count of insts added to the skid buffer
system.cpu.rob.reads                        398782273                       # The number of ROB reads
system.cpu.rob.writes                       537644780                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3206537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               808490                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4015027                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3206537                       # number of overall hits
system.l2.overall_hits::.cpu.data              808490                       # number of overall hits
system.l2.overall_hits::total                 4015027                       # number of overall hits
system.l2.demand_misses::.cpu.inst              90562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             164374                       # number of demand (read+write) misses
system.l2.demand_misses::total                 254936                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             90562                       # number of overall misses
system.l2.overall_misses::.cpu.data            164374                       # number of overall misses
system.l2.overall_misses::total                254936                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6819031500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12043221000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18862252500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6819031500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12043221000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18862252500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3297099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           972864                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4269963                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3297099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          972864                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4269963                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.168959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059704                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.168959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059704                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75296.829796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73267.189458                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73988.187231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75296.829796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73267.189458                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73988.187231                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127275                       # number of writebacks
system.l2.writebacks::total                    127275                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         90562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        164374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            254936                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        90562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       164374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           254936                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5896158750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10366487750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16262646500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5896158750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10366487750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16262646500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.168959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059704                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.168959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059704                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65106.322188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63066.468845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63791.094628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65106.322188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63066.468845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63791.094628                       # average overall mshr miss latency
system.l2.replacements                         247978                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       638952                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           638952                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       638952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       638952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3295644                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3295644                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3295644                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3295644                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          452                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           452                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1636                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1636                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1642                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1642                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.003654                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.003654                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.003654                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            109678                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109678                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109541                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7686826500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7686826500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        219219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.499688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70173.053925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70173.053925                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6567164750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6567164750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.499688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59951.659653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59951.659653                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3206537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3206537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        90562                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            90562                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6819031500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6819031500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3297099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3297099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75296.829796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75296.829796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        90562                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        90562                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5896158750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5896158750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027467                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027467                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65106.322188                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65106.322188                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        698812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            698812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        54833                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           54833                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4356394500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4356394500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       753645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        753645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79448.406981                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79448.406981                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        54833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        54833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3799323000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3799323000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69288.986559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69288.986559                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8166.774204                       # Cycle average of tags in use
system.l2.tags.total_refs                     8538670                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    256170                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.332045                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     193.851544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3630.595664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4342.326996                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.443188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.530069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996921                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1430                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2368                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  68569194                       # Number of tag accesses
system.l2.tags.data_accesses                 68569194                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     90562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    163924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001063936500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7623                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7623                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              647978                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119713                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254936                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127275                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254936                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127275                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    450                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254936                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127275                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  222871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.382395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.995137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.843928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7620     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7623                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.692247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.664121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.983998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5021     65.87%     65.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              115      1.51%     67.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2313     30.34%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              161      2.11%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.16%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7623                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   28800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16315904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8145600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    191.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85410326500                       # Total gap between requests
system.mem_ctrls.avgGap                     223463.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5795968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10491136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8143680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 67859949.170556813478                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 122831588.390653431416                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 95347267.421297043562                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        90562                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       164374                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127275                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2907562000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4946345500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2039718592000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32105.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30092.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16026074.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5795968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10519936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16315904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5795968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5795968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8145600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8145600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        90562                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       164374                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         254936                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     67859949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    123168783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        191028732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     67859949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     67859949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     95369747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        95369747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     95369747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     67859949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    123168783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       286398479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               254486                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127245                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8537                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3082295000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1272430000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7853907500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12111.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30861.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              173661                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72924                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       135145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   180.774131                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.874029                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   215.799143                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70873     52.44%     52.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36296     26.86%     79.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11061      8.18%     87.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5281      3.91%     91.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3267      2.42%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1976      1.46%     95.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1372      1.02%     96.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          937      0.69%     96.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4082      3.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       135145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16287104                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8143680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              190.691538                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               95.347267                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       480986100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       255650175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      912392040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     332607960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6741986160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24725921700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11975892960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   45425437095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.846941                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30876997750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2851940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51681795250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       483956340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       257225100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      904638000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     331610940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6741986160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25212515310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11566129920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45498061770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.697240                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  29809613000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2851940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52749180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             145395                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127275                       # Transaction distribution
system.membus.trans_dist::CleanEvict           119457                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109541                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109541                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        145395                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       756610                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       756610                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 756610                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24461504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24461504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24461504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            254942                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  254942    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              254942                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           252693500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          318670000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4052491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       766227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3296835                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          454103                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1642                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1642                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219219                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219219                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3298847                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       753645                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9892780                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2921364                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              12814144                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    422011712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    103156224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              525167936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          249726                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8257472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4521331                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003076                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055377                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4507426     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13904      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4521331                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  85410733000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8207057000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4949457119                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1460676878                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
