

================================================================
== Vitis HLS Report for 'mvt_Pipeline_lp4'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  2.620 us|  2.620 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp4     |      260|      260|        13|          8|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 8, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_15 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [src/mvt.c:6]   --->   Operation 17 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln6_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lshr_ln6_2"   --->   Operation 19 'read' 'lshr_ln6_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %select_ln31"   --->   Operation 20 'read' 'select_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j_1" [src/mvt.c:6]   --->   Operation 21 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %select_ln31_read, i32 %empty_15"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [src/mvt.c:30]   --->   Operation 24 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %j" [src/mvt.c:30]   --->   Operation 25 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [src/mvt.c:30]   --->   Operation 26 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %tmp_1, void %for.inc69.split, void %for.inc72.exitStub" [src/mvt.c:30]   --->   Operation 27 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln30, i5 %lshr_ln6_2_read" [src/mvt.c:31]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i11 %tmp_s" [src/mvt.c:31]   --->   Operation 29 'zext' 'zext_ln31' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31" [src/mvt.c:31]   --->   Operation 30 'getelementptr' 'buff_A_addr' <Predicate = (!tmp_1 & !tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31" [src/mvt.c:31]   --->   Operation 31 'getelementptr' 'buff_A_1_addr' <Predicate = (!tmp_1 & tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln6 = or i6 %trunc_ln30, i6 1" [src/mvt.c:6]   --->   Operation 32 'or' 'or_ln6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %or_ln6, i5 %lshr_ln6_2_read" [src/mvt.c:31]   --->   Operation 33 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i11 %tmp_2" [src/mvt.c:31]   --->   Operation 34 'zext' 'zext_ln31_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_1" [src/mvt.c:31]   --->   Operation 35 'getelementptr' 'buff_A_addr_1' <Predicate = (!tmp_1 & !tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31_1" [src/mvt.c:31]   --->   Operation 36 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!tmp_1 & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln6_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5" [src/mvt.c:6]   --->   Operation 37 'partselect' 'lshr_ln6_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6_5" [src/mvt.c:6]   --->   Operation 38 'zext' 'zext_ln6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/mvt.c:31]   --->   Operation 39 'load' 'buff_A_load' <Predicate = (!tmp_1 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/mvt.c:31]   --->   Operation 40 'load' 'buff_A_1_load' <Predicate = (!tmp_1 & tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_y2_addr = getelementptr i32 %buff_y2, i64 0, i64 %zext_ln6" [src/mvt.c:31]   --->   Operation 41 'getelementptr' 'buff_y2_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%buff_y2_load = load i5 %buff_y2_addr" [src/mvt.c:31]   --->   Operation 42 'load' 'buff_y2_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/mvt.c:31]   --->   Operation 43 'load' 'buff_A_load_1' <Predicate = (!tmp_1 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/mvt.c:31]   --->   Operation 44 'load' 'buff_A_1_load_1' <Predicate = (!tmp_1 & tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buff_y2_1_addr = getelementptr i32 %buff_y2_1, i64 0, i64 %zext_ln6" [src/mvt.c:31]   --->   Operation 45 'getelementptr' 'buff_y2_1_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%buff_y2_1_load = load i5 %buff_y2_1_addr" [src/mvt.c:31]   --->   Operation 46 'load' 'buff_y2_1_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln30 = add i7 %j, i7 2" [src/mvt.c:30]   --->   Operation 47 'add' 'add_ln30' <Predicate = (!tmp_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln30, i7 %j_1" [src/mvt.c:6]   --->   Operation 48 'store' 'store_ln6' <Predicate = (!tmp_1)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/mvt.c:31]   --->   Operation 49 'load' 'buff_A_load' <Predicate = (!tmp_1 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/mvt.c:31]   --->   Operation 50 'load' 'buff_A_1_load' <Predicate = (!tmp_1 & tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 51 [1/1] (0.44ns)   --->   "%select_ln31_1 = select i1 %tmp, i32 %buff_A_1_load, i32 %buff_A_load" [src/mvt.c:31]   --->   Operation 51 'select' 'select_ln31_1' <Predicate = (!tmp_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%buff_y2_load = load i5 %buff_y2_addr" [src/mvt.c:31]   --->   Operation 52 'load' 'buff_y2_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/mvt.c:31]   --->   Operation 53 'load' 'buff_A_load_1' <Predicate = (!tmp_1 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/mvt.c:31]   --->   Operation 54 'load' 'buff_A_1_load_1' <Predicate = (!tmp_1 & tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/1] (0.44ns)   --->   "%select_ln31_2 = select i1 %tmp, i32 %buff_A_1_load_1, i32 %buff_A_load_1" [src/mvt.c:31]   --->   Operation 55 'select' 'select_ln31_2' <Predicate = (!tmp_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%buff_y2_1_load = load i5 %buff_y2_1_addr" [src/mvt.c:31]   --->   Operation 56 'load' 'buff_y2_1_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 57 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %select_ln31_1, i32 %buff_y2_load" [src/mvt.c:31]   --->   Operation 57 'fmul' 'mul1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 58 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %select_ln31_1, i32 %buff_y2_load" [src/mvt.c:31]   --->   Operation 58 'fmul' 'mul1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [3/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %select_ln31_2, i32 %buff_y2_1_load" [src/mvt.c:31]   --->   Operation 59 'fmul' 'mul65_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 60 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %select_ln31_1, i32 %buff_y2_load" [src/mvt.c:31]   --->   Operation 60 'fmul' 'mul1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [2/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %select_ln31_2, i32 %buff_y2_1_load" [src/mvt.c:31]   --->   Operation 61 'fmul' 'mul65_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_load6 = load i32 %empty_15"   --->   Operation 77 'load' 'p_load6' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load6"   --->   Operation 78 'write' 'write_ln0' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (tmp_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_15" [src/mvt.c:31]   --->   Operation 62 'load' 'p_load' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 63 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 63 'fadd' 'add1' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %select_ln31_2, i32 %buff_y2_1_load" [src/mvt.c:31]   --->   Operation 64 'fmul' 'mul65_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 65 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 65 'fadd' 'add1' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 66 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 66 'fadd' 'add1' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 67 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 67 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 68 [4/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 68 'fadd' 'add66_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 69 [3/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 69 'fadd' 'add66_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 70 [2/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 70 'fadd' 'add66_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.86>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/mvt.c:6]   --->   Operation 71 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/mvt.c:6]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/mvt.c:30]   --->   Operation 73 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 74 'fadd' 'add66_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln31 = store i32 %add66_1, i32 %empty_15" [src/mvt.c:31]   --->   Operation 75 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc69" [src/mvt.c:30]   --->   Operation 76 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.664ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln6', src/mvt.c:6) of constant 0 on local variable 'j', src/mvt.c:6 [14]  (0.427 ns)
	'load' operation 7 bit ('j', src/mvt.c:30) on local variable 'j', src/mvt.c:6 [18]  (0.000 ns)
	'getelementptr' operation 11 bit ('buff_A_addr', src/mvt.c:31) [26]  (0.000 ns)
	'load' operation 32 bit ('buff_A_load', src/mvt.c:31) on array 'buff_A' [38]  (1.237 ns)

 <State 2>: 1.686ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_A_load', src/mvt.c:31) on array 'buff_A' [38]  (1.237 ns)
	'select' operation 32 bit ('select_ln31_1', src/mvt.c:31) [40]  (0.449 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/mvt.c:31) [43]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/mvt.c:31) [43]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/mvt.c:31) [43]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul65_1', src/mvt.c:31) [50]  (7.016 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/mvt.c:31) [44]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/mvt.c:31) [44]  (6.437 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/mvt.c:31) [44]  (6.437 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add66_1', src/mvt.c:31) [51]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add66_1', src/mvt.c:31) [51]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add66_1', src/mvt.c:31) [51]  (6.437 ns)

 <State 13>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add66_1', src/mvt.c:31) [51]  (6.437 ns)
	'store' operation 0 bit ('store_ln31', src/mvt.c:31) of variable 'add66_1', src/mvt.c:31 on local variable 'empty_15' [54]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
