<stg><name>(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u></name>


<trans_list>

<trans id="250" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="empty_260" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="41" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="empty_260" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="43" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="empty_260" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="83" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="empty_260" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="85" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="87" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
<literal name="icmp_ln102" val="1"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="88" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %inputs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputs

]]></Node>
<StgValue><ssdm name="inputs_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %gamma_addr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gamma_addr

]]></Node>
<StgValue><ssdm name="gamma_addr_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %cols_log_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_log

]]></Node>
<StgValue><ssdm name="cols_log_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="256" op_0_bw="64">
<![CDATA[
entry:8 %gamma_ram = alloca i64 1

]]></Node>
<StgValue><ssdm name="gamma_ram"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="256" op_0_bw="64">
<![CDATA[
entry:10 %beta_ram = alloca i64 1

]]></Node>
<StgValue><ssdm name="beta_ram"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %cols = shl i32 1, i32 %cols_log_read

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %gamma_addr_read, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry:16 %and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %tmp_2, i5 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
entry:17 %zext_ln96 = zext i32 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="64">
<![CDATA[
entry:18 %trunc_ln96 = trunc i64 %inputs_read

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %add_ln96 = add i64 %zext_ln96, i64 %inputs_read

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32">
<![CDATA[
entry:21 %trunc_ln96_1 = trunc i32 %cols

]]></Node>
<StgValue><ssdm name="trunc_ln96_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %lshr_ln = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %cols, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:27 %icmp_ln96 = icmp_ne  i27 %lshr_ln, i27 0

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %beta5, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gamma4, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ln_paras, void @empty_22, i32 0, i32 0, void @empty_13, i32 32, i32 8, void @empty_32, void @empty_33, void @empty_13, i32 64, i32 1, i32 64, i32 64, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %beta_addr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %beta_addr

]]></Node>
<StgValue><ssdm name="beta_addr_read"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:9 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %gamma_ram

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:11 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %beta_ram

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln93 = specmemcore void @_ssdm_op_SpecMemCore, i256 %gamma_ram, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln93"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln94 = specmemcore void @_ssdm_op_SpecMemCore, i256 %beta_ram, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln94"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="33" op_0_bw="32">
<![CDATA[
entry:20 %zext_ln96_1 = zext i32 %cols

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="27">
<![CDATA[
entry:23 %zext_ln96_3 = zext i27 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="5">
<![CDATA[
entry:24 %zext_ln96_2 = zext i5 %trunc_ln96_1

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:25 %sub_ln96 = sub i33 %zext_ln96_1, i33 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="sub_ln96"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="33">
<![CDATA[
entry:26 %trunc_ln96_2 = trunc i33 %sub_ln96

]]></Node>
<StgValue><ssdm name="trunc_ln96_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:28 %br_ln96 = br i1 %icmp_ln96, void %loop-memcpy-residual-header6, void %loop-memcpy-expansion3.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:0 %p_cast = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln96, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="59">
<![CDATA[
loop-memcpy-expansion3.preheader:1 %p_cast_cast = sext i59 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion3.preheader:2 %ln_paras_addr = getelementptr i256 %ln_paras, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="ln_paras_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="38" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="122" st_id="3" stage="37" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="123" st_id="4" stage="36" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="124" st_id="5" stage="35" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="125" st_id="6" stage="34" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="33" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="32" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="31" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="129" st_id="10" stage="30" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="130" st_id="11" stage="29" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="131" st_id="12" stage="28" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="132" st_id="13" stage="27" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="133" st_id="14" stage="26" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="134" st_id="15" stage="25" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="135" st_id="16" stage="24" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="136" st_id="17" stage="23" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="137" st_id="18" stage="22" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="138" st_id="19" stage="21" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="139" st_id="20" stage="20" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="140" st_id="21" stage="19" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="141" st_id="22" stage="18" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="142" st_id="23" stage="17" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="143" st_id="24" stage="16" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="144" st_id="25" stage="15" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="145" st_id="26" stage="14" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="146" st_id="27" stage="13" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="147" st_id="28" stage="12" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="148" st_id="29" stage="11" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="149" st_id="30" stage="10" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="150" st_id="31" stage="9" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="151" st_id="32" stage="8" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="152" st_id="33" stage="7" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="153" st_id="34" stage="6" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="154" st_id="35" stage="5" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="155" st_id="36" stage="4" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="156" st_id="37" stage="3" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="157" st_id="38" stage="2" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="158" st_id="39" stage="1" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion3.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="159" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="59" op_3_bw="256" op_4_bw="27" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion3.preheader:4 %call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1, i256 %ln_paras, i59 %p_cast, i256 %gamma_ram, i27 %lshr_ln

]]></Node>
<StgValue><ssdm name="call_ln96"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="160" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="59" op_3_bw="256" op_4_bw="27" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion3.preheader:4 %call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1, i256 %ln_paras, i59 %p_cast, i256 %gamma_ram, i27 %lshr_ln

]]></Node>
<StgValue><ssdm name="call_ln96"/></StgValue>
</operation>

<operation id="161" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion3.preheader:5 %br_ln0 = br void %loop-memcpy-residual-header6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="162" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-residual-header6:0 %empty_260 = icmp_ne  i5 %trunc_ln96_1, i5 0

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="163" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header6:1 %br_ln96 = br i1 %empty_260, void %post-loop-memcpy-expansion2, void %loop-memcpy-residual5.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="164" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="33">
<![CDATA[
loop-memcpy-residual5.preheader:0 %empty_261 = trunc i33 %sub_ln96

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="165" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="33" op_3_bw="64" op_4_bw="256" op_5_bw="5" op_6_bw="5" op_7_bw="256" op_8_bw="5" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
loop-memcpy-residual5.preheader:1 %call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2, i14 %trunc_ln96_2, i33 %sub_ln96, i64 %add_ln96, i256 %ln_paras, i5 %empty_261, i5 %trunc_ln96, i256 %gamma_ram, i5 %trunc_ln96_1

]]></Node>
<StgValue><ssdm name="call_ln96"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="166" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="33" op_3_bw="64" op_4_bw="256" op_5_bw="5" op_6_bw="5" op_7_bw="256" op_8_bw="5" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
loop-memcpy-residual5.preheader:1 %call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2, i14 %trunc_ln96_2, i33 %sub_ln96, i64 %add_ln96, i256 %ln_paras, i5 %empty_261, i5 %trunc_ln96, i256 %gamma_ram, i5 %trunc_ln96_1

]]></Node>
<StgValue><ssdm name="call_ln96"/></StgValue>
</operation>

<operation id="167" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual5.preheader:2 %br_ln0 = br void %post-loop-memcpy-expansion2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="168" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
post-loop-memcpy-expansion2:0 %tmp_6 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %beta_addr_read, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="169" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
post-loop-memcpy-expansion2:1 %and_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %tmp_6, i5 0

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="170" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion2:2 %zext_ln97 = zext i32 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="171" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
post-loop-memcpy-expansion2:3 %add_ln97 = add i64 %zext_ln97, i64 %inputs_read

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="172" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
post-loop-memcpy-expansion2:4 %br_ln97 = br i1 %icmp_ln96, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="173" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:0 %p_cast9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln97, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="174" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="59">
<![CDATA[
loop-memcpy-expansion.preheader:1 %p_cast9_cast = sext i59 %p_cast9

]]></Node>
<StgValue><ssdm name="p_cast9_cast"/></StgValue>
</operation>

<operation id="175" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion.preheader:2 %ln_paras_addr_1 = getelementptr i256 %ln_paras, i64 %p_cast9_cast

]]></Node>
<StgValue><ssdm name="ln_paras_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="44" stage="38" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="177" st_id="45" stage="37" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="178" st_id="46" stage="36" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="179" st_id="47" stage="35" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="180" st_id="48" stage="34" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="181" st_id="49" stage="33" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="182" st_id="50" stage="32" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="183" st_id="51" stage="31" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="184" st_id="52" stage="30" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="185" st_id="53" stage="29" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="186" st_id="54" stage="28" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="187" st_id="55" stage="27" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="188" st_id="56" stage="26" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="189" st_id="57" stage="25" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="190" st_id="58" stage="24" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="191" st_id="59" stage="23" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="192" st_id="60" stage="22" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="193" st_id="61" stage="21" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="194" st_id="62" stage="20" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="195" st_id="63" stage="19" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="196" st_id="64" stage="18" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="197" st_id="65" stage="17" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="198" st_id="66" stage="16" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="199" st_id="67" stage="15" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="200" st_id="68" stage="14" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="201" st_id="69" stage="13" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="202" st_id="70" stage="12" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="203" st_id="71" stage="11" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="204" st_id="72" stage="10" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="205" st_id="73" stage="9" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="206" st_id="74" stage="8" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="207" st_id="75" stage="7" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="208" st_id="76" stage="6" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="209" st_id="77" stage="5" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="210" st_id="78" stage="4" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="211" st_id="79" stage="3" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="212" st_id="80" stage="2" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="213" st_id="81" stage="1" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_paras_addr_1, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="214" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="59" op_3_bw="256" op_4_bw="27" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %call_ln97 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3, i256 %ln_paras, i59 %p_cast9, i256 %beta_ram, i27 %lshr_ln

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="215" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="59" op_3_bw="256" op_4_bw="27" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %call_ln97 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3, i256 %ln_paras, i59 %p_cast9, i256 %beta_ram, i27 %lshr_ln

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>

<operation id="216" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:5 %br_ln0 = br void %loop-memcpy-residual-header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="217" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header:0 %br_ln96 = br i1 %empty_260, void %VITIS_LOOP_99_1, void %loop-memcpy-residual.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="218" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="33">
<![CDATA[
loop-memcpy-residual.preheader:0 %empty_259 = trunc i33 %sub_ln96

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="219" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="33" op_3_bw="64" op_4_bw="256" op_5_bw="5" op_6_bw="5" op_7_bw="256" op_8_bw="5" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:1 %call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4, i14 %trunc_ln96_2, i33 %sub_ln96, i64 %add_ln97, i256 %ln_paras, i5 %empty_259, i5 %trunc_ln96, i256 %beta_ram, i5 %trunc_ln96_1

]]></Node>
<StgValue><ssdm name="call_ln96"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="220" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="33" op_3_bw="64" op_4_bw="256" op_5_bw="5" op_6_bw="5" op_7_bw="256" op_8_bw="5" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:1 %call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4, i14 %trunc_ln96_2, i33 %sub_ln96, i64 %add_ln97, i256 %ln_paras, i5 %empty_259, i5 %trunc_ln96, i256 %beta_ram, i5 %trunc_ln96_1

]]></Node>
<StgValue><ssdm name="call_ln96"/></StgValue>
</operation>

<operation id="221" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual.preheader:2 %br_ln0 = br void %VITIS_LOOP_99_1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="222" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_99_1:0 %icmp_ln99_1 = icmp_eq  i32 %rows_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln99_1"/></StgValue>
</operation>

<operation id="223" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_99_1:1 %br_ln99 = br i1 %icmp_ln99_1, void %VITIS_LOOP_102_2.preheader, void %for.end28

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="224" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_102_2.preheader:0 %br_ln99 = br void %VITIS_LOOP_102_2

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="225" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_102_2:0 %i46 = phi i32 %i, void %for.inc26.loopexit, i32 0, void %VITIS_LOOP_102_2.preheader

]]></Node>
<StgValue><ssdm name="i46"/></StgValue>
</operation>

<operation id="226" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_102_2:1 %specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln101"/></StgValue>
</operation>

<operation id="227" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_102_2:2 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="228" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_102_2:3 %empty_258 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="229" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_102_2:4 %i = add i32 %i46, i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="230" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_102_2:5 %br_ln102 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="231" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0">
<![CDATA[
for.inc:0 %j = phi i27 %add_ln102, void %for.inc.split, i27 0, void %VITIS_LOOP_102_2

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="232" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="27">
<![CDATA[
for.inc:1 %zext_ln102 = zext i27 %j

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="233" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc:2 %icmp_ln102 = icmp_eq  i27 %j, i27 %lshr_ln

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="234" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc:3 %add_ln102 = add i27 %j, i27 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="235" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln102 = br i1 %icmp_ln102, void %for.inc.split, void %for.inc26.loopexit

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="236" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:1 %gamma_ram_addr = getelementptr i256 %gamma_ram, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="gamma_ram_addr"/></StgValue>
</operation>

<operation id="237" st_id="87" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="256" op_0_bw="9">
<![CDATA[
for.inc.split:2 %gamma_ram_load = load i9 %gamma_ram_addr

]]></Node>
<StgValue><ssdm name="gamma_ram_load"/></StgValue>
</operation>

<operation id="238" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %beta_ram_addr = getelementptr i256 %beta_ram, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="beta_ram_addr"/></StgValue>
</operation>

<operation id="239" st_id="87" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
<literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="256" op_0_bw="9">
<![CDATA[
for.inc.split:5 %beta_ram_load = load i9 %beta_ram_addr

]]></Node>
<StgValue><ssdm name="beta_ram_load"/></StgValue>
</operation>

<operation id="240" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
<literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc26.loopexit:0 %icmp_ln99 = icmp_eq  i32 %i, i32 %rows_read

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="241" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
<literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc26.loopexit:1 %br_ln99 = br i1 %icmp_ln99, void %VITIS_LOOP_102_2, void %for.end28.loopexit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="242" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99_1" val="0"/>
<literal name="icmp_ln102" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.end28.loopexit:0 %br_ln0 = br void %for.end28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="243" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
<literal name="icmp_ln99" val="1"/>
</and_exp><and_exp><literal name="icmp_ln99_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
for.end28:0 %ret_ln109 = ret

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="244" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="245" st_id="88" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="256" op_0_bw="9">
<![CDATA[
for.inc.split:2 %gamma_ram_load = load i9 %gamma_ram_addr

]]></Node>
<StgValue><ssdm name="gamma_ram_load"/></StgValue>
</operation>

<operation id="246" st_id="88" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.inc.split:3 %write_ln105 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %gamma4, i256 %gamma_ram_load

]]></Node>
<StgValue><ssdm name="write_ln105"/></StgValue>
</operation>

<operation id="247" st_id="88" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="256" op_0_bw="9">
<![CDATA[
for.inc.split:5 %beta_ram_load = load i9 %beta_ram_addr

]]></Node>
<StgValue><ssdm name="beta_ram_load"/></StgValue>
</operation>

<operation id="248" st_id="88" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.inc.split:6 %write_ln106 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %beta5, i256 %beta_ram_load

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="249" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:7 %br_ln102 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
