# 8-bit-Pipelined-ALU-RTL-Design-in-Verilog