Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 18 01:10:47 2023
| Host         : DESKTOP-ROSU00D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    55          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (104)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (104)
--------------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.449        0.000                      0                   33        0.263        0.000                      0                   33       41.160        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.449        0.000                      0                   33        0.263        0.000                      0                   33       41.160        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.449ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.934ns (27.340%)  route 2.482ns (72.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.090    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     6.403    clk_div_cnt_reg[14]
    SLICE_X16Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.555 f  clk_div_cnt[0]_i_4/O
                         net (fo=1, routed)           0.821     7.376    clk_div_cnt[0]_i_4_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I3_O)        0.326     7.702 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.805     8.506    clk_div_cnt[0]_i_1_n_0
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    88.122    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[12]/C
                         clock pessimism              0.298    88.420    
                         clock uncertainty           -0.035    88.385    
    SLICE_X17Y47         FDRE (Setup_fdre_C_R)       -0.429    87.956    clk_div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         87.956    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 79.449    

Slack (MET) :             79.449ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.934ns (27.340%)  route 2.482ns (72.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.090    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     6.403    clk_div_cnt_reg[14]
    SLICE_X16Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.555 f  clk_div_cnt[0]_i_4/O
                         net (fo=1, routed)           0.821     7.376    clk_div_cnt[0]_i_4_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I3_O)        0.326     7.702 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.805     8.506    clk_div_cnt[0]_i_1_n_0
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    88.122    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[13]/C
                         clock pessimism              0.298    88.420    
                         clock uncertainty           -0.035    88.385    
    SLICE_X17Y47         FDRE (Setup_fdre_C_R)       -0.429    87.956    clk_div_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         87.956    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 79.449    

Slack (MET) :             79.449ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.934ns (27.340%)  route 2.482ns (72.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.090    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     6.403    clk_div_cnt_reg[14]
    SLICE_X16Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.555 f  clk_div_cnt[0]_i_4/O
                         net (fo=1, routed)           0.821     7.376    clk_div_cnt[0]_i_4_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I3_O)        0.326     7.702 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.805     8.506    clk_div_cnt[0]_i_1_n_0
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    88.122    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
                         clock pessimism              0.298    88.420    
                         clock uncertainty           -0.035    88.385    
    SLICE_X17Y47         FDRE (Setup_fdre_C_R)       -0.429    87.956    clk_div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         87.956    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 79.449    

Slack (MET) :             79.449ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.934ns (27.340%)  route 2.482ns (72.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.090    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     6.403    clk_div_cnt_reg[14]
    SLICE_X16Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.555 f  clk_div_cnt[0]_i_4/O
                         net (fo=1, routed)           0.821     7.376    clk_div_cnt[0]_i_4_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I3_O)        0.326     7.702 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.805     8.506    clk_div_cnt[0]_i_1_n_0
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    88.122    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[15]/C
                         clock pessimism              0.298    88.420    
                         clock uncertainty           -0.035    88.385    
    SLICE_X17Y47         FDRE (Setup_fdre_C_R)       -0.429    87.956    clk_div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         87.956    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 79.449    

Slack (MET) :             79.562ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.934ns (28.495%)  route 2.344ns (71.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.090    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     6.403    clk_div_cnt_reg[14]
    SLICE_X16Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.555 f  clk_div_cnt[0]_i_4/O
                         net (fo=1, routed)           0.821     7.376    clk_div_cnt[0]_i_4_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I3_O)        0.326     7.702 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.666     8.368    clk_div_cnt[0]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 79.562    

Slack (MET) :             79.562ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.934ns (28.495%)  route 2.344ns (71.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.090    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     6.403    clk_div_cnt_reg[14]
    SLICE_X16Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.555 f  clk_div_cnt[0]_i_4/O
                         net (fo=1, routed)           0.821     7.376    clk_div_cnt[0]_i_4_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I3_O)        0.326     7.702 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.666     8.368    clk_div_cnt[0]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[11]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 79.562    

Slack (MET) :             79.562ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.934ns (28.495%)  route 2.344ns (71.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.090    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     6.403    clk_div_cnt_reg[14]
    SLICE_X16Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.555 f  clk_div_cnt[0]_i_4/O
                         net (fo=1, routed)           0.821     7.376    clk_div_cnt[0]_i_4_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I3_O)        0.326     7.702 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.666     8.368    clk_div_cnt[0]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 79.562    

Slack (MET) :             79.562ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.934ns (28.495%)  route 2.344ns (71.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.090    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     6.403    clk_div_cnt_reg[14]
    SLICE_X16Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.555 f  clk_div_cnt[0]_i_4/O
                         net (fo=1, routed)           0.821     7.376    clk_div_cnt[0]_i_4_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I3_O)        0.326     7.702 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.666     8.368    clk_div_cnt[0]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[9]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 79.562    

Slack (MET) :             79.715ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.934ns (29.890%)  route 2.191ns (70.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.090    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     6.403    clk_div_cnt_reg[14]
    SLICE_X16Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.555 f  clk_div_cnt[0]_i_4/O
                         net (fo=1, routed)           0.821     7.376    clk_div_cnt[0]_i_4_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I3_O)        0.326     7.702 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.513     8.215    clk_div_cnt[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  clk_div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  clk_div_cnt_reg[0]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                 79.715    

Slack (MET) :             79.715ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.934ns (29.890%)  route 2.191ns (70.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.090    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.857     6.403    clk_div_cnt_reg[14]
    SLICE_X16Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.555 f  clk_div_cnt[0]_i_4/O
                         net (fo=1, routed)           0.821     7.376    clk_div_cnt[0]_i_4_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I3_O)        0.326     7.702 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.513     8.215    clk_div_cnt[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  clk_div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  clk_div_cnt_reg[1]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                 79.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.710    clk_div_cnt_reg[3]
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  clk_div_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.818    clk_div_cnt_reg[0]_i_2_n_4
    SLICE_X17Y44         FDRE                                         r  clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  clk_div_cnt_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.451    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  clk_div_cnt_reg[15]/Q
                         net (fo=3, routed)           0.120     1.712    clk_div_cnt_reg[15]
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  clk_div_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    clk_div_cnt_reg[12]_i_1_n_4
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[15]/C
                         clock pessimism             -0.515     1.451    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.105     1.556    clk_div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.121     1.712    clk_div_cnt_reg[2]
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  clk_div_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.823    clk_div_cnt_reg[0]_i_2_n_5
    SLICE_X17Y44         FDRE                                         r  clk_div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.451    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.121     1.713    clk_div_cnt_reg[14]
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  clk_div_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    clk_div_cnt_reg[12]_i_1_n_5
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
                         clock pessimism             -0.515     1.451    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.105     1.556    clk_div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     1.708    clk_div_cnt_reg[8]
    SLICE_X17Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.823 r  clk_div_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.823    clk_div_cnt_reg[8]_i_1_n_7
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[11]/Q
                         net (fo=3, routed)           0.126     1.717    clk_div_cnt_reg[11]
    SLICE_X17Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  clk_div_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    clk_div_cnt_reg[8]_i_1_n_4
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[11]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y45         FDRE                                         r  clk_div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[7]/Q
                         net (fo=3, routed)           0.126     1.717    clk_div_cnt_reg[7]
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  clk_div_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    clk_div_cnt_reg[4]_i_1_n_4
    SLICE_X17Y45         FDRE                                         r  clk_div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y45         FDRE                                         r  clk_div_cnt_reg[7]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.631%)  route 0.132ns (34.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[10]/Q
                         net (fo=3, routed)           0.132     1.723    clk_div_cnt_reg[10]
    SLICE_X17Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  clk_div_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    clk_div_cnt_reg[8]_i_1_n_5
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.128     1.719    clk_div_cnt_reg[4]
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  clk_div_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    clk_div_cnt_reg[4]_i_1_n_7
    SLICE_X17Y45         FDRE                                         r  clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y45         FDRE                                         r  clk_div_cnt_reg[4]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.451    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  clk_div_cnt_reg[12]/Q
                         net (fo=3, routed)           0.128     1.720    clk_div_cnt_reg[12]
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  clk_div_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    clk_div_cnt_reg[12]_i_1_n_7
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  clk_div_cnt_reg[12]/C
                         clock pessimism             -0.515     1.451    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.105     1.556    clk_div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { src_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  src_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y44   clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y46   clk_div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y46   clk_div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y47   clk_div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y47   clk_div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y47   clk_div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y47   clk_div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y44   clk_div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y44   clk_div_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y44   clk_div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y44   clk_div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y46   clk_div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y46   clk_div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y46   clk_div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y46   clk_div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y47   clk_div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y47   clk_div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y47   clk_div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y47   clk_div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y44   clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y44   clk_div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y46   clk_div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y46   clk_div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y46   clk_div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y46   clk_div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y47   clk_div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y47   clk_div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y47   clk_div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y47   clk_div_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.320ns  (logic 4.047ns (55.293%)  route 3.273ns (44.707%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE                         0.000     0.000 r  state_reg/C
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  state_reg/Q
                         net (fo=2, routed)           3.273     3.791    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.529     7.320 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.320    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.818ns  (logic 4.100ns (60.137%)  route 2.718ns (39.863%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  lauch_dff/q_reg/Q
                         net (fo=2, routed)           2.718     3.137    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.681     6.818 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000     6.818    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 4.104ns (63.840%)  route 2.324ns (36.160%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  lauch_dff/q_reg/Q
                         net (fo=2, routed)           2.324     2.743    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.685     6.428 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     6.428    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.259ns  (logic 3.989ns (63.726%)  route 2.270ns (36.274%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE                         0.000     0.000 r  delay_input_reg/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delay_input_reg/Q
                         net (fo=3, routed)           2.270     2.726    pio48_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.533     6.259 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     6.259    pio48
    A4                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 3.972ns (67.503%)  route 1.912ns (32.497%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE                         0.000     0.000 r  uart_writer/dout_reg/C
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.912     2.368    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516     5.884 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.884    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.435ns  (logic 0.828ns (18.669%)  route 3.607ns (81.331%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[6]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_reader/etu_cnt_reg[6]/Q
                         net (fo=3, routed)           0.875     1.331    uart_reader/etu_cnt[6]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     1.455 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.883     2.338    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     2.462 r  uart_reader/FSM_onehot_state[0]_i_2/O
                         net (fo=4, routed)           0.977     3.439    uart_reader/etu_half
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.563 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.873     4.435    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  uart_reader/etu_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.431ns  (logic 0.828ns (18.687%)  route 3.603ns (81.313%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[6]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_reader/etu_cnt_reg[6]/Q
                         net (fo=3, routed)           0.875     1.331    uart_reader/etu_cnt[6]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     1.455 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.883     2.338    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     2.462 r  uart_reader/FSM_onehot_state[0]_i_2/O
                         net (fo=4, routed)           0.977     3.439    uart_reader/etu_half
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.563 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.868     4.431    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  uart_reader/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.431ns  (logic 0.828ns (18.687%)  route 3.603ns (81.313%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[6]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_reader/etu_cnt_reg[6]/Q
                         net (fo=3, routed)           0.875     1.331    uart_reader/etu_cnt[6]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     1.455 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.883     2.338    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     2.462 r  uart_reader/FSM_onehot_state[0]_i_2/O
                         net (fo=4, routed)           0.977     3.439    uart_reader/etu_half
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.563 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.868     4.431    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  uart_reader/etu_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.431ns  (logic 0.828ns (18.687%)  route 3.603ns (81.313%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[6]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_reader/etu_cnt_reg[6]/Q
                         net (fo=3, routed)           0.875     1.331    uart_reader/etu_cnt[6]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     1.455 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.883     2.338    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     2.462 r  uart_reader/FSM_onehot_state[0]_i_2/O
                         net (fo=4, routed)           0.977     3.439    uart_reader/etu_half
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.563 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.868     4.431    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  uart_reader/etu_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.431ns  (logic 0.828ns (18.687%)  route 3.603ns (81.313%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[6]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_reader/etu_cnt_reg[6]/Q
                         net (fo=3, routed)           0.875     1.331    uart_reader/etu_cnt[6]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.124     1.455 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.883     2.338    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     2.462 r  uart_reader/FSM_onehot_state[0]_i_2/O
                         net (fo=4, routed)           0.977     3.439    uart_reader/etu_half
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.563 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.868     4.431    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  uart_reader/etu_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lauch_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE                         0.000     0.000 r  delay_input_reg/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  delay_input_reg/Q
                         net (fo=3, routed)           0.081     0.222    lauch_dff/pio48_OBUF
    SLICE_X41Y31         FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.109     0.250    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.045     0.295 r  uart_writer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart_writer/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.113     0.254    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  uart_writer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    uart_writer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/valid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE                         0.000     0.000 r  uart_reader/valid_reg/C
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart_reader/valid_reg/Q
                         net (fo=1, routed)           0.059     0.207    uart_reader/valid
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.098     0.305 r  uart_reader/state_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart_reader_n_0
    SLICE_X2Y28          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.383%)  route 0.162ns (46.617%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  uart_reader/FSM_onehot_state_reg[0]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart_reader/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.162     0.303    uart_reader/FSM_onehot_state_reg_n_0_[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.348 r  uart_reader/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.348    uart_reader/data_out[7]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  uart_reader/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.178     0.319    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X3Y27          LUT3 (Prop_lut3_I1_O)        0.042     0.361 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=1, routed)           0.000     0.361    uart_writer/bit_cnt[2]
    SLICE_X3Y27          FDRE                                         r  uart_writer/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.178     0.319    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.045     0.364 r  uart_writer/bit_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    uart_writer/bit_cnt[1]
    SLICE_X3Y27          FDRE                                         r  uart_writer/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[12]/C
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/etu_cnt_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    uart_reader/etu_cnt[12]
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  uart_reader/etu_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    uart_reader/etu_cnt_reg[12]_i_1_n_4
    SLICE_X5Y30          FDRE                                         r  uart_reader/etu_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[4]/C
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.117     0.258    uart_reader/etu_cnt[4]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  uart_reader/etu_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    uart_reader/etu_cnt_reg[4]_i_1_n_4
    SLICE_X5Y28          FDRE                                         r  uart_reader/etu_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[8]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     0.258    uart_reader/etu_cnt[8]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  uart_reader/etu_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    uart_reader/etu_cnt_reg[8]_i_1_n_4
    SLICE_X5Y29          FDRE                                         r  uart_reader/etu_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.771ns  (logic 4.110ns (52.891%)  route 3.661ns (47.109%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_reg/Q
                         net (fo=1, routed)           0.725     6.270    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.366 r  pio40_OBUF_BUFG_inst/O
                         net (fo=56, routed)          2.936     9.302    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         3.558    12.860 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    12.860    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.426ns (58.366%)  route 1.017ns (41.634%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_reg/Q
                         net (fo=1, routed)           0.271     1.861    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.887 r  pio40_OBUF_BUFG_inst/O
                         net (fo=56, routed)          0.746     2.634    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         1.259     3.892 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     3.892    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





