

================================================================
== Synthesis Summary Report of 'ethernet_header_inserter'
================================================================
+ General Information: 
    * Date:           Wed Nov  3 14:22:49 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        ETH_inserter_hls_prj
    * Solution:       ultrascale_plus (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-------------+------------+-----+
    |                    Modules                   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |             |            |     |
    |                    & Loops                   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|      FF     |     LUT    | URAM|
    +----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-------------+------------+-----+
    |+ ethernet_header_inserter*                   |     -|  0.08|        9|  27.900|         -|        1|     -|  dataflow|     -|   -|  13960 (~0%)|  7480 (~0%)|    -|
    | + grp_broadcaster_and_mac_request_fu_86      |     -|  1.45|        2|   6.200|         -|        1|     -|       yes|     -|   -|    654 (~0%)|   190 (~0%)|    -|
    | + grp_compute_and_insert_ip_checksum_fu_110  |     -|  0.08|        4|  12.400|         -|        1|     -|       yes|     -|   -|   2859 (~0%)|  2072 (~0%)|    -|
    | + grp_handle_output_fu_118                   |     -|  0.67|        2|   6.200|         -|        1|     -|       yes|     -|   -|   1171 (~0%)|   247 (~0%)|    -|
    +----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-------------------+---------------+-------+-------+-------+--------+-------+--------+
| Interface         | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-------------------+---------------+-------+-------+-------+--------+-------+--------+
| arpTableReplay_V  | both          | 128   |       |       | 1      |       | 1      |
| arpTableRequest_V | both          | 32    |       |       | 1      |       | 1      |
| dataIn            | both          | 512   | 64    | 1     | 1      | 64    | 1      |
| dataOut           | both          | 512   | 64    | 1     | 1      | 64    | 1      |
+-------------------+---------------+-------+-------+-------+--------+-------+--------+

* REGISTER
+-------------------+---------+----------+
| Interface         | Mode    | Bitwidth |
+-------------------+---------+----------+
| myMacAddress      | ap_none | 48       |
| regDefaultGateway | ap_none | 32       |
| regSubNetMask     | ap_none | 32       |
+-------------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+----------------------------------------------+
| Argument          | Direction | Datatype                                     |
+-------------------+-----------+----------------------------------------------+
| dataIn            | in        | stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& |
| dataOut           | out       | stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& |
| arpTableReplay    | in        | stream<arpTableReply, 0>&                    |
| arpTableRequest   | out       | stream<ap_uint<32>, 0>&                      |
| myMacAddress      | in        | ap_uint<48>&                                 |
| regSubNetMask     | in        | ap_uint<32>&                                 |
| regDefaultGateway | in        | ap_uint<32>&                                 |
+-------------------+-----------+----------------------------------------------+

* SW-to-HW Mapping
+-------------------+-------------------+-----------+
| Argument          | HW Name           | HW Type   |
+-------------------+-------------------+-----------+
| dataIn            | dataIn            | interface |
| dataOut           | dataOut           | interface |
| arpTableReplay    | arpTableReplay_V  | interface |
| arpTableRequest   | arpTableRequest_V | interface |
| myMacAddress      | myMacAddress      | port      |
| regSubNetMask     | regSubNetMask     | port      |
| regDefaultGateway | regDefaultGateway | port      |
+-------------------+-------------------+-----------+


================================================================
== M_AXI Burst Information
================================================================

