{
    "builds": {
      "list": [{
        "name": "cv32",
        "image": "cv32-verif-toolchain:03122019",
        "cmd": "cd cv32/tests/core; make dsimify DSIM_WORK=/mux-flow/build/repo/dsim_work",
        "wavesCmd": "cd cv32/tests/core; make dsimify DSIM_WORK=/mux-flow/build/repo/dsim_work WAVES=1"
      }]
    },
    "regressions": [{
      "name": "hello_world",
      "description": "Sanity test for CV32",
      "tests": {
          "resultsDir": "/mux-flow/build/results/hello_world",
          "builds": ["cv32"],
	  "list": [
	      {
		  "name": "hello_world_test",
		  "build": "cv32",
		  "cmd": "cd cv32/tests/core; make dsim-hello_world DSIM_WORK=/mux-flow/build/repo/dsim_work DSIM_RESULTS=/mux-flow/build/results",
		  "wavesCmd": "cd cv32/tests/core; make dsim-hello_world DSIM_WORK=/mux-flow/build/repo/dsim_work DSIM_RESULTS=/mux-flow/build/results WAVES=1",
		  "logFile": "dsim-hello_world.log",
		  "wavesFile": "waves.vcd",
		  "metricsFile": "metrics.db",
		  "isPass": "EXIT SUCCESS",
		  "seed": "random"
	      }
	  ]
      },
      {
      "name": "riscv_tests",
      "description": "RISC-V ISA tests",
      "tests": {
          "resultsDir": "/mux-flow/build/results/riscv-tests",
          "builds": ["cv32"],
	  "list": [
	      {
		  "name": "riscv_isa_tests_cv32",
		  "build": "cv32",
		  "cmd": "cd cv32/tests/core; make dsim-cv32_riscv_tests DSIM_WORK=/mux-flow/build/repo/dsim_work DSIM_RESULTS=/mux-flow/build/results",
		  "wavesCmd": "cd cv32/tests/core; make dsim-cv32_riscv_tests DSIM_WORK=/mux-flow/build/repo/dsim_work DSIM_RESULTS=/mux-flow/build/results WAVES=1",
		  "logFile": "dsim-riscv_tests.log",
		  "wavesFile": "waves.vcd",
		  "metricsFile": "metrics.db",
		  "isPass": "ALL TESTS PASSED",
		  "seed": "random"
	      }
	  ]
      }
    }]
}
