simSeconds 0.05390592584700001
simTicks 53905960079.1045
finalTick 134297774247005.64
simFreq 1000000000000.0
hostSeconds 144.49267353
hostTickRate 373819030.755833
hostMemory 52601142.80424
simInsts 110000018.961668
simOps 115942083.713246
hostInstRate 766171.035305
hostOpRate 806945.3999530001
system.clk_domain.clock 999.9999999999998
system.cpu_clk_domain.clock 499.9999999999999
system.cpu_voltage_domain.voltage 0.9999999999999999
system.l2.demandHits::switch_cpus.inst 746659.2591129999
system.l2.demandHits::switch_cpus.data 472247.70888600004
system.l2.demandHits::total 1218906.9679989999
system.l2.overallHits::switch_cpus.inst 746659.2591129999
system.l2.overallHits::switch_cpus.data 472247.70888600004
system.l2.overallHits::total 1218906.9679989999
system.l2.demandMisses::cpu.inst 2.496329
system.l2.demandMisses::cpu.data 2.9653390000000006
system.l2.demandMisses::switch_cpus.inst 755.0654400000001
system.l2.demandMisses::switch_cpus.data 71511.91398299999
system.l2.demandMisses::total 72266.979423
system.l2.overallMisses::cpu.inst 2.496329
system.l2.overallMisses::cpu.data 2.9653390000000006
system.l2.overallMisses::switch_cpus.inst 755.0654400000001
system.l2.overallMisses::switch_cpus.data 71511.91398299999
system.l2.overallMisses::total 72266.979423
system.l2.demandMissLatency::switch_cpus.inst 61394890.840500005
system.l2.demandMissLatency::switch_cpus.data 5881724861.101999
system.l2.demandMissLatency::total 5943119751.942499
system.l2.overallMissLatency::switch_cpus.inst 61394890.840500005
system.l2.overallMissLatency::switch_cpus.data 5881724861.101999
system.l2.overallMissLatency::total 5943119751.942499
system.l2.demandAccesses::cpu.inst 2.496329
system.l2.demandAccesses::cpu.data 2.9653390000000006
system.l2.demandAccesses::switch_cpus.inst 747414.3245529999
system.l2.demandAccesses::switch_cpus.data 543759.622869
system.l2.demandAccesses::total 1291173.9474219999
system.l2.overallAccesses::cpu.inst 2.496329
system.l2.overallAccesses::cpu.data 2.9653390000000006
system.l2.overallAccesses::switch_cpus.inst 747414.3245529999
system.l2.overallAccesses::switch_cpus.data 543759.622869
system.l2.overallAccesses::total 1291173.9474219999
system.l2.demandMissRate::cpu.inst 0.9999999999999999
system.l2.demandMissRate::cpu.data 0.662725
system.l2.demandMissRate::switch_cpus.inst 0.0012164818240000001
system.l2.demandMissRate::switch_cpus.data 0.134055795081
system.l2.demandMissRate::total 0.05985302404500001
system.l2.overallMissRate::cpu.inst 0.9999999999999999
system.l2.overallMissRate::cpu.data 0.662725
system.l2.overallMissRate::switch_cpus.inst 0.0012164818240000001
system.l2.overallMissRate::switch_cpus.data 0.134055795081
system.l2.overallMissRate::total 0.05985302404500001
system.l2.demandAvgMissLatency::switch_cpus.inst 80335.62831445005
system.l2.demandAvgMissLatency::switch_cpus.data 81585.79817031033
system.l2.demandAvgMissLatency::total 81568.73912855142
system.l2.overallAvgMissLatency::switch_cpus.inst 80335.62831445005
system.l2.overallAvgMissLatency::switch_cpus.data 81585.79817031033
system.l2.overallAvgMissLatency::total 81568.73912855142
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 755.0654400000001
system.l2.demandMshrMisses::switch_cpus.data 71511.91398299999
system.l2.demandMshrMisses::total 72266.979423
system.l2.overallMshrMisses::switch_cpus.inst 755.0654400000001
system.l2.overallMshrMisses::switch_cpus.data 71511.91398299999
system.l2.overallMshrMisses::total 72266.979423
system.l2.demandMshrMissLatency::switch_cpus.inst 53844221.88965999
system.l2.demandMshrMissLatency::switch_cpus.data 5166605721.272
system.l2.demandMshrMissLatency::total 5220449943.16166
system.l2.overallMshrMissLatency::switch_cpus.inst 53844221.88965999
system.l2.overallMshrMissLatency::switch_cpus.data 5166605721.272
system.l2.overallMshrMissLatency::total 5220449943.16166
system.l2.demandMshrMissRate::switch_cpus.inst 0.0012164818240000001
system.l2.demandMshrMissRate::switch_cpus.data 0.134055795081
system.l2.demandMshrMissRate::total 0.05985302404500001
system.l2.overallMshrMissRate::switch_cpus.inst 0.0012164818240000001
system.l2.overallMshrMissRate::switch_cpus.data 0.134055795081
system.l2.overallMshrMissRate::total 0.05985302404500001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 70335.61268521493
system.l2.demandAvgMshrMissLatency::switch_cpus.data 71585.79817031033
system.l2.demandAvgMshrMissLatency::total 71568.73906008374
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 70335.61268521493
system.l2.overallAvgMshrMissLatency::switch_cpus.data 71585.79817031033
system.l2.overallAvgMshrMissLatency::total 71568.73906008374
system.l2.replacements 49893.778263
system.l2.ReadCleanReq.hits::switch_cpus.inst 746659.2591129999
system.l2.ReadCleanReq.hits::total 746659.2591129999
system.l2.ReadCleanReq.misses::cpu.inst 2.496329
system.l2.ReadCleanReq.misses::switch_cpus.inst 755.0654400000001
system.l2.ReadCleanReq.misses::total 755.0654400000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 61394890.840500005
system.l2.ReadCleanReq.missLatency::total 61394890.840500005
system.l2.ReadCleanReq.accesses::cpu.inst 2.496329
system.l2.ReadCleanReq.accesses::switch_cpus.inst 747414.3245529999
system.l2.ReadCleanReq.accesses::total 747414.3245529999
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0012164818240000001
system.l2.ReadCleanReq.missRate::total 0.0012164818240000001
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 80335.62831445005
system.l2.ReadCleanReq.avgMissLatency::total 80335.62831445005
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 755.0654400000001
system.l2.ReadCleanReq.mshrMisses::total 755.0654400000001
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 53844221.88965999
system.l2.ReadCleanReq.mshrMissLatency::total 53844221.88965999
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0012164818240000001
system.l2.ReadCleanReq.mshrMissRate::total 0.0012164818240000001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 70335.61268521493
system.l2.ReadCleanReq.avgMshrMissLatency::total 70335.61268521493
system.l2.ReadExReq.hits::switch_cpus.data 92580.71000500003
system.l2.ReadExReq.hits::total 92580.71000500003
system.l2.ReadExReq.misses::cpu.data 0.385401
system.l2.ReadExReq.misses::switch_cpus.data 18695.746524
system.l2.ReadExReq.misses::total 18695.746524
system.l2.ReadExReq.missLatency::switch_cpus.data 1534022242.4035
system.l2.ReadExReq.missLatency::total 1534022242.4035
system.l2.ReadExReq.accesses::cpu.data 0.385401
system.l2.ReadExReq.accesses::switch_cpus.data 111276.45652899999
system.l2.ReadExReq.accesses::total 111276.45652899999
system.l2.ReadExReq.missRate::cpu.data 0.28262699999999996
system.l2.ReadExReq.missRate::switch_cpus.data 0.16184066840300002
system.l2.ReadExReq.missRate::total 0.16184066840300002
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 81268.77692567572
system.l2.ReadExReq.avgMissLatency::total 81268.77692567572
system.l2.ReadExReq.mshrMisses::switch_cpus.data 18695.746524
system.l2.ReadExReq.mshrMisses::total 18695.746524
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1347064777.1634998
system.l2.ReadExReq.mshrMissLatency::total 1347064777.1634998
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.16184066840300002
system.l2.ReadExReq.mshrMissRate::total 0.16184066840300002
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 71268.77692567575
system.l2.ReadExReq.avgMshrMissLatency::total 71268.77692567575
system.l2.ReadSharedReq.hits::switch_cpus.data 379666.99888100004
system.l2.ReadSharedReq.hits::total 379666.99888100004
system.l2.ReadSharedReq.misses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.misses::switch_cpus.data 52816.167459
system.l2.ReadSharedReq.misses::total 52816.167459
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4347702618.6985
system.l2.ReadSharedReq.missLatency::total 4347702618.6985
system.l2.ReadSharedReq.accesses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.accesses::switch_cpus.data 432483.16634
system.l2.ReadSharedReq.accesses::total 432483.16634
system.l2.ReadSharedReq.missRate::cpu.data 0.657219
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.125804710707
system.l2.ReadSharedReq.missRate::total 0.125804710707
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 81881.94711589106
system.l2.ReadSharedReq.avgMissLatency::total 81881.94711589106
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 52816.167459
system.l2.ReadSharedReq.mshrMisses::total 52816.167459
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3819540944.1085
system.l2.ReadSharedReq.mshrMissLatency::total 3819540944.1085
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.125804710707
system.l2.ReadSharedReq.mshrMissRate::total 0.125804710707
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 71881.94711589106
system.l2.ReadSharedReq.avgMshrMissLatency::total 71881.94711589106
system.l2.WritebackClean.hits::writebacks 747385.8995930001
system.l2.WritebackClean.hits::total 747385.8995930001
system.l2.WritebackClean.accesses::writebacks 747385.8995930001
system.l2.WritebackClean.accesses::total 747385.8995930001
system.l2.WritebackDirty.hits::writebacks 173391.029476
system.l2.WritebackDirty.hits::total 173391.029476
system.l2.WritebackDirty.accesses::writebacks 173391.029476
system.l2.WritebackDirty.accesses::total 173391.029476
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 53905960079.1045
system.l2.tags.tagsInUse 26648.67700068204
system.l2.tags.totalRefs 2836107.793908
system.l2.tags.sampledRefs 82339.479527
system.l2.tags.avgRefs 44.73177653045601
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.903847286295
system.l2.tags.occupancies::cpu.data 2.446726738872
system.l2.tags.occupancies::switch_cpus.inst 1807.4135078743398
system.l2.tags.occupancies::switch_cpus.data 24746.4459239092
system.l2.tags.avgOccs::cpu.inst 5.817779e-05
system.l2.tags.avgOccs::cpu.data 7.476884800000001e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.05515790141700001
system.l2.tags.avgOccs::switch_cpus.data 0.755201766948
system.l2.tags.avgOccs::total 0.8132528679549998
system.l2.tags.occupanciesTaskId::1024 32400.453735999996
system.l2.tags.ageTaskId_1024::0 12.922481
system.l2.tags.ageTaskId_1024::1 79.77165799999999
system.l2.tags.ageTaskId_1024::2 1183.6187250000003
system.l2.tags.ageTaskId_1024::3 8798.580899
system.l2.tags.ratioOccsTaskId::1024 0.9887834510119999
system.l2.tags.tagAccesses 20737163.473592002
system.l2.tags.dataAccesses 20737163.473592002
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 53905960079.1045
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 755.0654400000001
system.mem_ctrls.avgPriority_switch_cpus.data::samples 71505.61708699999
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.018008703147675997
system.mem_ctrls.numReadWriteTurnArounds 836.9117420000001
system.mem_ctrls.numWriteReadTurnArounds 836.9117420000001
system.mem_ctrls.numStayReadState 168952.10271299994
system.mem_ctrls.numStayWriteState 13115.331001999999
system.mem_ctrls.readReqs 72266.979423
system.mem_ctrls.writeReqs 13954.039368
system.mem_ctrls.readBursts 72266.979423
system.mem_ctrls.writeBursts 13954.039368
system.mem_ctrls.servicedByWrQ 6.2968959999999985
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.3825367500000003
system.mem_ctrls.avgWrQLen 19.180108750000002
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 72266.979423
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 13954.039368
system.mem_ctrls.rdQLenPdf::0 44434.526549
system.mem_ctrls.rdQLenPdf::1 17628.593627
system.mem_ctrls.rdQLenPdf::2 6322.823447000001
system.mem_ctrls.rdQLenPdf::3 3868.8514720000007
system.mem_ctrls.rdQLenPdf::4 5.644771999999999
system.mem_ctrls.rdQLenPdf::5 0.24266
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.9944939999999999
system.mem_ctrls.wrQLenPdf::1 0.9944939999999999
system.mem_ctrls.wrQLenPdf::2 0.9944939999999999
system.mem_ctrls.wrQLenPdf::3 0.9944939999999999
system.mem_ctrls.wrQLenPdf::4 0.9944939999999999
system.mem_ctrls.wrQLenPdf::5 0.9944939999999999
system.mem_ctrls.wrQLenPdf::6 0.9944939999999999
system.mem_ctrls.wrQLenPdf::7 0.9944939999999999
system.mem_ctrls.wrQLenPdf::8 0.9944939999999999
system.mem_ctrls.wrQLenPdf::9 0.9944939999999999
system.mem_ctrls.wrQLenPdf::10 0.9944939999999999
system.mem_ctrls.wrQLenPdf::11 0.9944939999999999
system.mem_ctrls.wrQLenPdf::12 0.9944939999999999
system.mem_ctrls.wrQLenPdf::13 0.9944939999999999
system.mem_ctrls.wrQLenPdf::14 0.9944939999999999
system.mem_ctrls.wrQLenPdf::15 190.482512
system.mem_ctrls.wrQLenPdf::16 193.82652099999996
system.mem_ctrls.wrQLenPdf::17 597.42325
system.mem_ctrls.wrQLenPdf::18 758.2292630000001
system.mem_ctrls.wrQLenPdf::19 820.6192779999998
system.mem_ctrls.wrQLenPdf::20 850.607118
system.mem_ctrls.wrQLenPdf::21 857.174642
system.mem_ctrls.wrQLenPdf::22 856.397917
system.mem_ctrls.wrQLenPdf::23 851.6458640000001
system.mem_ctrls.wrQLenPdf::24 852.7066299999999
system.mem_ctrls.wrQLenPdf::25 856.454397
system.mem_ctrls.wrQLenPdf::26 862.464413
system.mem_ctrls.wrQLenPdf::27 862.86611
system.mem_ctrls.wrQLenPdf::28 869.5837119999998
system.mem_ctrls.wrQLenPdf::29 948.2606290000001
system.mem_ctrls.wrQLenPdf::30 865.366734
system.mem_ctrls.wrQLenPdf::31 970.597453
system.mem_ctrls.wrQLenPdf::32 870.798458
system.mem_ctrls.wrQLenPdf::33 2.499191
system.mem_ctrls.wrQLenPdf::34 0.950859
system.mem_ctrls.wrQLenPdf::35 0.167007
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 403.0013439999999
system.mem_ctrls.bytesReadSys 4625086.683072
system.mem_ctrls.bytesWrittenSys 893058.519552
system.mem_ctrls.avgRdBWSys 83502189.67373493
system.mem_ctrls.avgWrBWSys 15608688.366427504
system.mem_ctrls.totGap 53903976756.63799
system.mem_ctrls.avgGap 986512.0313341401
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 48324.188160000005
system.mem_ctrls.requestorReadBytes::switch_cpus.data 4576359.493567999
system.mem_ctrls.requestorReadRate::switch_cpus.inst 862838.0767406103
system.mem_ctrls.requestorReadRate::switch_cpus.data 82632042.77684528
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 755.0654400000001
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 71511.91398299999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 22834032.845999997
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 2221989481.8669996
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 29281.150436980002
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 30408.319894240005
system.mem_ctrls.dram.bytesRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesRead::cpu.data 189.78169600000004
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 48324.188160000005
system.mem_ctrls.dram.bytesRead::switch_cpus.data 4576762.494911999
system.mem_ctrls.dram.bytesRead::total 4625086.683072
system.mem_ctrls.dram.bytesInstRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 48324.188160000005
system.mem_ctrls.dram.bytesInstRead::total 48324.188160000005
system.mem_ctrls.dram.numReads::cpu.inst 2.496329
system.mem_ctrls.dram.numReads::cpu.data 2.9653390000000006
system.mem_ctrls.dram.numReads::switch_cpus.inst 755.0654400000001
system.mem_ctrls.dram.numReads::switch_cpus.data 71511.91398299999
system.mem_ctrls.dram.numReads::total 72266.979423
system.mem_ctrls.dram.bwRead::cpu.inst 29519.634940999997
system.mem_ctrls.dram.bwRead::cpu.data 34451.96731
system.mem_ctrls.dram.bwRead::switch_cpus.inst 862838.116046
system.mem_ctrls.dram.bwRead::switch_cpus.data 82639351.713112
system.mem_ctrls.dram.bwRead::total 83502189.78857902
system.mem_ctrls.dram.bwInstRead::cpu.inst 29519.634940999997
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 862838.116046
system.mem_ctrls.dram.bwInstRead::total 862838.116046
system.mem_ctrls.dram.bwTotal::cpu.inst 29519.634940999997
system.mem_ctrls.dram.bwTotal::cpu.data 34451.96731
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 862838.116046
system.mem_ctrls.dram.bwTotal::switch_cpus.data 82639351.713112
system.mem_ctrls.dram.bwTotal::total 99110877.91439399
system.mem_ctrls.dram.readBursts 72260.682527
system.mem_ctrls.dram.writeBursts 13929.604229999999
system.mem_ctrls.dram.perBankRdBursts::0 4398.182736
system.mem_ctrls.dram.perBankRdBursts::1 4576.816908999999
system.mem_ctrls.dram.perBankRdBursts::2 4544.352692
system.mem_ctrls.dram.perBankRdBursts::3 4525.943517
system.mem_ctrls.dram.perBankRdBursts::4 4589.231352999999
system.mem_ctrls.dram.perBankRdBursts::5 4611.850822
system.mem_ctrls.dram.perBankRdBursts::6 4419.124486000001
system.mem_ctrls.dram.perBankRdBursts::7 4457.813573
system.mem_ctrls.dram.perBankRdBursts::8 4398.860349
system.mem_ctrls.dram.perBankRdBursts::9 4460.978016
system.mem_ctrls.dram.perBankRdBursts::10 4473.940947
system.mem_ctrls.dram.perBankRdBursts::11 4612.170758
system.mem_ctrls.dram.perBankRdBursts::12 4608.720574
system.mem_ctrls.dram.perBankRdBursts::13 4709.911687999998
system.mem_ctrls.dram.perBankRdBursts::14 4483.418979000001
system.mem_ctrls.dram.perBankRdBursts::15 4389.3651279999995
system.mem_ctrls.dram.perBankWrBursts::0 837.400581
system.mem_ctrls.dram.perBankWrBursts::1 886.1329000000001
system.mem_ctrls.dram.perBankWrBursts::2 863.3226720000001
system.mem_ctrls.dram.perBankWrBursts::3 815.553303
system.mem_ctrls.dram.perBankWrBursts::4 872.303226
system.mem_ctrls.dram.perBankWrBursts::5 909.997009
system.mem_ctrls.dram.perBankWrBursts::6 851.024216
system.mem_ctrls.dram.perBankWrBursts::7 840.9605349999998
system.mem_ctrls.dram.perBankWrBursts::8 866.2785279999999
system.mem_ctrls.dram.perBankWrBursts::9 861.5654460000001
system.mem_ctrls.dram.perBankWrBursts::10 883.1959329999999
system.mem_ctrls.dram.perBankWrBursts::11 941.4905309999999
system.mem_ctrls.dram.perBankWrBursts::12 938.2948949999999
system.mem_ctrls.dram.perBankWrBursts::13 885.533833
system.mem_ctrls.dram.perBankWrBursts::14 865.3964500000001
system.mem_ctrls.dram.perBankWrBursts::15 811.154172
system.mem_ctrls.dram.totQLat 889935717.33175
system.mem_ctrls.dram.totBusLat 361303412.63499993
system.mem_ctrls.dram.totMemAccLat 2244823514.713
system.mem_ctrls.dram.avgQLat 11644.88998517
system.mem_ctrls.dram.avgBusLat 5000.000000000001
system.mem_ctrls.dram.avgMemAccLat 30394.889985169997
system.mem_ctrls.dram.readRowHits 53537.213996
system.mem_ctrls.dram.writeRowHits 9430.854349
system.mem_ctrls.dram.readRowHitRate 71.75855826
system.mem_ctrls.dram.writeRowHitRate 63.16020780999999
system.mem_ctrls.dram.bytesPerActivate::samples 23221.414988999997
system.mem_ctrls.dram.bytesPerActivate::mean 222.62991852437202
system.mem_ctrls.dram.bytesPerActivate::gmean 165.900559671052
system.mem_ctrls.dram.bytesPerActivate::stdev 188.43550447263794
system.mem_ctrls.dram.bytesPerActivate::0-127 6674.190613
system.mem_ctrls.dram.bytesPerActivate::128-255 8829.035623
system.mem_ctrls.dram.bytesPerActivate::256-383 2648.172043
system.mem_ctrls.dram.bytesPerActivate::384-511 2997.6696
system.mem_ctrls.dram.bytesPerActivate::512-639 462.205263
system.mem_ctrls.dram.bytesPerActivate::640-767 323.133236
system.mem_ctrls.dram.bytesPerActivate::768-895 271.467603
system.mem_ctrls.dram.bytesPerActivate::896-1023 141.505111
system.mem_ctrls.dram.bytesPerActivate::1024-1151 874.0358969999999
system.mem_ctrls.dram.bytesPerActivate::total 23221.414988999997
system.mem_ctrls.dram.dramBytesRead 4624683.681728
system.mem_ctrls.dram.dramBytesWritten 891494.6707199999
system.mem_ctrls.dram.avgRdBW 83.49488088194
system.mem_ctrls.dram.avgWrBW 15.579525301007
system.mem_ctrls.dram.peakBW 12799.999999999998
system.mem_ctrls.dram.busUtil 0.77315469
system.mem_ctrls.dram.busUtilRead 0.65271204
system.mem_ctrls.dram.busUtilWrite 0.12241247999999999
system.mem_ctrls.dram.pageHitRate 70.77649591999999
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 53905960079.1045
system.mem_ctrls.dram.rank0.actEnergy 83557352.92716001
system.mem_ctrls.dram.rank0.preEnergy 44411415.6519
system.mem_ctrls.dram.rank0.readEnergy 257920476.86832
system.mem_ctrls.dram.rank0.writeEnergy 35896344.98724
system.mem_ctrls.dram.rank0.refreshEnergy 4255474199.4616814
system.mem_ctrls.dram.rank0.actBackEnergy 6279228994.183051
system.mem_ctrls.dram.rank0.preBackEnergy 15412121697.167997
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 26368610481.247353
system.mem_ctrls.dram.rank0.averagePower 488.710174805325
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 40003029014.06576
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1800101678.0500002
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 12102829386.988747
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 82249286.53452
system.mem_ctrls.dram.rank1.preEnergy 43713854.231355
system.mem_ctrls.dram.rank1.readEnergy 258020796.37446
system.mem_ctrls.dram.rank1.writeEnergy 36816189.09336
system.mem_ctrls.dram.rank1.refreshEnergy 4255474199.4616814
system.mem_ctrls.dram.rank1.actBackEnergy 6285094491.263971
system.mem_ctrls.dram.rank1.preBackEnergy 15407182331.20512
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 26368551148.164463
system.mem_ctrls.dram.rank1.averagePower 488.731992401674
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 39990446255.785
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1800101678.0500002
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 12115412145.2695
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 53905960079.1045
system.membus.transDist::ReadResp 53571.23289900001
system.membus.transDist::ReadExReq 18695.746524
system.membus.transDist::ReadExResp 18695.746524
system.membus.transDist::ReadSharedReq 53571.23289900001
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 194584.39902399998
system.membus.pktCount::total 194584.39902399998
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 5518145.202624001
system.membus.pktSize::total 5518145.202624001
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 72587.16886399999
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 72587.16886399999
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 72587.16886399999
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 53905960079.1045
system.membus.reqLayer0.occupancy 193066590.82999995
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 381453035.574
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 122317.419601
system.membus.snoop_filter.hitSingleRequests 49730.25073700001
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 107811920.194098
system.switch_cpus.cpi 1.077835489307
system.switch_cpus.ipc 0.9315370708459999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 107043275.336273
system.switch_cpus.instsIssued 107176314.30324903
system.switch_cpus.squashedInstsIssued 593.319877
system.switch_cpus.squashedInstsExamined 1625964.743648
system.switch_cpus.squashedOperandsExamined 1039523.084556
system.switch_cpus.numIssuedDist::samples 104657902.235782
system.switch_cpus.numIssuedDist::mean 1.0271334960560001
system.switch_cpus.numIssuedDist::stdev 1.1704478859700005
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 46947807.107651
system.switch_cpus.numIssuedDist::1 27493759.270425998
system.switch_cpus.numIssuedDist::2 13938500.958555
system.switch_cpus.numIssuedDist::3 14260281.543502
system.switch_cpus.numIssuedDist::4 1386742.79633
system.switch_cpus.numIssuedDist::5 404549.96184199996
system.switch_cpus.numIssuedDist::6 152398.521315
system.switch_cpus.numIssuedDist::7 50300.246501
system.switch_cpus.numIssuedDist::8 23561.82966
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999999999999999
system.switch_cpus.numIssuedDist::total 104657902.235782
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 10944.07199
system.switch_cpus.statFuBusy::IntDiv 7521.413189999999
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.042414
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 4047.610555999999
system.switch_cpus.statFuBusy::SimdAddAcc 1167.029553
system.switch_cpus.statFuBusy::SimdAlu 2586.507817
system.switch_cpus.statFuBusy::SimdCmp 1544.0865710000003
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 34.049268
system.switch_cpus.statFuBusy::SimdMult 269.10994000000005
system.switch_cpus.statFuBusy::SimdMultAcc 583.5188459999999
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 1021.8341580000001
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 70014.14639499999
system.switch_cpus.statFuBusy::MemWrite 2635.4425499999998
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 19791.397316999995
system.switch_cpus.statIssuedInstType_0::IntAlu 50651440.369439
system.switch_cpus.statIssuedInstType_0::IntMult 3183564.0642689997
system.switch_cpus.statIssuedInstType_0::IntDiv 14369.808185999998
system.switch_cpus.statIssuedInstType_0::FloatAdd 4958.395484999999
system.switch_cpus.statIssuedInstType_0::FloatCmp 4.039752
system.switch_cpus.statIssuedInstType_0::FloatCvt 2071.290782
system.switch_cpus.statIssuedInstType_0::FloatMult 626.128161
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 1544.2324270000001
system.switch_cpus.statIssuedInstType_0::FloatDiv 84.754049
system.switch_cpus.statIssuedInstType_0::FloatMisc 443621.693549
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.631728
system.switch_cpus.statIssuedInstType_0::SimdAdd 10246744.009242002
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3257096.739793
system.switch_cpus.statIssuedInstType_0::SimdAlu 5347666.065323999
system.switch_cpus.statIssuedInstType_0::SimdCmp 1640275.984978
system.switch_cpus.statIssuedInstType_0::SimdCvt 541.3095649999999
system.switch_cpus.statIssuedInstType_0::SimdMisc 1550002.811691
system.switch_cpus.statIssuedInstType_0::SimdMult 712618.5204989999
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 680215.1121820001
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 1713392.8199269997
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 539.976979
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20564663.654577006
system.switch_cpus.statIssuedInstType_0::MemWrite 7140479.601016001
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107176314.30324903
system.switch_cpus.issueRate 0.997583229403
system.switch_cpus.fuBusy 102368.86324800001
system.switch_cpus.fuBusyRate 0.000953739228
system.switch_cpus.intInstQueueReads 246201011.65731698
system.switch_cpus.intInstQueueWrites 72593160.473305
system.switch_cpus.intInstQueueWakeupAccesses 70307329.50286601
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 72912481.44781801
system.switch_cpus.vecInstQueueWrites 36076081.68472
system.switch_cpus.vecInstQueueWakeupAccesses 35941948.908024006
system.switch_cpus.intAluAccesses 70791913.408827
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 36466978.360353
system.switch_cpus.numSquashedInsts 274073.358968
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 633360.779887
system.switch_cpus.idleCycles 3154017.958316
system.switch_cpus.MemDepUnit__0.insertedLoads 20168455.802416995
system.switch_cpus.MemDepUnit__0.insertedStores 7166250.1632860005
system.switch_cpus.MemDepUnit__0.conflictingLoads 4744460.320328001
system.switch_cpus.MemDepUnit__0.conflictingStores 0.634993
system.switch_cpus.MemDepUnit__0.MDPLookups 13239860.281190002
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 6928595.521227
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 4438332.645777
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 159452.040144
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 481292.60961200006
system.switch_cpus.branchPred.lookups_0::CallDirect 140422.973914
system.switch_cpus.branchPred.lookups_0::CallIndirect 368228.956014
system.switch_cpus.branchPred.lookups_0::DirectCond 6498267.621638001
system.switch_cpus.branchPred.lookups_0::DirectUncond 1041366.72558
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 34719.54953599999
system.switch_cpus.branchPred.lookups_0::total 8564298.436293999
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 15418.167880000003
system.switch_cpus.branchPred.squashes_0::CallDirect 11586.539812
system.switch_cpus.branchPred.squashes_0::CallIndirect 31190.652911999998
system.switch_cpus.branchPred.squashes_0::DirectCond 319708.355208
system.switch_cpus.branchPred.squashes_0::DirectUncond 57771.18851999999
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8579.688714
system.switch_cpus.branchPred.squashes_0::total 444254.593046
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 28.197782999999994
system.switch_cpus.branchPred.corrected_0::CallDirect 7346.277271
system.switch_cpus.branchPred.corrected_0::CallIndirect 57073.14784199999
system.switch_cpus.branchPred.corrected_0::DirectCond 240904.511662
system.switch_cpus.branchPred.corrected_0::DirectUncond 8586.352888999998
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2399.4196629999997
system.switch_cpus.branchPred.corrected_0::total 316337.90711000003
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 465874.65930999996
system.switch_cpus.branchPred.committed_0::CallDirect 128836.43960799999
system.switch_cpus.branchPred.committed_0::CallIndirect 337038.303102
system.switch_cpus.branchPred.committed_0::DirectCond 6178559.192004
system.switch_cpus.branchPred.committed_0::DirectUncond 983595.5327790002
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 26139.947077999997
system.switch_cpus.branchPred.committed_0::total 8120044.073881
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.727569
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6813.013381
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 56399.26429000001
system.switch_cpus.branchPred.mispredicted_0::DirectCond 236224.69752399996
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 6821.12572
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2396.0197859999994
system.switch_cpus.branchPred.mispredicted_0::total 308654.84827
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3696208.072665
system.switch_cpus.branchPred.targetProvider_0::BTB 4072789.143288
system.switch_cpus.branchPred.targetProvider_0::RAS 481292.0133639999
system.switch_cpus.branchPred.targetProvider_0::Indirect 314009.20697700005
system.switch_cpus.branchPred.targetProvider_0::total 8564298.436293999
system.switch_cpus.branchPred.targetWrong_0::NoBranch 216093.411237
system.switch_cpus.branchPred.targetWrong_0::Return 98048.91342200001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 27.601535000000005
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 2167.980916
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 316337.90711000003
system.switch_cpus.branchPred.condPredicted 6498267.621638001
system.switch_cpus.branchPred.condPredictedTaken 2962164.218927
system.switch_cpus.branchPred.condIncorrect 316337.90711000003
system.switch_cpus.branchPred.predTakenBTBMiss 39952.35964300001
system.switch_cpus.branchPred.NotTakenMispredicted 218288.993688
system.switch_cpus.branchPred.TakenMispredicted 98048.91342200001
system.switch_cpus.branchPred.BTBLookups 8564298.436293999
system.switch_cpus.branchPred.BTBUpdates 158788.22840000005
system.switch_cpus.branchPred.BTBHits 6252162.266478
system.switch_cpus.branchPred.BTBHitRatio 0.7271032958679999
system.switch_cpus.branchPred.BTBMispredicted 45248.28532200001
system.switch_cpus.branchPred.indirectLookups 402948.50554999994
system.switch_cpus.branchPred.indirectHits 314009.20697700005
system.switch_cpus.branchPred.indirectMisses 88939.29857300002
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 481292.60961200006
system.switch_cpus.branchPred.btb.lookups::CallDirect 140422.973914
system.switch_cpus.branchPred.btb.lookups::CallIndirect 368228.956014
system.switch_cpus.branchPred.btb.lookups::DirectCond 6498267.621638001
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1041366.72558
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 34719.54953599999
system.switch_cpus.branchPred.btb.lookups::total 8564298.436293999
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 481292.60961200006
system.switch_cpus.branchPred.btb.misses::CallDirect 8013.801055999999
system.switch_cpus.branchPred.btb.misses::CallIndirect 368228.956014
system.switch_cpus.branchPred.btb.misses::DirectCond 1410634.7188680002
system.switch_cpus.branchPred.btb.misses::DirectUncond 9246.53473
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 34719.54953599999
system.switch_cpus.branchPred.btb.misses::total 2312136.169816
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 7346.277271
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 142855.59824000002
system.switch_cpus.branchPred.btb.updates::DirectUncond 8586.352888999998
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 158788.22840000005
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 7346.277271
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 142855.59824000002
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 8586.352888999998
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 158788.22840000005
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 53905960079.1045
system.switch_cpus.branchPred.indirectBranchPred.lookups 402948.50554999994
system.switch_cpus.branchPred.indirectBranchPred.hits 314009.20697700005
system.switch_cpus.branchPred.indirectBranchPred.misses 88939.29857300002
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 59472.567505
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 462421.073055
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 524070.09780799993
system.switch_cpus.branchPred.ras.pops 524069.80233599996
system.switch_cpus.branchPred.ras.squashes 58195.360604
system.switch_cpus.branchPred.ras.used 465874.65930999996
system.switch_cpus.branchPred.ras.correct 465873.93174100004
system.switch_cpus.branchPred.ras.incorrect 0.727569
system.switch_cpus.commit.commitSquashedInsts 1626533.0303139999
system.switch_cpus.commit.branchMispredicts 300408.814258
system.switch_cpus.commit.numCommittedDist::samples 103999895.456059
system.switch_cpus.commit.numCommittedDist::mean 1.0170426297069999
system.switch_cpus.commit.numCommittedDist::stdev 1.1485733204789998
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 47712616.314061
system.switch_cpus.commit.numCommittedDist::1 27361262.542744
system.switch_cpus.commit.numCommittedDist::2 8696497.799635
system.switch_cpus.commit.numCommittedDist::3 20229518.799619004
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 103999895.456059
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 465874.74271000014
system.switch_cpus.commit.committedInstType_0::No_OpClass 19787.076158999997
system.switch_cpus.commit.committedInstType_0::IntAlu 49873752.797739014
system.switch_cpus.commit.committedInstType_0::IntMult 3174391.000832
system.switch_cpus.commit.committedInstType_0::IntDiv 14367.942978999998
system.switch_cpus.commit.committedInstType_0::FloatAdd 4876.9458700000005
system.switch_cpus.commit.committedInstType_0::FloatCmp 3.6207089999999997
system.switch_cpus.commit.committedInstType_0::FloatCvt 1989.0497830000002
system.switch_cpus.commit.committedInstType_0::FloatMult 625.9268969999998
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 1544.0607300000001
system.switch_cpus.commit.committedInstType_0::FloatDiv 4.451259
system.switch_cpus.commit.committedInstType_0::FloatMisc 439351.7881800001
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.631728
system.switch_cpus.commit.committedInstType_0::SimdAdd 10245215.61018
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3256661.881572
system.switch_cpus.commit.committedInstType_0::SimdAlu 5347010.384757999
system.switch_cpus.commit.committedInstType_0::SimdCmp 1639226.070709
system.switch_cpus.commit.committedInstType_0::SimdCvt 540.991458
system.switch_cpus.commit.committedInstType_0::SimdMisc 1545724.7995599997
system.switch_cpus.commit.committedInstType_0::SimdMult 712578.9402910002
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 680189.7116290001
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1712639.043929
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 539.9659680000001
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19694136.64496
system.switch_cpus.commit.committedInstType_0::MemWrite 7077654.310659999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105442814.54087098
system.switch_cpus.commit.commitEligibleSamples 20229518.799619004
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 1220.414212
system.switch_cpus.commitStats0.numInsts 100025505.34035298
system.switch_cpus.commitStats0.numOps 105442814.54087098
system.switch_cpus.commitStats0.numInstsNotNOP 99999998.96146002
system.switch_cpus.commitStats0.numOpsNotNOP 105417308.16197802
system.switch_cpus.commitStats0.cpi 1.077835489307
system.switch_cpus.commitStats0.ipc 0.9315370708459999
system.switch_cpus.commitStats0.numMemRefs 26771790.95562
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75185370.90359
system.switch_cpus.commitStats0.numLoadInsts 19694136.64496
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 7077654.310659999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 35916196.988501005
system.switch_cpus.commitStats0.committedInstType::No_OpClass 19787.076158999997
system.switch_cpus.commitStats0.committedInstType::IntAlu 49873752.797739014
system.switch_cpus.commitStats0.committedInstType::IntMult 3174391.000832
system.switch_cpus.commitStats0.committedInstType::IntDiv 14367.942978999998
system.switch_cpus.commitStats0.committedInstType::FloatAdd 4876.9458700000005
system.switch_cpus.commitStats0.committedInstType::FloatCmp 3.6207089999999997
system.switch_cpus.commitStats0.committedInstType::FloatCvt 1989.0497830000002
system.switch_cpus.commitStats0.committedInstType::FloatMult 625.9268969999998
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 1544.0607300000001
system.switch_cpus.commitStats0.committedInstType::FloatDiv 4.451259
system.switch_cpus.commitStats0.committedInstType::FloatMisc 439351.7881800001
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.631728
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10245215.61018
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3256661.881572
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5347010.384757999
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1639226.070709
system.switch_cpus.commitStats0.committedInstType::SimdCvt 540.991458
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1545724.7995599997
system.switch_cpus.commitStats0.committedInstType::SimdMult 712578.9402910002
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 680189.7116290001
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1712639.043929
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 539.9659680000001
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.56199
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.33034199999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19694136.64496
system.switch_cpus.commitStats0.committedInstType::MemWrite 7077654.310659999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105442814.54087098
system.switch_cpus.commitStats0.committedControl::IsControl 8120044.015153
system.switch_cpus.commitStats0.committedControl::IsDirectControl 7290991.105663
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 829052.9094899998
system.switch_cpus.commitStats0.committedControl::IsCondControl 6178559.16264
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1941484.8525130001
system.switch_cpus.commitStats0.committedControl::IsCall 465874.74271000014
system.switch_cpus.commitStats0.committedControl::IsReturn 465874.65930999996
system.switch_cpus.decode.idleCycles 41703659.438746
system.switch_cpus.decode.blockedCycles 11139611.388312
system.switch_cpus.decode.runCycles 49881278.71267799
system.switch_cpus.decode.unblockCycles 1631566.874468
system.switch_cpus.decode.squashCycles 301785.821578
system.switch_cpus.decode.branchResolved 4059431.440834
system.switch_cpus.decode.branchMispred 16157.689994999999
system.switch_cpus.decode.decodedInsts 108091439.38542502
system.switch_cpus.decode.squashedInsts 14745.172121000001
system.switch_cpus.executeStats0.numInsts 106902241.02401102
system.switch_cpus.executeStats0.numNop 25535.872565000005
system.switch_cpus.executeStats0.numBranches 8235100.867897
system.switch_cpus.executeStats0.numLoadInsts 20489056.726629004
system.switch_cpus.executeStats0.numStoreInsts 7128033.562663
system.switch_cpus.executeStats0.instRate 0.994995467554
system.switch_cpus.executeStats0.numCCRegReads 20715594.36462
system.switch_cpus.executeStats0.numCCRegWrites 20321930.893227
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 107939101.81653
system.switch_cpus.executeStats0.numIntRegWrites 52523857.00516601
system.switch_cpus.executeStats0.numMemRefs 27617090.289291997
system.switch_cpus.executeStats0.numMiscRegReads 76279769.85805199
system.switch_cpus.executeStats0.numMiscRegWrites 10125.337919000001
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 54658795.27692499
system.switch_cpus.executeStats0.numVecRegWrites 34228852.17512901
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4868090.363628999
system.switch_cpus.fetch.cycles 60780930.958100006
system.switch_cpus.fetch.squashCycles 635436.9034760001
system.switch_cpus.fetch.cacheLines 29420837.351315994
system.switch_cpus.fetch.icacheSquashes 151609.41931300002
system.switch_cpus.fetch.nisnDist::samples 104657902.235782
system.switch_cpus.fetch.nisnDist::mean 1.042204907476
system.switch_cpus.fetch.nisnDist::stdev 1.229918408996
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 51610217.120245
system.switch_cpus.fetch.nisnDist::1 23115805.345390998
system.switch_cpus.fetch.nisnDist::2 4193289.4772720006
system.switch_cpus.fetch.nisnDist::3 25738590.292874
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 104657902.235782
system.switch_cpus.fetchStats0.numInsts 103120802.51264097
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.9607107032619999
system.switch_cpus.fetchStats0.numBranches 8564298.436293999
system.switch_cpus.fetchStats0.branchRate 0.08010091833399999
system.switch_cpus.fetchStats0.icacheStallCycles 43559221.258508995
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 301785.821578
system.switch_cpus.iew.blockCycles 1315539.068399
system.switch_cpus.iew.unblockCycles 782203.798452
system.switch_cpus.iew.dispatchedInsts 107068813.28694198
system.switch_cpus.iew.dispSquashedInsts 152649.282065
system.switch_cpus.iew.dispLoadInsts 20168455.802416995
system.switch_cpus.iew.dispStoreInsts 7166250.1632860005
system.switch_cpus.iew.dispNonSpecInsts 2.078104
system.switch_cpus.iew.iqFullEvents 5452.878993
system.switch_cpus.iew.lsqFullEvents 762189.9854929999
system.switch_cpus.iew.predictedTakenIncorrect 102641.11635800001
system.switch_cpus.iew.predictedNotTakenIncorrect 206642.37508499998
system.switch_cpus.iew.branchMispredicts 309283.4914429999
system.switch_cpus.iew.instsToCommit 106293074.54998097
system.switch_cpus.iew.writebackCount 106249278.41089
system.switch_cpus.iew.producerInst 39413144.997925006
system.switch_cpus.iew.consumerInst 55829164.48384299
system.switch_cpus.iew.wbRate 0.989016805009
system.switch_cpus.iew.wbFanout 0.7076724068420001
system.switch_cpus.lsq0.forwLoads 48262.662528
system.switch_cpus.lsq0.squashedLoads 474317.5220550001
system.switch_cpus.lsq0.ignoredResponses 1522.5116850000002
system.switch_cpus.lsq0.memOrderViolation 1453.877975
system.switch_cpus.lsq0.squashedStores 88596.123428
system.switch_cpus.lsq0.rescheduledLoads 27539.241480999994
system.switch_cpus.lsq0.blockedByCache 62445.968353
system.switch_cpus.lsq0.loadToUse::samples 19688059.451478
system.switch_cpus.lsq0.loadToUse::mean 5.030495355546002
system.switch_cpus.lsq0.loadToUse::stdev 17.833482974558997
system.switch_cpus.lsq0.loadToUse::0-9 19077123.756601997
system.switch_cpus.lsq0.loadToUse::10-19 50537.33543200001
system.switch_cpus.lsq0.loadToUse::20-29 395877.64138800005
system.switch_cpus.lsq0.loadToUse::30-39 47916.88519400001
system.switch_cpus.lsq0.loadToUse::40-49 8445.0055
system.switch_cpus.lsq0.loadToUse::50-59 3849.715447
system.switch_cpus.lsq0.loadToUse::60-69 3198.1938110000006
system.switch_cpus.lsq0.loadToUse::70-79 1179.5163960000002
system.switch_cpus.lsq0.loadToUse::80-89 960.8998100000002
system.switch_cpus.lsq0.loadToUse::90-99 1202.2973169999998
system.switch_cpus.lsq0.loadToUse::100-109 1753.8772099999999
system.switch_cpus.lsq0.loadToUse::110-119 3671.929344
system.switch_cpus.lsq0.loadToUse::120-129 6550.701529
system.switch_cpus.lsq0.loadToUse::130-139 4016.6986529999995
system.switch_cpus.lsq0.loadToUse::140-149 26502.342122000002
system.switch_cpus.lsq0.loadToUse::150-159 4513.5942159999995
system.switch_cpus.lsq0.loadToUse::160-169 3195.8567689999995
system.switch_cpus.lsq0.loadToUse::170-179 11130.692097
system.switch_cpus.lsq0.loadToUse::180-189 3838.7218080000002
system.switch_cpus.lsq0.loadToUse::190-199 1924.6543829999998
system.switch_cpus.lsq0.loadToUse::200-209 3159.840694
system.switch_cpus.lsq0.loadToUse::210-219 1279.1925149999997
system.switch_cpus.lsq0.loadToUse::220-229 742.154448
system.switch_cpus.lsq0.loadToUse::230-239 497.76895599999995
system.switch_cpus.lsq0.loadToUse::240-249 470.95455699999997
system.switch_cpus.lsq0.loadToUse::250-259 644.836857
system.switch_cpus.lsq0.loadToUse::260-269 645.434517
system.switch_cpus.lsq0.loadToUse::270-279 674.9106749999997
system.switch_cpus.lsq0.loadToUse::280-289 1013.250785
system.switch_cpus.lsq0.loadToUse::290-299 1102.211323
system.switch_cpus.lsq0.loadToUse::overflows 20438.696749000002
system.switch_cpus.lsq0.loadToUse::min_value 1.029364
system.switch_cpus.lsq0.loadToUse::max_value 1550.2158640000002
system.switch_cpus.lsq0.loadToUse::total 19688059.451478
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53905960079.1045
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53905960079.1045
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53905960079.1045
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53905960079.1045
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 53905960079.1045
system.switch_cpus.rename.squashCycles 301785.821578
system.switch_cpus.rename.idleCycles 42222339.198175006
system.switch_cpus.rename.blockCycles 6603585.953364
system.switch_cpus.rename.serializeStallCycles 53267.416119
system.switch_cpus.rename.runCycles 50651011.781693995
system.switch_cpus.rename.unblockCycles 4825912.064851999
system.switch_cpus.rename.renamedInsts 107711770.06105499
system.switch_cpus.rename.ROBFullEvents 219542.22509999998
system.switch_cpus.rename.IQFullEvents 1692559.293189
system.switch_cpus.rename.LQFullEvents 465562.1737299999
system.switch_cpus.rename.SQFullEvents 1552892.2548519997
system.switch_cpus.rename.fullRegistersEvents 535309.5972449998
system.switch_cpus.rename.renamedOperands 114705955.14905101
system.switch_cpus.rename.lookups 262616543.275939
system.switch_cpus.rename.intLookups 108874706.140616
system.switch_cpus.rename.vecLookups 54725995.059634015
system.switch_cpus.rename.committedMaps 112185653.79871099
system.switch_cpus.rename.undoneMaps 2520296.697827
system.switch_cpus.rename.serializing 276.30330699999996
system.switch_cpus.rename.tempSerializing 1.099717
system.switch_cpus.rename.skidInsts 3277623.3250069995
system.switch_cpus.rob.reads 190839706.54346496
system.switch_cpus.rob.writes 214797423.09187302
system.switch_cpus.rob.squashedLoads 481922.48294699995
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 89773.47676399998
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999998.96146002
system.switch_cpus.thread_0.numOps 105417308.16197802
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1179897.5019039998
system.tol2bus.transDist::WritebackDirty 187345.068844
system.tol2bus.transDist::WritebackClean 747385.8995930001
system.tol2bus.transDist::CleanEvict 406673.798417
system.tol2bus.transDist::ReadExReq 111276.45652899999
system.tol2bus.transDist::ReadExResp 111276.485689
system.tol2bus.transDist::ReadCleanReq 747414.3245529999
system.tol2bus.transDist::ReadSharedReq 432483.16634
system.tol2bus.pktCount::total 3874589.7975439997
system.tol2bus.pktSize::total 141564858.66636798
system.tol2bus.snoops 49893.778263
system.tol2bus.snoopTraffic 893058.519552
system.tol2bus.snoopFanout::samples 1341433.162654
system.tol2bus.snoopFanout::mean 0.000133329165
system.tol2bus.snoopFanout::stdev 0.007206443266999999
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1341269.5323560003
system.tol2bus.snoopFanout::1 163.630298
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9692089999999999
system.tol2bus.snoopFanout::total 1341433.162654
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 53905960079.1045
system.tol2bus.reqLayer0.occupancy 2212302115.56
system.tol2bus.reqLayer0.utilization 0.012133
system.tol2bus.respLayer0.occupancy 1122230174.1992228
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 815914096.8500183
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2583050.3729820005
system.tol2bus.snoop_filter.hitSingleRequests 1291510.988591
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 163.630298
system.tol2bus.snoop_filter.hitSingleSnoops 163.630298
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999999999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 13954.039368
system.l2.writebacks::total 13954.039368
system.l2.tags.occupancies::writebacks 90.46699495469501
system.l2.tags.avgOccs::writebacks 0.0027606858639999997
system.l2.tags.ageTaskId_1024::4 22329.460249
system.mem_ctrls.avgPriority_writebacks::samples 13954.039368
system.mem_ctrls.rdPerTurnAround::samples 836.9117420000001
system.mem_ctrls.rdPerTurnAround::mean 288.14446649245997
system.mem_ctrls.rdPerTurnAround::gmean 114.702649135388
system.mem_ctrls.rdPerTurnAround::stdev 1625.278560187635
system.mem_ctrls.rdPerTurnAround::0-1023 833.152369
system.mem_ctrls.rdPerTurnAround::1024-2047 2.1343750000000004
system.mem_ctrls.rdPerTurnAround::2048-3071 0.5725929999999999
system.mem_ctrls.rdPerTurnAround::27648-28671 0.236746
system.mem_ctrls.rdPerTurnAround::total 836.9117420000001
system.mem_ctrls.wrPerTurnAround::samples 836.9117420000001
system.mem_ctrls.wrPerTurnAround::mean 16.472157887123
system.mem_ctrls.wrPerTurnAround::gmean 16.441642110284
system.mem_ctrls.wrPerTurnAround::stdev 1.0267106319739998
system.mem_ctrls.wrPerTurnAround::16 640.2316229999999
system.mem_ctrls.wrPerTurnAround::18 104.42767799999999
system.mem_ctrls.wrPerTurnAround::19 36.754552000000004
system.mem_ctrls.wrPerTurnAround::total 836.9117420000001
system.mem_ctrls.requestorWriteBytes::writebacks 891494.6707199999
system.mem_ctrls.requestorWriteRate::writebacks 15579525.334826402
system.mem_ctrls.requestorWriteAccesses::writebacks 13954.039368
system.mem_ctrls.requestorWriteTotalLat::writebacks 989555747329.3065
system.mem_ctrls.requestorWriteAvgLat::writebacks 314570615.64991724
system.mem_ctrls.dram.bytesWritten::writebacks 893058.519552
system.mem_ctrls.dram.bytesWritten::total 893058.519552
system.mem_ctrls.dram.numWrites::writebacks 13954.039368
system.mem_ctrls.dram.numWrites::total 13954.039368
system.mem_ctrls.dram.bwWrite::writebacks 15608688.469819998
system.mem_ctrls.dram.bwWrite::total 15608688.469819998
system.mem_ctrls.dram.bwTotal::writebacks 15608688.469819998
system.membus.transDist::WritebackDirty 13954.039368
system.membus.transDist::CleanEvict 35776.211369
system.switch_cpus.executeStats0.numVecPredRegReads 113834.330725
system.switch_cpus.executeStats0.numVecPredRegWrites 37960.617243999994
system.switch_cpus.fetch.miscStallCycles 5.463086
system.switch_cpus.fetch.pendingTrapStallCycles 41.307523
system.switch_cpus.rename.vecPredLookups 76303.275483
system.l2.InvalidateReq.hits::switch_cpus.data 45.27668799999999
system.l2.InvalidateReq.hits::total 45.27668799999999
system.l2.InvalidateReq.accesses::switch_cpus.data 365.436969
system.l2.InvalidateReq.accesses::total 365.436969
system.mem_ctrls.rdPerTurnAround::23552-24575 0.25468999999999997
system.mem_ctrls.wrPerTurnAround::21 8.305483
system.tol2bus.transDist::InvalidateReq 365.436969
system.tol2bus.transDist::InvalidateResp 365.436969
system.l2.InvalidateReq.misses::switch_cpus.data 321.050981
system.l2.InvalidateReq.misses::total 321.050981
system.l2.InvalidateReq.missRate::switch_cpus.data 0.323496832139
system.l2.InvalidateReq.missRate::total 0.323496832139
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 321.050981
system.l2.InvalidateReq.mshrMisses::total 321.050981
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 6122972.618999999
system.l2.InvalidateReq.mshrMissLatency::total 6122972.618999999
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.323496832139
system.l2.InvalidateReq.mshrMissRate::total 0.323496832139
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 10612.477491041796
system.l2.InvalidateReq.avgMshrMissLatency::total 10612.477491041796
system.l2.UpgradeReq.hits::switch_cpus.data 0.328712
system.l2.UpgradeReq.hits::total 0.328712
system.l2.UpgradeReq.accesses::switch_cpus.data 0.328712
system.l2.UpgradeReq.accesses::total 0.328712
system.membus.transDist::InvalidateReq 321.050981
system.switch_cpus.nonSpecInstsAdded 2.594416
system.switch_cpus.squashedNonSpecRemoved 1.4946989999999998
system.tol2bus.transDist::UpgradeReq 0.328712
system.tol2bus.transDist::UpgradeResp 0.328712
system.mem_ctrls.wrPerTurnAround::20 43.33371299999999
system.mem_ctrls.wrPerTurnAround::17 3.6886279999999996
system.switch_cpus.commit.commitNonSpecStalls 1.099717
system.mem_ctrls.rdPerTurnAround::17408-18431 0.125816
system.l2.CleanEvict.mshrMisses::writebacks 0.102772
system.l2.CleanEvict.mshrMisses::total 0.102772
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::3072-4095 0.022022
system.mem_ctrls.rdPerTurnAround::26624-27647 0.08890700000000001
system.mem_ctrls.wrPerTurnAround::22 0.011011
system.mem_ctrls.rdPerTurnAround::25600-26623 0.146207
system.mem_ctrls.rdPerTurnAround::24576-25599 0.02916
system.mem_ctrls.wrPerTurnAround::23 0.050366999999999995
system.mem_ctrls.wrPerTurnAround::24 0.050366999999999995
system.mem_ctrls.wrPerTurnAround::25 0.05832
system.mem_ctrls.rdPerTurnAround::4096-5119 0.035889
system.mem_ctrls.rdPerTurnAround::21504-22527 0.057095999999999994
system.switch_cpus.fetch.icacheWaitRetryStallCycles 0.789558
system.mem_ctrls.rdPerTurnAround::22528-23551 0.025285
system.mem_ctrls.rdPerTurnAround::30720-31743 0.030587
CPI 1.0781192131376789

Per-Address PND Load Violations:
