{
	"cts__timing__setup__tns__pre_repair": -4.48907,
	"cts__timing__setup__ws__pre_repair": -4.48907,
	"cts__clock__skew__setup__pre_repair": 0.118311,
	"cts__clock__skew__hold__pre_repair": 0.118311,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.122379,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0755639,
	"cts__timing__drv__max_cap__pre_repair": 10,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 1,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.109892,
	"cts__power__switching__total__pre_repair": 0.0295262,
	"cts__power__leakage__total__pre_repair": 0.0208475,
	"cts__power__total__pre_repair": 0.160266,
	"cts__design__io__pre_repair": 1453,
	"cts__design__die__area__pre_repair": 1.21e+06,
	"cts__design__core__area__pre_repair": 1.1655e+06,
	"cts__design__instance__count__pre_repair": 148663,
	"cts__design__instance__area__pre_repair": 568975,
	"cts__design__instance__count__stdcell__pre_repair": 148637,
	"cts__design__instance__area__stdcell__pre_repair": 236032,
	"cts__design__instance__count__macros__pre_repair": 26,
	"cts__design__instance__area__macros__pre_repair": 332943,
	"cts__design__instance__utilization__pre_repair": 0.488179,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.283501,
	"cts__timing__setup__tns__post_repair": -4.48907,
	"cts__timing__setup__ws__post_repair": -4.48907,
	"cts__clock__skew__setup__post_repair": 0.118311,
	"cts__clock__skew__hold__post_repair": 0.118311,
	"cts__timing__drv__max_slew_limit__post_repair": 0.122379,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0755639,
	"cts__timing__drv__max_cap__post_repair": 10,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.109899,
	"cts__power__switching__total__post_repair": 0.0295438,
	"cts__power__leakage__total__post_repair": 0.0208477,
	"cts__power__total__post_repair": 0.160291,
	"cts__design__io__post_repair": 1453,
	"cts__design__die__area__post_repair": 1.21e+06,
	"cts__design__core__area__post_repair": 1.1655e+06,
	"cts__design__instance__count__post_repair": 148664,
	"cts__design__instance__area__post_repair": 568978,
	"cts__design__instance__count__stdcell__post_repair": 148638,
	"cts__design__instance__area__stdcell__post_repair": 236035,
	"cts__design__instance__count__macros__post_repair": 26,
	"cts__design__instance__area__macros__post_repair": 332943,
	"cts__design__instance__utilization__post_repair": 0.488182,
	"cts__design__instance__utilization__stdcell__post_repair": 0.283505,
	"cts__design__instance__displacement__total": 4208.15,
	"cts__design__instance__displacement__mean": 0.028,
	"cts__design__instance__displacement__max": 42.7755,
	"cts__route__wirelength__estimated": 3.57167e+06,
	"cts__design__instance__count__setup_buffer": 12,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 402.853,
	"cts__design__instance__displacement__mean": 0.0025,
	"cts__design__instance__displacement__max": 2.92,
	"cts__route__wirelength__estimated": 3.57448e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -2.86017,
	"cts__timing__setup__ws": -2.86017,
	"cts__clock__skew__setup": 0.118756,
	"cts__clock__skew__hold": 0.118756,
	"cts__timing__drv__max_slew_limit": 0.14152,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.0738616,
	"cts__timing__drv__max_cap": 10,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 1,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.109896,
	"cts__power__switching__total": 0.0295965,
	"cts__power__leakage__total": 0.0208805,
	"cts__power__total": 0.160373,
	"cts__design__io": 1453,
	"cts__design__die__area": 1.21e+06,
	"cts__design__core__area": 1.1655e+06,
	"cts__design__instance__count": 148676,
	"cts__design__instance__area": 569575,
	"cts__design__instance__count__stdcell": 148650,
	"cts__design__instance__area__stdcell": 236632,
	"cts__design__instance__count__macros": 26,
	"cts__design__instance__area__macros": 332943,
	"cts__design__instance__utilization": 0.488695,
	"cts__design__instance__utilization__stdcell": 0.284222
}