// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CMD
// 0x10 ~
// 0x1f : Memory 'rcCmdIn_V' (6 * 16b)
//        Word n : bit [15: 0] - rcCmdIn_V[2n]
//                 bit [31:16] - rcCmdIn_V[2n+1]
// 0x20 ~
// 0x2f : Memory 'obj_avd_cmd_V' (5 * 16b)
//        Word n : bit [15: 0] - obj_avd_cmd_V[2n]
//                 bit [31:16] - obj_avd_cmd_V[2n+1]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XFLIGHTMAIN_CMD_ADDR_RCCMDIN_V_BASE     0x10
#define XFLIGHTMAIN_CMD_ADDR_RCCMDIN_V_HIGH     0x1f
#define XFLIGHTMAIN_CMD_WIDTH_RCCMDIN_V         16
#define XFLIGHTMAIN_CMD_DEPTH_RCCMDIN_V         6
#define XFLIGHTMAIN_CMD_ADDR_OBJ_AVD_CMD_V_BASE 0x20
#define XFLIGHTMAIN_CMD_ADDR_OBJ_AVD_CMD_V_HIGH 0x2f
#define XFLIGHTMAIN_CMD_WIDTH_OBJ_AVD_CMD_V     16
#define XFLIGHTMAIN_CMD_DEPTH_OBJ_AVD_CMD_V     5

// CTRL
// 0x0 : Control signals
//       bit 0  - ap_start (Read/Write/COH)
//       bit 1  - ap_done (Read/COR)
//       bit 2  - ap_idle (Read)
//       bit 3  - ap_ready (Read)
//       bit 7  - auto_restart (Read/Write)
//       others - reserved
// 0x4 : Global Interrupt Enable Register
//       bit 0  - Global Interrupt Enable (Read/Write)
//       others - reserved
// 0x8 : IP Interrupt Enable Register (Read/Write)
//       bit 0  - Channel 0 (ap_done)
//       bit 1  - Channel 1 (ap_ready)
//       others - reserved
// 0xc : IP Interrupt Status Register (Read/TOW)
//       bit 0  - Channel 0 (ap_done)
//       bit 1  - Channel 1 (ap_ready)
//       others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XFLIGHTMAIN_CTRL_ADDR_AP_CTRL 0x0
#define XFLIGHTMAIN_CTRL_ADDR_GIE     0x4
#define XFLIGHTMAIN_CTRL_ADDR_IER     0x8
#define XFLIGHTMAIN_CTRL_ADDR_ISR     0xc

// TEST
// 0x4000 ~
// 0x7fff : Memory 'test' (4096 * 32b)
//          Word n : bit [31:0] - test[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XFLIGHTMAIN_TEST_ADDR_TEST_BASE 0x4000
#define XFLIGHTMAIN_TEST_ADDR_TEST_HIGH 0x7fff
#define XFLIGHTMAIN_TEST_WIDTH_TEST     32
#define XFLIGHTMAIN_TEST_DEPTH_TEST     4096

