
---------- Begin Simulation Statistics ----------
final_tick                               160867885000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185513                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720644                       # Number of bytes of host memory used
host_op_rate                                   185883                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   539.05                       # Real time elapsed on the host
host_tick_rate                              298430298                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160868                       # Number of seconds simulated
sim_ticks                                160867885000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563806                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104291                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113510                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635689                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390212                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66042                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.608679                       # CPI: cycles per instruction
system.cpu.discardedOps                        196808                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628966                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485684                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033926                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        28262547                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.621628                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        160867885                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132605338                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229958                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          219                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       709197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          325                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1419138                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            325                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38019                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72985                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33696                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85258                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85258                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38019                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25121536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25121536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123277                       # Request fanout histogram
system.membus.respLayer1.occupancy         1152775250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           813838000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       731359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          291                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           84550                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289365                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           527                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       420051                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2127736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2129081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       104704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    175077120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              175181824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          107005                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9342080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           816948                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000668                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025844                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 816402     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    546      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             816948                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4053798000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3547081998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2635000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  110                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               586554                       # number of demand (read+write) hits
system.l2.demand_hits::total                   586664                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 110                       # number of overall hits
system.l2.overall_hits::.cpu.data              586554                       # number of overall hits
system.l2.overall_hits::total                  586664                       # number of overall hits
system.l2.demand_misses::.cpu.inst                417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122862                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123279                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               417                       # number of overall misses
system.l2.overall_misses::.cpu.data            122862                       # number of overall misses
system.l2.overall_misses::total                123279                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44552000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13531831000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13576383000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44552000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13531831000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13576383000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           709416                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709943                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          709416                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709943                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.791271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173188                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173646                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.791271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173188                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173646                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106839.328537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110138.456154                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110127.296620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106839.328537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110138.456154                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110127.296620                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72985                       # number of writebacks
system.l2.writebacks::total                     72985                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123277                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123277                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36212000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11074447000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11110659000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36212000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11074447000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11110659000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.791271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173644                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.791271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173644                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86839.328537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90138.751424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90127.590710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86839.328537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90138.751424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90127.590710                       # average overall mshr miss latency
system.l2.replacements                         107005                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       658374                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           658374                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       658374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       658374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          283                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              283                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          283                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            204107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                204107                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85258                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9518262000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9518262000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.294638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111640.690610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111640.690610                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7813102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7813102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.294638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91640.690610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91640.690610                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44552000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44552000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.791271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.791271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106839.328537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106839.328537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36212000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36212000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.791271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.791271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86839.328537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86839.328537                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        382447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            382447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4013569000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4013569000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       420051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        420051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106732.501862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106732.501862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3261345000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3261345000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089518                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089518                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86733.285464                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86733.285464                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16084.438304                       # Cycle average of tags in use
system.l2.tags.total_refs                     1418916                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123389                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.499534                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.875771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        44.986054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16000.576479                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981716                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10544                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11474741                       # Number of tag accesses
system.l2.tags.data_accesses                 11474741                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15726080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15779456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9342080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9342080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72985                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72985                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            331800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          97757735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              98089535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       331800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           331800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       58072996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58072996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       58072996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           331800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         97757735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            156162531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005842109000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8720                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8720                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              473291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137398                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72985                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246554                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9334                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4303221250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1232585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8925415000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17456.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36206.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   200537                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116174                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246554                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145970                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  107054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  116210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        75750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.583366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.510049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.055694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3560      4.70%      4.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46517     61.41%     66.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5537      7.31%     73.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2968      3.92%     77.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1108      1.46%     78.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1160      1.53%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          771      1.02%     81.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          776      1.02%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13353     17.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        75750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.268922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.535012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.264047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8696     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           21      0.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8720                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.736812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.701813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.118764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5691     65.26%     65.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              193      2.21%     67.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2604     29.86%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      0.75%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              107      1.23%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.14%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.47%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8720                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15777088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9340480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15779456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9342080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        98.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        58.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     98.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     58.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  160866707000                       # Total gap between requests
system.mem_ctrls.avgGap                     819652.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15723712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9340480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 331800.222275564854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 97743014.399673372507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 58063049.688258163631                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145970                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27474000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8897941000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3747499908000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32942.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36211.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25673082.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            271262880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            144175845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           883225140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          381508920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12698462400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25514875230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      40287057120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        80180567535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.424950                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 104455871250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5371600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51040413750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            269599260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143295405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           876906240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          380323980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12698462400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25289721810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      40476660000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80134969095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.141497                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 104951970250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5371600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50544314750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    160867885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8692779                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8692779                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8692779                       # number of overall hits
system.cpu.icache.overall_hits::total         8692779                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          527                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            527                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          527                       # number of overall misses
system.cpu.icache.overall_misses::total           527                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49649000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49649000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49649000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49649000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8693306                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8693306                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8693306                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8693306                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94210.626186                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94210.626186                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94210.626186                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94210.626186                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          291                       # number of writebacks
system.cpu.icache.writebacks::total               291                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          527                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          527                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          527                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          527                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48595000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48595000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92210.626186                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92210.626186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92210.626186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92210.626186                       # average overall mshr miss latency
system.cpu.icache.replacements                    291                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8692779                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8692779                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          527                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           527                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8693306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8693306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94210.626186                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94210.626186                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48595000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48595000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92210.626186                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92210.626186                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.698131                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8693306                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               527                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16495.836812                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.698131                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.803508                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.803508                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17387139                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17387139                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51400745                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51400745                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51401339                       # number of overall hits
system.cpu.dcache.overall_hits::total        51401339                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737413                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737413                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745238                       # number of overall misses
system.cpu.dcache.overall_misses::total        745238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31929203000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31929203000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31929203000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31929203000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52138158                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52138158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52146577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52146577                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014143                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014291                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014291                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43298.942384                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43298.942384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42844.303431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42844.303431                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       658374                       # number of writebacks
system.cpu.dcache.writebacks::total            658374                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31955                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31955                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31955                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31955                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       709416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       709416                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27645668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27645668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28058709000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28058709000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013531                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013531                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013604                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013604                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39188.255006                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39188.255006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39551.841233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39551.841233                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708904                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40741277                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40741277                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418710                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418710                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13925857000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13925857000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41159987                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41159987                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33258.954885                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33258.954885                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       416093                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       416093                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12965454000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12965454000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31159.990675                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31159.990675                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10659468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10659468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       318703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       318703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18003346000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18003346000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56489.414910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56489.414910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29338                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29338                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14680214000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14680214000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50732.514299                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50732.514299                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          594                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           594                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7825                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7825                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929445                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929445                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3958                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3958                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    413041000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    413041000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.470127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.470127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104355.987873                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104355.987873                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.675365                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52110831                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            709416                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.455957                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.675365                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105002722                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105002722                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160867885000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
