{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589578535251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589578535256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 14:35:35 2020 " "Processing started: Fri May 15 14:35:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589578535256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589578535256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Lab_4 -c ECE_272_Lab_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Lab_4 -c ECE_272_Lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589578535257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589578535579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589578535579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/desktop/quartus prime projects/output_files/ece_272_lab_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacob/desktop/quartus prime projects/output_files/ece_272_lab_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ECE_272_Lab_2 " "Found entity 1: ECE_272_Lab_2" {  } { { "../output_files/ECE_272_Lab_2.bdf" "" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/output_files/ECE_272_Lab_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589578541885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589578541885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/desktop/quartus prime projects/output_files/ece_272_lab_2_half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacob/desktop/quartus prime projects/output_files/ece_272_lab_2_half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ECE_272_Lab_2_Half_Adder " "Found entity 1: ECE_272_Lab_2_Half_Adder" {  } { { "../output_files/ECE_272_Lab_2_Half_Adder.bdf" "" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/output_files/ECE_272_Lab_2_Half_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589578541886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589578541886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/desktop/quartus prime projects/output_files/ece_272_lab_2_full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacob/desktop/quartus prime projects/output_files/ece_272_lab_2_full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ECE_272_Lab_2_Full_Adder " "Found entity 1: ECE_272_Lab_2_Full_Adder" {  } { { "../output_files/ECE_272_Lab_2_Full_Adder.bdf" "" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/output_files/ECE_272_Lab_2_Full_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589578541888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589578541888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece_272_lab_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ece_272_lab_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ECE_272_Lab_4 " "Found entity 1: ECE_272_Lab_4" {  } { { "ECE_272_Lab_4.bdf" "" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589578541889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589578541889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.bdf" "" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589578541890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589578541890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.bdf" "" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589578541891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589578541891 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Frequency Divider.bdf " "Can't analyze file -- file Frequency Divider.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589578541893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Divider " "Found entity 1: Frequency_Divider" {  } { { "Frequency_Divider.bdf" "" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/Frequency_Divider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589578541894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589578541894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/test_clk_div.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/test_clk_div.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_CLK_DIV " "Found entity 1: Test_CLK_DIV" {  } { { "output_files/Test_CLK_DIV.bdf" "" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/output_files/Test_CLK_DIV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589578541894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589578541894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE_272_Lab_4 " "Elaborating entity \"ECE_272_Lab_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589578541926 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst30 " "Block or symbol \"NAND2\" of instance \"inst30\" overlaps another block or symbol" {  } { { "ECE_272_Lab_4.bdf" "" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.bdf" { { 368 544 608 416 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1589578541927 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ece_272_lab_3.bdf 1 1 " "Using design file ece_272_lab_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ECE_272_Lab_3 " "Found entity 1: ECE_272_Lab_3" {  } { { "ece_272_lab_3.bdf" "" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ece_272_lab_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589578541940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589578541940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE_272_Lab_3 ECE_272_Lab_3:inst10 " "Elaborating entity \"ECE_272_Lab_3\" for hierarchy \"ECE_272_Lab_3:inst10\"" {  } { { "ECE_272_Lab_4.bdf" "inst10" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.bdf" { { 488 936 1032 648 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589578541940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:inst " "Elaborating entity \"Adder\" for hierarchy \"Adder:inst\"" {  } { { "ECE_272_Lab_4.bdf" "inst" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.bdf" { { 248 792 888 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589578541941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE_272_Lab_2_Full_Adder Adder:inst\|ECE_272_Lab_2_Full_Adder:inst " "Elaborating entity \"ECE_272_Lab_2_Full_Adder\" for hierarchy \"Adder:inst\|ECE_272_Lab_2_Full_Adder:inst\"" {  } { { "Adder.bdf" "inst" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/Adder.bdf" { { 432 528 624 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589578541942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE_272_Lab_2_Half_Adder Adder:inst\|ECE_272_Lab_2_Full_Adder:inst\|ECE_272_Lab_2_Half_Adder:inst " "Elaborating entity \"ECE_272_Lab_2_Half_Adder\" for hierarchy \"Adder:inst\|ECE_272_Lab_2_Full_Adder:inst\|ECE_272_Lab_2_Half_Adder:inst\"" {  } { { "../output_files/ECE_272_Lab_2_Full_Adder.bdf" "inst" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/output_files/ECE_272_Lab_2_Full_Adder.bdf" { { 184 448 544 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589578541943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:inst21 " "Elaborating entity \"Register\" for hierarchy \"Register:inst21\"" {  } { { "ECE_272_Lab_4.bdf" "inst21" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.bdf" { { 280 664 760 440 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589578541948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Divider Frequency_Divider:inst3 " "Elaborating entity \"Frequency_Divider\" for hierarchy \"Frequency_Divider:inst3\"" {  } { { "ECE_272_Lab_4.bdf" "inst3" { Schematic "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.bdf" { { 280 520 640 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589578541949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589578542575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589578543039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589578543039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589578543098 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589578543098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589578543098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589578543098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589578543129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 14:35:43 2020 " "Processing ended: Fri May 15 14:35:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589578543129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589578543129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589578543129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589578543129 ""}
