module top
#(parameter param150 = ({{(((8'h9d) != (8'hb8)) ? ((8'haa) && (8'hab)) : ((8'ha3) & (8'hb3))), ((!(8'hb8)) != {(8'h9e), (8'hbd)})}} == ({({(8'hb8), (8'hb8)} <<< (8'ha7))} ? (((~(8'hab)) ? ((8'hb1) == (8'hb1)) : (8'hb1)) ? (&(|(8'hb6))) : {{(8'ha1)}, ((8'ha3) ? (7'h44) : (8'ha6))}) : ((~&(8'ha3)) ~^ ((~(8'ha4)) ~^ ((8'hb9) ? (8'ha5) : (8'ha2)))))), 
parameter param151 = (~&(|(^{(param150 ? param150 : param150)}))))
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h2ee):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire0;
  input wire signed [(3'h5):(1'h0)] wire1;
  input wire signed [(2'h2):(1'h0)] wire2;
  input wire [(5'h14):(1'h0)] wire3;
  input wire signed [(4'hf):(1'h0)] wire4;
  wire [(5'h15):(1'h0)] wire38;
  wire signed [(3'h4):(1'h0)] wire39;
  wire [(4'hd):(1'h0)] wire44;
  wire signed [(5'h13):(1'h0)] wire51;
  wire [(5'h15):(1'h0)] wire52;
  wire [(5'h11):(1'h0)] wire53;
  wire signed [(4'hd):(1'h0)] wire54;
  wire [(2'h3):(1'h0)] wire55;
  wire [(5'h15):(1'h0)] wire56;
  wire signed [(3'h6):(1'h0)] wire57;
  wire signed [(3'h5):(1'h0)] wire58;
  wire signed [(4'ha):(1'h0)] wire59;
  wire [(2'h2):(1'h0)] wire97;
  wire [(5'h13):(1'h0)] wire148;
  reg signed [(4'hf):(1'h0)] reg5 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg6 = (1'h0);
  reg [(3'h5):(1'h0)] reg7 = (1'h0);
  reg [(3'h6):(1'h0)] reg8 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg9 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg10 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg11 = (1'h0);
  reg [(4'ha):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg13 = (1'h0);
  reg [(4'he):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg16 = (1'h0);
  reg [(4'hb):(1'h0)] reg17 = (1'h0);
  reg signed [(4'he):(1'h0)] reg18 = (1'h0);
  reg [(4'h8):(1'h0)] reg19 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg20 = (1'h0);
  reg [(5'h10):(1'h0)] reg21 = (1'h0);
  reg [(5'h15):(1'h0)] reg22 = (1'h0);
  reg [(5'h15):(1'h0)] reg23 = (1'h0);
  reg [(5'h13):(1'h0)] reg24 = (1'h0);
  reg [(3'h5):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg27 = (1'h0);
  reg [(4'hc):(1'h0)] reg28 = (1'h0);
  reg signed [(4'he):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg30 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg31 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg32 = (1'h0);
  reg [(5'h14):(1'h0)] reg33 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg34 = (1'h0);
  reg signed [(4'he):(1'h0)] reg35 = (1'h0);
  reg [(4'hb):(1'h0)] reg36 = (1'h0);
  reg [(5'h14):(1'h0)] reg37 = (1'h0);
  reg [(4'he):(1'h0)] reg40 = (1'h0);
  reg [(5'h11):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg42 = (1'h0);
  reg [(5'h12):(1'h0)] reg43 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg45 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg46 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg47 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg48 = (1'h0);
  reg [(4'hc):(1'h0)] reg49 = (1'h0);
  reg [(3'h6):(1'h0)] reg50 = (1'h0);
  assign y = {wire38,
                 wire39,
                 wire44,
                 wire51,
                 wire52,
                 wire53,
                 wire54,
                 wire55,
                 wire56,
                 wire57,
                 wire58,
                 wire59,
                 wire97,
                 wire148,
                 reg5,
                 reg6,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg36,
                 reg37,
                 reg40,
                 reg41,
                 reg42,
                 reg43,
                 reg45,
                 reg46,
                 reg47,
                 reg48,
                 reg49,
                 reg50,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg5 <= wire0[(2'h3):(2'h2)];
      if ((!wire0))
        begin
          reg6 <= wire3;
          if (wire0[(3'h7):(3'h6)])
            begin
              reg7 <= $signed($signed(($signed((wire2 ? wire0 : wire3)) ?
                  wire2[(2'h2):(1'h0)] : wire0[(3'h7):(1'h1)])));
            end
          else
            begin
              reg7 <= ($unsigned($unsigned(((reg7 ? reg6 : reg5) ?
                  (reg6 ?
                      reg5 : wire0) : reg7))) | ($unsigned(reg5) >= ($signed({wire3,
                      wire1}) ?
                  wire4[(4'h8):(3'h6)] : reg5)));
              reg8 <= (7'h43);
              reg9 <= (~^reg7[(1'h0):(1'h0)]);
              reg10 <= (|$signed(((|{reg5, reg9}) ?
                  reg9[(2'h3):(1'h0)] : wire2)));
              reg11 <= (wire1[(1'h0):(1'h0)] ?
                  (((((8'hbf) ? (8'hac) : wire4) < (wire0 ?
                          reg8 : reg10)) >= $signed(wire3)) ?
                      $unsigned($unsigned(wire4[(1'h0):(1'h0)])) : (reg9 && ((wire0 <= reg10) ?
                          (+wire2) : {reg5, reg10}))) : reg5);
            end
          if ($signed((wire2[(1'h0):(1'h0)] ?
              ($signed(reg5) * $unsigned($signed(reg5))) : reg5[(4'hc):(1'h0)])))
            begin
              reg12 <= ((+($signed(wire3[(4'he):(2'h3)]) == $unsigned(((8'hb8) >>> wire4)))) ?
                  ($signed(((wire2 - reg11) ?
                      $signed(wire0) : $signed((7'h40)))) - ($unsigned(reg9[(1'h0):(1'h0)]) ?
                      wire1 : reg6[(3'h6):(2'h3)])) : (!(wire2[(2'h2):(1'h0)] >> ((reg10 ?
                      reg11 : reg10) + $unsigned(wire1)))));
              reg13 <= (((((wire3 != reg12) ^~ reg10) ?
                      ({(8'hba)} && (~^wire0)) : $signed(((8'ha0) >>> reg7))) ?
                  (($signed((8'hbb)) || {wire0, (8'h9d)}) ?
                      $signed((~&reg8)) : (^{reg11})) : reg9[(2'h3):(2'h3)]) * $signed((|wire2[(1'h0):(1'h0)])));
              reg14 <= {($unsigned((&(wire2 ^~ reg13))) != $signed($unsigned({wire3,
                      (8'h9e)})))};
              reg15 <= reg6;
            end
          else
            begin
              reg12 <= reg9;
              reg13 <= {{reg7[(3'h4):(2'h3)]}};
              reg14 <= (($unsigned($signed(reg11)) ?
                      (reg8 >>> (+((8'hb6) ^ reg10))) : (~|{((8'ha0) << wire4),
                          $signed(reg10)})) ?
                  reg9 : $signed($unsigned(($unsigned(reg14) & (reg9 >= reg12)))));
            end
        end
      else
        begin
          reg6 <= wire0[(4'h8):(2'h3)];
          reg7 <= (reg13[(5'h11):(1'h1)] ?
              $unsigned(reg11) : $signed((($signed((8'h9e)) | $unsigned((8'ha5))) <= (+(wire2 << (8'had))))));
          reg8 <= $signed($unsigned($unsigned(((8'ha9) ?
              reg8[(1'h0):(1'h0)] : (reg14 ? reg5 : reg5)))));
        end
      if ({reg15})
        begin
          reg16 <= ((&reg8[(3'h6):(3'h4)]) || $unsigned($signed(wire4)));
          reg17 <= (|(reg9[(1'h0):(1'h0)] ?
              $unsigned($unsigned($signed((8'ha9)))) : ((|(~&reg5)) == ($signed(reg14) ?
                  wire1 : (!reg14)))));
          reg18 <= (-($unsigned((~|$signed((8'h9f)))) || $unsigned(((&reg16) | $signed(reg5)))));
        end
      else
        begin
          reg16 <= (+{$signed($unsigned($signed((7'h41))))});
          reg17 <= (^~(reg16 * wire3[(3'h5):(2'h2)]));
        end
      reg19 <= (!($signed(reg9) >= (((wire4 || reg17) <<< reg13) >> reg17[(1'h1):(1'h0)])));
    end
  always
    @(posedge clk) begin
      reg20 <= reg16[(3'h7):(2'h2)];
      reg21 <= (&$signed(reg9[(2'h3):(1'h1)]));
      reg22 <= $signed((+$unsigned((-(reg13 != reg7)))));
      reg23 <= $unsigned(reg18);
    end
  always
    @(posedge clk) begin
      if ($signed($unsigned(reg17)))
        begin
          reg24 <= $signed(wire0[(4'h9):(1'h1)]);
          reg25 <= (&{{{{reg11}, {wire1}}, {reg23[(1'h0):(1'h0)]}}});
          reg26 <= wire1;
          reg27 <= ((8'hbb) ? $unsigned(reg14) : $signed(reg22[(2'h2):(1'h1)]));
          reg28 <= wire2[(1'h1):(1'h0)];
        end
      else
        begin
          reg24 <= $unsigned($unsigned($unsigned($unsigned((reg20 ?
              reg21 : reg25)))));
          if (reg16[(4'hb):(3'h5)])
            begin
              reg25 <= (((~|$signed((reg5 | reg15))) * $unsigned((~^{wire3}))) < $unsigned(reg15[(4'h8):(1'h0)]));
              reg26 <= (((((-reg28) ? (~&reg23) : reg13) ?
                          (~&reg10) : {(reg24 ? reg27 : reg21),
                              $unsigned((8'ha2))}) ?
                      (reg25[(2'h3):(2'h2)] ?
                          $signed((~^reg23)) : reg25) : $signed(reg25)) ?
                  $signed(reg18[(2'h2):(1'h1)]) : $signed($signed((|(reg5 ?
                      reg16 : reg7)))));
              reg27 <= reg8[(1'h1):(1'h0)];
              reg28 <= (reg8[(2'h3):(1'h1)] != ($unsigned((8'ha2)) >>> reg12));
            end
          else
            begin
              reg25 <= ($unsigned(reg10[(1'h0):(1'h0)]) ?
                  reg10 : {(($signed(reg13) ?
                          $unsigned(reg26) : (reg8 ?
                              wire0 : reg10)) >>> ($unsigned(reg13) ?
                          {reg23} : reg27[(1'h1):(1'h0)]))});
            end
        end
      reg29 <= $unsigned(((8'hb4) ?
          (reg24 ~^ (+reg27)) : (+((~|reg6) ?
              $unsigned((8'ha9)) : {wire3, reg8}))));
      if ((!$signed(reg14)))
        begin
          reg30 <= reg26;
          if (reg29[(3'h6):(3'h4)])
            begin
              reg31 <= $signed(reg20);
              reg32 <= ($unsigned((wire4[(4'ha):(2'h2)] ?
                  (~&reg14) : $signed($unsigned(reg16)))) >> $unsigned((wire1 != (~^(~&wire2)))));
              reg33 <= (reg13[(3'h5):(3'h4)] ?
                  $signed(($signed(((7'h44) ? wire1 : reg32)) ?
                      reg26[(5'h11):(4'h8)] : $unsigned((reg32 >= wire0)))) : reg23);
            end
          else
            begin
              reg31 <= reg21[(4'hd):(4'hc)];
            end
          reg34 <= (($signed($signed((reg8 ~^ reg5))) ?
              {$signed((&reg17))} : {$signed(reg30[(2'h2):(2'h2)]),
                  ($signed(reg9) << (reg8 && reg16))}) < $signed((($signed(reg5) || (8'hb2)) ?
              wire4 : $unsigned(reg16[(4'hb):(3'h4)]))));
        end
      else
        begin
          reg30 <= $signed((((|((8'hb2) <<< (8'hb9))) ?
              reg8 : ((reg28 + reg18) ?
                  reg26 : reg12[(3'h5):(1'h1)])) > reg16));
          reg31 <= (!reg17);
          reg32 <= ($signed(wire2[(2'h2):(1'h1)]) ?
              reg15 : ($signed((&(8'hbd))) >> $unsigned((-reg17[(4'h8):(3'h6)]))));
          reg33 <= wire1[(1'h0):(1'h0)];
          if ((((8'hbd) || $unsigned(($signed(reg29) || reg12[(3'h4):(2'h3)]))) ?
              (((8'hb9) && reg33[(4'hb):(4'hb)]) ?
                  $unsigned($signed(reg34[(4'hb):(4'h9)])) : $unsigned((~(reg27 + wire3)))) : $unsigned((reg8 | ($signed(reg14) != reg13[(5'h12):(1'h0)])))))
            begin
              reg34 <= $unsigned(wire0);
              reg35 <= $unsigned(reg20);
              reg36 <= (|((((-reg12) + (~&reg20)) & $unsigned((reg18 ?
                      wire2 : wire1))) ?
                  {reg20[(1'h1):(1'h1)]} : (|(|reg14[(1'h1):(1'h0)]))));
              reg37 <= reg13[(2'h3):(2'h2)];
            end
          else
            begin
              reg34 <= $unsigned(({($unsigned(reg35) ?
                      reg14 : ((8'ha1) ?
                          reg37 : (8'ha3)))} == (~&(reg25 == (~&reg17)))));
            end
        end
    end
  assign wire38 = (^~((({reg31} ?
                          reg17 : reg16[(4'h9):(3'h6)]) > ($signed(reg37) ^ (reg6 + reg14))) ?
                      reg17 : $unsigned({((7'h43) ? reg32 : (8'ha2)),
                          reg9[(1'h1):(1'h0)]})));
  assign wire39 = (reg22 && $signed((|({(8'ha4), reg19} ?
                      {wire38, (8'hbf)} : $signed(reg15)))));
  always
    @(posedge clk) begin
      reg40 <= reg5[(4'h8):(3'h4)];
      reg41 <= {(reg19[(2'h3):(2'h3)] >= $signed($unsigned(reg18))),
          (^$unsigned((((8'hb9) ? wire2 : reg30) | reg19)))};
    end
  always
    @(posedge clk) begin
      reg42 <= (((~|reg24) && wire1) ^~ $signed($signed(($signed(reg28) ?
          (reg20 ? reg21 : reg11) : (reg29 ? (8'hb9) : reg26)))));
      reg43 <= (8'had);
    end
  assign wire44 = ($signed(reg37[(5'h13):(4'h9)]) ?
                      reg28[(3'h7):(3'h4)] : (~&(~reg12[(3'h4):(1'h0)])));
  always
    @(posedge clk) begin
      if (((8'ha4) ?
          reg14 : $unsigned((((~wire4) >> (reg16 ?
              (8'hae) : reg22)) <= (-$unsigned(reg6))))))
        begin
          reg45 <= wire0[(3'h5):(3'h5)];
        end
      else
        begin
          reg45 <= $signed(reg22);
          reg46 <= $unsigned(((-{$signed(reg19), reg11}) ?
              $unsigned({$unsigned(reg6)}) : ($unsigned((reg17 ?
                      reg28 : reg25)) ?
                  (reg31[(4'hc):(3'h6)] ?
                      {(8'hb5), reg34} : (reg22 ?
                          (8'hbb) : reg35)) : (|reg21))));
        end
      reg47 <= $unsigned(reg25[(3'h4):(2'h2)]);
      if ((reg20 ? {reg27} : $unsigned($unsigned((~reg32[(3'h6):(1'h0)])))))
        begin
          reg48 <= (~($signed(($signed(reg16) >= $unsigned((7'h40)))) << (~|$signed(reg5[(3'h5):(3'h5)]))));
          reg49 <= (~&reg29[(4'hc):(3'h4)]);
        end
      else
        begin
          reg48 <= (|(~reg17[(3'h5):(3'h4)]));
          reg49 <= (|reg28);
          reg50 <= reg23;
        end
    end
  assign wire51 = wire2[(1'h1):(1'h0)];
  assign wire52 = (~|(|reg31[(3'h6):(1'h0)]));
  assign wire53 = wire0[(1'h1):(1'h1)];
  assign wire54 = wire44[(3'h7):(2'h2)];
  assign wire55 = (~&(reg40[(4'h9):(4'h9)] ?
                      (reg26 - $signed((reg16 - reg46))) : $signed(reg41)));
  assign wire56 = (+$signed($signed((~|(|wire1)))));
  assign wire57 = $signed(reg33[(5'h11):(3'h7)]);
  assign wire58 = {$signed($unsigned((+(!reg33)))), reg26[(3'h7):(3'h5)]};
  assign wire59 = reg11;
  module60 #() modinst98 (wire97, clk, reg35, reg12, reg47, reg27);
  module99 #() modinst149 (wire148, clk, wire59, reg9, reg49, reg27);
endmodule

module module99
#(parameter param146 = ((^~((8'hbc) ? (~&((8'hb1) ? (8'had) : (8'h9d))) : {{(8'hb4), (8'h9d)}, {(8'ha4)}})) < ({(((8'hbf) > (8'h9c)) >= (~&(8'ha4)))} ? ((((8'hbe) | (8'h9c)) ? ((8'ha1) + (8'hb4)) : (~|(8'had))) <<< ((~&(8'hbc)) ? (&(8'h9e)) : (&(7'h43)))) : ((((8'haf) ? (8'hb2) : (8'h9c)) ? {(7'h44)} : ((8'hb1) ? (8'hb4) : (8'hbe))) << (-((8'hab) ? (8'hb0) : (8'ha7)))))), 
parameter param147 = (^(!param146)))
(y, clk, wire103, wire102, wire101, wire100);
  output wire [(32'h1dc):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire103;
  input wire signed [(3'h7):(1'h0)] wire102;
  input wire signed [(3'h6):(1'h0)] wire101;
  input wire [(5'h12):(1'h0)] wire100;
  wire [(3'h4):(1'h0)] wire145;
  wire signed [(5'h13):(1'h0)] wire144;
  wire signed [(5'h13):(1'h0)] wire143;
  wire signed [(5'h12):(1'h0)] wire141;
  wire [(3'h7):(1'h0)] wire140;
  wire signed [(4'hf):(1'h0)] wire124;
  wire signed [(4'he):(1'h0)] wire123;
  wire signed [(5'h11):(1'h0)] wire122;
  wire signed [(4'h9):(1'h0)] wire121;
  wire [(4'ha):(1'h0)] wire120;
  wire signed [(3'h4):(1'h0)] wire119;
  wire [(4'hb):(1'h0)] wire118;
  wire signed [(4'hc):(1'h0)] wire117;
  wire [(5'h11):(1'h0)] wire116;
  wire signed [(4'hf):(1'h0)] wire115;
  wire [(3'h6):(1'h0)] wire114;
  reg signed [(4'he):(1'h0)] reg142 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg139 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg138 = (1'h0);
  reg [(2'h2):(1'h0)] reg137 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg136 = (1'h0);
  reg [(4'hc):(1'h0)] reg135 = (1'h0);
  reg [(2'h2):(1'h0)] reg134 = (1'h0);
  reg [(4'he):(1'h0)] reg133 = (1'h0);
  reg [(4'hb):(1'h0)] reg132 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg131 = (1'h0);
  reg [(5'h14):(1'h0)] reg130 = (1'h0);
  reg [(3'h4):(1'h0)] reg129 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg128 = (1'h0);
  reg [(4'h9):(1'h0)] reg127 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg126 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg125 = (1'h0);
  reg [(3'h4):(1'h0)] reg113 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg112 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg111 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg110 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg109 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg108 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg107 = (1'h0);
  reg [(4'h9):(1'h0)] reg106 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg105 = (1'h0);
  reg [(4'hc):(1'h0)] reg104 = (1'h0);
  assign y = {wire145,
                 wire144,
                 wire143,
                 wire141,
                 wire140,
                 wire124,
                 wire123,
                 wire122,
                 wire121,
                 wire120,
                 wire119,
                 wire118,
                 wire117,
                 wire116,
                 wire115,
                 wire114,
                 reg142,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg104 <= ($signed(wire102[(2'h3):(2'h3)]) || ($signed(((wire102 ?
              wire102 : wire102) ?
          $signed(wire100) : (wire100 ?
              wire100 : wire102))) >> ((-wire101[(2'h2):(2'h2)]) ?
          $unsigned((wire100 ? wire101 : wire103)) : (-(wire103 << wire100)))));
      reg105 <= ($unsigned(wire103) ?
          $unsigned({$signed($signed(wire103))}) : wire101);
      if ((reg105 ?
          $signed($unsigned((|$unsigned(wire102)))) : (reg105[(3'h6):(1'h1)] ?
              (($unsigned(reg105) | (~|reg105)) ?
                  reg105[(2'h2):(1'h1)] : $signed($unsigned(reg105))) : reg105)))
        begin
          if ((~^(~&$signed(wire102[(1'h1):(1'h1)]))))
            begin
              reg106 <= {reg105, reg105[(3'h5):(1'h0)]};
            end
          else
            begin
              reg106 <= $signed(($unsigned($unsigned((&reg104))) ?
                  ($unsigned(reg104[(4'ha):(1'h0)]) ?
                      $unsigned(reg105) : wire100[(3'h6):(3'h5)]) : ({$unsigned(wire103)} ?
                      (^(reg106 ? wire101 : (8'hb9))) : {(wire103 ?
                              reg104 : wire103),
                          wire102[(1'h0):(1'h0)]})));
            end
          if (($signed($unsigned((8'haf))) ?
              $signed(reg104[(2'h3):(2'h3)]) : $signed((&$signed((~&reg106))))))
            begin
              reg107 <= reg104[(3'h5):(1'h1)];
              reg108 <= (((~{(wire101 ? reg106 : reg105)}) ?
                      $signed((reg104[(1'h0):(1'h0)] ?
                          reg105[(2'h3):(2'h2)] : wire100[(4'h9):(4'h9)])) : reg107) ?
                  (wire101 * $signed($unsigned((wire102 + wire103)))) : wire101);
              reg109 <= $unsigned($signed($signed((8'hb4))));
              reg110 <= reg107;
              reg111 <= {(wire100 ?
                      {(~&(reg110 ? reg106 : (7'h44))), wire103} : (reg108 ?
                          reg108[(4'hf):(4'ha)] : $signed(reg108))),
                  {{$unsigned($signed(reg106))}}};
            end
          else
            begin
              reg107 <= wire101;
              reg108 <= (~|$unsigned(reg108[(4'h8):(3'h7)]));
            end
          reg112 <= (wire103 && ({reg107, reg104[(3'h4):(2'h3)]} ?
              reg108[(3'h7):(3'h7)] : (-(reg105[(3'h5):(1'h0)] & (|reg105)))));
        end
      else
        begin
          reg106 <= reg105;
        end
      reg113 <= $signed(wire102[(3'h4):(2'h3)]);
    end
  assign wire114 = (^(^~(-(~(wire100 ? reg110 : (8'hb5))))));
  assign wire115 = {(~^{($signed((8'hae)) ? (~|reg111) : {(8'hb0), wire103})}),
                       wire102[(2'h2):(1'h0)]};
  assign wire116 = ((&$signed(wire103)) + $signed((~$signed(wire114))));
  assign wire117 = $unsigned($unsigned((reg105[(3'h6):(1'h1)] * (reg104 <<< reg110))));
  assign wire118 = ({$unsigned(reg108[(4'he):(2'h3)]),
                           ($signed((8'h9c)) | reg104)} ?
                       $signed(((~|(reg112 ? reg113 : wire115)) ?
                           (~^{wire101}) : reg112[(4'ha):(3'h7)])) : ({(+$unsigned(wire101)),
                               $signed((wire115 + wire114))} ?
                           reg108 : (reg104 < reg104[(1'h0):(1'h0)])));
  assign wire119 = (reg113 || $signed(wire102));
  assign wire120 = reg104[(4'ha):(1'h0)];
  assign wire121 = wire102;
  assign wire122 = reg105[(3'h6):(3'h4)];
  assign wire123 = $unsigned($unsigned(reg110[(2'h3):(2'h3)]));
  assign wire124 = $signed(reg108[(5'h10):(2'h2)]);
  always
    @(posedge clk) begin
      if (wire123)
        begin
          reg125 <= reg111[(3'h7):(1'h0)];
          if (({(wire120[(3'h6):(1'h1)] * $unsigned(((7'h40) ?
                  (7'h40) : reg125)))} ^~ $signed($unsigned(((~^reg110) ?
              reg111[(3'h4):(1'h0)] : (-wire119))))))
            begin
              reg126 <= ($signed(reg108) ?
                  (wire116 ?
                      {$unsigned((wire123 ? wire103 : reg111)),
                          ($signed(reg112) & ((8'ha7) ?
                              wire115 : wire119))} : (reg106 ?
                          ($signed(wire120) ^ $signed((7'h42))) : reg109[(2'h3):(2'h3)])) : (~&(reg110 >>> (wire120[(1'h1):(1'h0)] ^ wire120[(2'h3):(2'h3)]))));
              reg127 <= {(reg111 ?
                      reg110[(4'h9):(3'h7)] : (-{$signed(reg111)}))};
            end
          else
            begin
              reg126 <= ($signed($unsigned($unsigned((-reg111)))) ?
                  wire117 : ((reg111 | reg105[(3'h6):(3'h4)]) ?
                      wire120[(3'h4):(2'h3)] : reg106));
              reg127 <= (8'ha5);
            end
          reg128 <= ((!($unsigned(reg105[(1'h0):(1'h0)]) & (wire122[(3'h4):(3'h4)] ?
                  (8'hac) : (~&(8'hb5))))) ?
              wire118[(4'h8):(2'h2)] : $signed((((wire103 ? (8'ha3) : reg113) ?
                  $unsigned(wire100) : reg111[(3'h4):(2'h2)]) && wire122[(4'he):(1'h1)])));
        end
      else
        begin
          reg125 <= {$signed({$unsigned((reg112 <<< reg125)),
                  ((-reg111) & $signed(wire115))}),
              ((wire118 == reg128[(2'h2):(1'h0)]) ?
                  $signed({(wire122 ?
                          reg108 : wire116)}) : ((!(wire103 & reg111)) ?
                      $signed((reg106 ? wire120 : wire122)) : (^(^wire117))))};
          if (((~^{$unsigned($unsigned((8'hb6))),
                  ((wire116 ? (8'hba) : wire122) ~^ wire123[(4'hc):(2'h2)])}) ?
              $signed((((wire119 ?
                  reg126 : reg107) - (&reg125)) <<< wire100)) : (reg111 ?
                  wire100 : (wire101 - $signed(reg110[(4'h9):(1'h0)])))))
            begin
              reg126 <= wire124[(2'h3):(1'h1)];
              reg127 <= {reg107[(2'h2):(1'h1)]};
              reg128 <= (8'hbb);
            end
          else
            begin
              reg126 <= $unsigned(($signed((~^{(8'hb5),
                  reg108})) <<< {$unsigned($signed(wire100)),
                  wire120[(3'h5):(3'h4)]}));
              reg127 <= wire115[(2'h3):(2'h2)];
              reg128 <= $signed((!$signed(reg109)));
              reg129 <= ($signed($unsigned(wire120)) & ($unsigned((~&(reg108 && reg127))) ?
                  (8'ha8) : (|wire118[(2'h2):(1'h0)])));
            end
          reg130 <= ($unsigned($unsigned(reg108[(5'h13):(2'h3)])) << $signed((wire120[(2'h2):(2'h2)] - (wire118 | (reg125 | reg106)))));
        end
      reg131 <= reg107;
      if ($signed((^~({reg125[(2'h2):(2'h2)], (+wire103)} ?
          ($unsigned(wire101) ?
              (reg105 >>> reg111) : $signed(wire124)) : wire103[(1'h1):(1'h1)]))))
        begin
          if (({{$unsigned((8'ha6))}, (^~{reg125[(1'h1):(1'h0)], (7'h44)})} ?
              $signed(reg104[(1'h0):(1'h0)]) : $signed($signed(((!reg128) ~^ (~|(7'h43)))))))
            begin
              reg132 <= (!(($signed((8'haa)) >> reg111[(4'h8):(3'h4)]) ?
                  (($signed(wire115) ? wire102 : $unsigned(wire102)) ?
                      $unsigned((wire103 ~^ wire114)) : wire115) : (wire121 ?
                      reg130 : (|(~wire101)))));
              reg133 <= (-(((wire115 ? (&wire100) : $unsigned(reg128)) ?
                      $signed((reg130 << (8'ha0))) : ((reg128 <<< reg127) || reg104)) ?
                  (-$signed(reg125[(1'h0):(1'h0)])) : $unsigned(wire118)));
              reg134 <= $unsigned(reg125);
              reg135 <= ((reg125[(1'h0):(1'h0)] != reg104[(2'h2):(1'h1)]) + {(~|reg130[(4'h9):(3'h7)])});
            end
          else
            begin
              reg132 <= reg129[(1'h1):(1'h0)];
              reg133 <= ((wire119 <<< wire124) ?
                  reg131[(3'h4):(3'h4)] : (reg104 | $unsigned((~(~^reg125)))));
              reg134 <= $unsigned((|{$unsigned($signed(reg126)),
                  (reg106 | wire114[(3'h4):(1'h1)])}));
              reg135 <= reg111;
              reg136 <= (&$unsigned(reg128));
            end
          reg137 <= {(^~((~|$signed((8'ha4))) ?
                  reg127 : $signed($signed(reg131))))};
        end
      else
        begin
          reg132 <= ((((reg133[(4'hb):(3'h4)] - wire120) ?
              $signed(reg135[(1'h0):(1'h0)]) : wire116[(4'hb):(3'h5)]) >>> (~$unsigned($unsigned(reg136)))) >>> $unsigned($signed((~wire102[(1'h0):(1'h0)]))));
          reg133 <= wire122;
        end
      reg138 <= ($unsigned($signed($unsigned((&wire101)))) == (+(&$unsigned({wire115}))));
      reg139 <= ((wire114[(1'h0):(1'h0)] ?
              wire114 : (~^((^wire118) ? (~&wire119) : $unsigned(reg106)))) ?
          wire116[(3'h4):(2'h2)] : ((~(!((8'ha3) ? reg133 : reg112))) ?
              (((reg137 > reg111) - $signed(wire101)) ?
                  (8'ha8) : reg126) : (($signed((8'h9e)) ?
                  reg132[(3'h7):(2'h2)] : wire117) != (|wire119))));
    end
  assign wire140 = $signed(reg107);
  assign wire141 = reg139[(4'h8):(1'h0)];
  always
    @(posedge clk) begin
      reg142 <= (reg133[(1'h0):(1'h0)] >= ((+$unsigned((reg138 != wire122))) ?
          {(wire116[(5'h11):(4'h9)] ? $signed(reg135) : reg105[(3'h5):(1'h0)]),
              $unsigned(reg107)} : reg132[(1'h1):(1'h0)]));
    end
  assign wire143 = {reg139};
  assign wire144 = reg125[(2'h2):(1'h0)];
  assign wire145 = (((~((~^wire141) > ((8'ha8) >> wire122))) ?
                       (reg132 || reg139[(3'h7):(2'h2)]) : (reg108 > (~^{reg111,
                           wire141}))) == $unsigned($signed((wire121 ?
                       reg104 : (reg138 << wire140)))));
endmodule

module module60  (y, clk, wire64, wire63, wire62, wire61);
  output wire [(32'h16e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire64;
  input wire signed [(4'ha):(1'h0)] wire63;
  input wire [(4'hb):(1'h0)] wire62;
  input wire signed [(4'hd):(1'h0)] wire61;
  wire signed [(3'h7):(1'h0)] wire96;
  wire [(3'h4):(1'h0)] wire95;
  wire signed [(5'h13):(1'h0)] wire93;
  wire signed [(2'h2):(1'h0)] wire70;
  wire [(2'h2):(1'h0)] wire69;
  wire [(4'he):(1'h0)] wire68;
  wire signed [(3'h6):(1'h0)] wire67;
  wire [(5'h15):(1'h0)] wire66;
  wire [(2'h3):(1'h0)] wire65;
  reg signed [(4'hf):(1'h0)] reg94 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg92 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg91 = (1'h0);
  reg [(5'h13):(1'h0)] reg90 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg89 = (1'h0);
  reg [(4'hd):(1'h0)] reg88 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg87 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg86 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg85 = (1'h0);
  reg [(2'h3):(1'h0)] reg84 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg83 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg82 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg81 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg80 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg79 = (1'h0);
  reg [(2'h3):(1'h0)] reg78 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg77 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg76 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg75 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg74 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg73 = (1'h0);
  reg [(4'hc):(1'h0)] reg72 = (1'h0);
  reg signed [(4'he):(1'h0)] reg71 = (1'h0);
  assign y = {wire96,
                 wire95,
                 wire93,
                 wire70,
                 wire69,
                 wire68,
                 wire67,
                 wire66,
                 wire65,
                 reg94,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 (1'h0)};
  assign wire65 = wire61[(4'ha):(3'h5)];
  assign wire66 = $unsigned($unsigned((({wire64} > (&wire64)) ?
                      $unsigned($signed(wire65)) : $unsigned((8'hbd)))));
  assign wire67 = wire66;
  assign wire68 = wire66;
  assign wire69 = (~|wire65[(1'h1):(1'h0)]);
  assign wire70 = (~&$unsigned((|({wire62, wire69} ?
                      {wire62, wire64} : wire68))));
  always
    @(posedge clk) begin
      reg71 <= wire61[(2'h3):(2'h3)];
      if ((wire62 << $signed(wire61[(4'hc):(4'h9)])))
        begin
          reg72 <= {wire67[(3'h5):(3'h4)],
              $signed((wire61[(1'h0):(1'h0)] ?
                  wire66[(3'h7):(3'h4)] : ({wire66, (7'h41)} ?
                      {wire68} : $unsigned(wire63))))};
          reg73 <= $unsigned((-({((8'haa) ?
                  (8'ha7) : wire66)} * (&(wire62 >> (8'ha9))))));
          if (({$unsigned(reg72[(2'h3):(2'h2)])} | $signed(wire64[(4'ha):(2'h3)])))
            begin
              reg74 <= reg71[(3'h6):(3'h5)];
            end
          else
            begin
              reg74 <= wire70;
              reg75 <= $signed($signed((~wire68)));
              reg76 <= (8'ha6);
              reg77 <= ($unsigned(reg72[(1'h1):(1'h0)]) <<< (($unsigned(wire69) ?
                  $signed($signed(wire69)) : $unsigned((wire70 ?
                      reg75 : (7'h41)))) >>> ($unsigned($signed(wire70)) | wire66)));
              reg78 <= wire62[(3'h5):(2'h3)];
            end
          reg79 <= reg75[(3'h7):(2'h2)];
          reg80 <= reg72;
        end
      else
        begin
          reg72 <= $unsigned($unsigned((({wire65} ?
                  (8'hb6) : (reg76 >> reg77)) ?
              ((wire63 == reg79) ? wire64 : wire61[(2'h3):(1'h1)]) : wire62)));
        end
      if (((^(~$unsigned($signed(reg79)))) ?
          wire70[(1'h0):(1'h0)] : (($unsigned((reg76 >>> wire61)) == ((reg77 + (8'ha4)) == wire70)) ?
              reg79[(3'h5):(1'h1)] : $signed((+{reg75})))))
        begin
          reg81 <= $signed($unsigned($unsigned(wire61)));
          if ($unsigned((reg76 ?
              (reg72 ? reg80[(1'h0):(1'h0)] : (8'hae)) : wire66)))
            begin
              reg82 <= (^~$signed((((wire61 & wire69) ?
                  $signed(wire61) : $unsigned((8'hb4))) >> ({wire68,
                  wire67} < {reg76}))));
            end
          else
            begin
              reg82 <= reg76;
              reg83 <= ($signed(($unsigned(wire65) ?
                  $unsigned(reg75) : $unsigned((reg80 ?
                      wire66 : reg76)))) > $unsigned(reg74));
              reg84 <= $signed((~^($signed(wire65) && reg74)));
              reg85 <= ({(reg79 ? reg73 : $signed((+(8'ha8))))} || reg82);
            end
          reg86 <= wire66[(3'h4):(1'h0)];
          reg87 <= (+((!(~&$unsigned((8'hb6)))) ?
              (^reg71[(4'ha):(3'h7)]) : (({wire61,
                  (8'hb7)} || $signed(reg80)) <= $signed((wire67 ?
                  reg77 : (8'h9d))))));
        end
      else
        begin
          reg81 <= (!((&(((8'h9c) && wire66) ?
              reg87 : (+reg71))) << $signed(reg73)));
        end
    end
  always
    @(posedge clk) begin
      reg88 <= ((+($unsigned(((8'ha6) ? wire61 : wire64)) > (|{wire70}))) ?
          ((+reg85[(1'h1):(1'h1)]) <<< {(~^(!wire70)),
              ((reg79 ? reg78 : reg76) ?
                  (~&reg79) : $signed(wire69))}) : wire61[(3'h5):(1'h1)]);
      if (reg82[(4'hd):(1'h0)])
        begin
          reg89 <= (reg71[(2'h3):(2'h3)] ?
              (($signed((reg72 << reg73)) ?
                      {$signed((8'ha6)), $signed((8'hab))} : reg73) ?
                  ((!reg72[(4'h9):(4'h9)]) ?
                      $unsigned((reg80 ?
                          reg84 : wire62)) : ($signed((8'h9c)) >>> (reg73 ?
                          wire65 : reg73))) : reg84) : $signed(($unsigned(reg80) >>> wire62[(1'h0):(1'h0)])));
        end
      else
        begin
          reg89 <= wire64[(4'h9):(4'h8)];
          reg90 <= ((&($unsigned(reg72[(4'h8):(3'h5)]) ?
                  $unsigned(wire63[(2'h3):(2'h2)]) : {wire67[(2'h2):(2'h2)],
                      (reg73 ? reg80 : (8'haf))})) ?
              {$unsigned((&reg75[(4'hf):(3'h6)]))} : wire66[(1'h0):(1'h0)]);
          reg91 <= $unsigned($unsigned($signed(reg88[(4'h8):(3'h6)])));
          reg92 <= reg88[(4'ha):(2'h3)];
        end
    end
  assign wire93 = (&(+$signed((^~(^reg84)))));
  always
    @(posedge clk) begin
      reg94 <= $unsigned((~$unsigned({(reg89 | reg72)})));
    end
  assign wire95 = (~^(^~{(reg90[(1'h1):(1'h1)] * wire93)}));
  assign wire96 = reg78[(1'h1):(1'h1)];
endmodule
