INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2016.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'andrewandrepowell2' on host 'andrewandrepowell2-desktop' (Linux_x86_64 version 4.4.0-36-generic) on Sun Sep 18 17:59:08 EDT 2016
INFO: [HLS 200-10] On os Ubuntu 16.04 LTS
INFO: [HLS 200-10] In directory '/opt/Xilinx/Projects/scatter_dma'
INFO: [HLS 200-10] Opening project '/opt/Xilinx/Projects/scatter_dma/awgn'.
INFO: [HLS 200-10] Opening solution '/opt/Xilinx/Projects/scatter_dma/awgn/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'awgn_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'awgn_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'awgn_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_ap_dlog_29_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'awgn_ap_dlog_29_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_ap_ddiv_29_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'awgn_ap_ddiv_29_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_ap_fptrunc_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'awgn_ap_fptrunc_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_ap_dmul_4_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'awgn_ap_dmul_4_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_ap_dsqrt_28_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'awgn_ap_dsqrt_28_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'awgn_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'awgn_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'awgn_ap_sitofp_4_no_dsp_32'...
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Projects/scatter_dma/awgn/solution1/impl/ip/tmp.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 18 17:59:30 2016...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Sep 18 17:59:31 2016...
